// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop.h for the primary calling header

#include "Vtop__pch.h"
#include "Vtop___024root.h"

VL_ATTR_COLD void Vtop___024root___eval_static(Vtop___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_static\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
}

VL_ATTR_COLD void Vtop___024root___eval_final(Vtop___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_final\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__stl(Vtop___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD bool Vtop___024root___eval_phase__stl(Vtop___024root* vlSelf);

VL_ATTR_COLD void Vtop___024root___eval_settle(Vtop___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_settle\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Init
    IData/*31:0*/ __VstlIterCount;
    CData/*0:0*/ __VstlContinue;
    // Body
    __VstlIterCount = 0U;
    vlSelfRef.__VstlFirstIteration = 1U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        if (VL_UNLIKELY((0x64U < __VstlIterCount))) {
#ifdef VL_DEBUG
            Vtop___024root___dump_triggers__stl(vlSelf);
#endif
            VL_FATAL_MT("/mnt/data/github/rtldesignsherpa/projects/components/stream/rtl/top/stream_top_ch8.sv", 56, "", "Settle region did not converge.");
        }
        __VstlIterCount = ((IData)(1U) + __VstlIterCount);
        __VstlContinue = 0U;
        if (Vtop___024root___eval_phase__stl(vlSelf)) {
            __VstlContinue = 1U;
        }
        vlSelfRef.__VstlFirstIteration = 0U;
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__stl(Vtop___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__stl\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1U & (~ vlSelfRef.__VstlTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

extern const VlUnpacked<CData/*2:0*/, 256> Vtop__ConstPool__TABLE_h256e5f3b_0;
extern const VlUnpacked<CData/*0:0*/, 256> Vtop__ConstPool__TABLE_hb32d1eae_0;

VL_ATTR_COLD void Vtop___024root___stl_sequent__TOP__2(Vtop___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___stl_sequent__TOP__2\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Init
    CData/*3:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_h05bc810b_1_1;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_h05bc810b_1_1 = 0;
    CData/*0:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable = 0;
    CData/*1:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 = 0;
    CData/*0:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable = 0;
    CData/*1:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 = 0;
    CData/*0:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable = 0;
    CData/*1:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 = 0;
    CData/*0:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable = 0;
    CData/*1:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 = 0;
    CData/*0:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable = 0;
    CData/*1:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 = 0;
    CData/*0:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable = 0;
    CData/*1:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 = 0;
    CData/*0:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable = 0;
    CData/*1:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 = 0;
    CData/*0:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable = 0;
    CData/*1:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 = 0;
    CData/*0:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT____Vcellinp__write_pointer_inst__enable;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT____Vcellinp__write_pointer_inst__enable = 0;
    SData/*8:0*/ stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hdef121ce_1_0;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hdef121ce_1_0 = 0;
    SData/*8:0*/ __VdfgRegularize_hd87f99a1_19_2;
    __VdfgRegularize_hd87f99a1_19_2 = 0;
    CData/*1:0*/ __VdfgRegularize_hd87f99a1_31_2;
    __VdfgRegularize_hd87f99a1_31_2 = 0;
    CData/*1:0*/ __VdfgRegularize_hd87f99a1_31_8;
    __VdfgRegularize_hd87f99a1_31_8 = 0;
    CData/*1:0*/ __VdfgRegularize_hd87f99a1_31_14;
    __VdfgRegularize_hd87f99a1_31_14 = 0;
    CData/*1:0*/ __VdfgRegularize_hd87f99a1_31_20;
    __VdfgRegularize_hd87f99a1_31_20 = 0;
    CData/*1:0*/ __VdfgRegularize_hd87f99a1_31_26;
    __VdfgRegularize_hd87f99a1_31_26 = 0;
    CData/*1:0*/ __VdfgRegularize_hd87f99a1_31_32;
    __VdfgRegularize_hd87f99a1_31_32 = 0;
    CData/*1:0*/ __VdfgRegularize_hd87f99a1_31_38;
    __VdfgRegularize_hd87f99a1_31_38 = 0;
    CData/*1:0*/ __VdfgRegularize_hd87f99a1_31_44;
    __VdfgRegularize_hd87f99a1_31_44 = 0;
    CData/*3:0*/ __VdfgRegularize_hd87f99a1_138_1;
    __VdfgRegularize_hd87f99a1_138_1 = 0;
    CData/*7:0*/ __Vtableidx33;
    __Vtableidx33 = 0;
    // Body
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state;
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 1U;
    } else if ((1U & ((((((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error) 
                          | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_rd_error) 
                             >> 1U)) | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_wr_error) 
                                        >> 1U)) | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky)) 
                       | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky)) 
                      | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x40U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x20U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x10U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                            ? 0x20U : ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                                        ? 0x20U : (
                                                   ((0U 
                                                     != 
                                                     vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[5U]) 
                                                    & (~ 
                                                       (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U] 
                                                        >> 2U)))
                                                    ? 0x10U
                                                    : 1U))));
    } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete) 
                    & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_sched_ready) 
                       >> 1U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 8U;
        }
    } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((1U & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U])
                            ? 4U : 0x20U));
    } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) 
             & ((IData)(vlSelfRef.stream_top_ch8__DOT__cfg_channel_enable) 
                >> 1U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state;
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 1U;
    } else if ((1U & ((((((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error) 
                          | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_rd_error) 
                             >> 2U)) | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_wr_error) 
                                        >> 2U)) | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky)) 
                       | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky)) 
                      | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x40U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x20U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x10U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                            ? 0x20U : ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                                        ? 0x20U : (
                                                   ((0U 
                                                     != 
                                                     vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[5U]) 
                                                    & (~ 
                                                       (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U] 
                                                        >> 2U)))
                                                    ? 0x10U
                                                    : 1U))));
    } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete) 
                    & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_sched_ready) 
                       >> 2U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 8U;
        }
    } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((1U & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U])
                            ? 4U : 0x20U));
    } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) 
             & ((IData)(vlSelfRef.stream_top_ch8__DOT__cfg_channel_enable) 
                >> 2U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state;
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 1U;
    } else if ((1U & ((((((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error) 
                          | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_rd_error) 
                             >> 3U)) | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_wr_error) 
                                        >> 3U)) | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky)) 
                       | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky)) 
                      | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x40U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x20U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x10U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                            ? 0x20U : ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                                        ? 0x20U : (
                                                   ((0U 
                                                     != 
                                                     vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[5U]) 
                                                    & (~ 
                                                       (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U] 
                                                        >> 2U)))
                                                    ? 0x10U
                                                    : 1U))));
    } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete) 
                    & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_sched_ready) 
                       >> 3U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 8U;
        }
    } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((1U & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U])
                            ? 4U : 0x20U));
    } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) 
             & ((IData)(vlSelfRef.stream_top_ch8__DOT__cfg_channel_enable) 
                >> 3U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state;
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 1U;
    } else if ((1U & ((((((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error) 
                          | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_rd_error) 
                             >> 4U)) | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_wr_error) 
                                        >> 4U)) | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky)) 
                       | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky)) 
                      | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x40U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x20U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x10U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                            ? 0x20U : ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                                        ? 0x20U : (
                                                   ((0U 
                                                     != 
                                                     vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[5U]) 
                                                    & (~ 
                                                       (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U] 
                                                        >> 2U)))
                                                    ? 0x10U
                                                    : 1U))));
    } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete) 
                    & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_sched_ready) 
                       >> 4U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 8U;
        }
    } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((1U & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U])
                            ? 4U : 0x20U));
    } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) 
             & ((IData)(vlSelfRef.stream_top_ch8__DOT__cfg_channel_enable) 
                >> 4U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state;
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 1U;
    } else if ((1U & ((((((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error) 
                          | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_rd_error) 
                             >> 5U)) | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_wr_error) 
                                        >> 5U)) | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky)) 
                       | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky)) 
                      | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x40U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x20U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x10U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                            ? 0x20U : ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                                        ? 0x20U : (
                                                   ((0U 
                                                     != 
                                                     vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[5U]) 
                                                    & (~ 
                                                       (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U] 
                                                        >> 2U)))
                                                    ? 0x10U
                                                    : 1U))));
    } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete) 
                    & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_sched_ready) 
                       >> 5U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 8U;
        }
    } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((1U & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U])
                            ? 4U : 0x20U));
    } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) 
             & ((IData)(vlSelfRef.stream_top_ch8__DOT__cfg_channel_enable) 
                >> 5U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state;
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 1U;
    } else if ((1U & ((((((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error) 
                          | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_rd_error) 
                             >> 6U)) | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_wr_error) 
                                        >> 6U)) | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky)) 
                       | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky)) 
                      | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x40U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x20U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x10U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                            ? 0x20U : ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                                        ? 0x20U : (
                                                   ((0U 
                                                     != 
                                                     vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[5U]) 
                                                    & (~ 
                                                       (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U] 
                                                        >> 2U)))
                                                    ? 0x10U
                                                    : 1U))));
    } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete) 
                    & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_sched_ready) 
                       >> 6U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 8U;
        }
    } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((1U & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U])
                            ? 4U : 0x20U));
    } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) 
             & ((IData)(vlSelfRef.stream_top_ch8__DOT__cfg_channel_enable) 
                >> 6U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state;
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 1U;
    } else if (((((((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error) 
                    | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_rd_error) 
                       >> 7U)) | ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_wr_error) 
                                  >> 7U)) | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky)) 
                 | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky)) 
                | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x40U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x20U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    } else if ((0x10U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else if ((8U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                            ? 0x20U : ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                                        ? 0x20U : (
                                                   ((0U 
                                                     != 
                                                     vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[5U]) 
                                                    & (~ 
                                                       (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U] 
                                                        >> 2U)))
                                                    ? 0x10U
                                                    : 1U))));
    } else if ((4U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
        } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete) 
                    & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_sched_ready) 
                       >> 7U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 8U;
        }
    } else if ((2U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state 
            = ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))
                ? 0x20U : ((1U & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor[6U])
                            ? 4U : 0x20U));
    } else if ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state))) {
        if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid) 
             & ((IData)(vlSelfRef.stream_top_ch8__DOT__cfg_channel_enable) 
                >> 7U))) {
            vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 2U;
        }
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = 0x20U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_axi_wr_xfer_beats 
        = vlSelfRef.stream_top_ch8__DOT__cfg_axi_wr_xfer_beats;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_axi_rd_xfer_beats 
        = vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
        = ((0xffffffffffffff00ULL & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size) 
           | (IData)((IData)((0xffU & ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[0U] 
                                        <= ((IData)(1U) 
                                            + (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats)))
                                        ? (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[0U] 
                                           - (IData)(1U))
                                        : (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats))))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok 
        = ((0xfeU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
           | ((0x1fffU & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_space_free[0U]) 
              >= (0x1fffU & ((IData)(1U) + (0xffU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size))))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit 
        = ((0xfeU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit)) 
           | (1U & (~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_outstanding_limit))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request 
        = ((0xfeU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request)) 
           | (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_valid) 
                     & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
                    & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
        = ((0xffffffffffff00ffULL & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size) 
           | ((QData)((IData)((0xffU & ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[1U] 
                                         <= ((IData)(1U) 
                                             + (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats)))
                                         ? (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[1U] 
                                            - (IData)(1U))
                                         : (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats))))) 
              << 8U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok 
        = ((0xfdU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
           | (((0x1fffU & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_space_free[0U] 
                           >> 0xdU)) >= (0x1fffU & 
                                         ((IData)(1U) 
                                          + (0xffU 
                                             & (IData)(
                                                       (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
                                                        >> 8U)))))) 
              << 1U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit 
        = ((0xfdU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit)) 
           | (2U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_outstanding_limit) 
                        >> 1U)) << 1U)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request 
        = ((0xfdU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request)) 
           | (2U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_valid) 
                     & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
                    & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
        = ((0xffffffffff00ffffULL & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size) 
           | ((QData)((IData)((0xffU & ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[2U] 
                                         <= ((IData)(1U) 
                                             + (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats)))
                                         ? (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[2U] 
                                            - (IData)(1U))
                                         : (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats))))) 
              << 0x10U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok 
        = ((0xfbU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
           | (((0x1fffU & ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_space_free[1U] 
                            << 6U) | (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_space_free[0U] 
                                      >> 0x1aU))) >= 
               (0x1fffU & ((IData)(1U) + (0xffU & (IData)(
                                                          (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
                                                           >> 0x10U)))))) 
              << 2U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit 
        = ((0xfbU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit)) 
           | (4U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_outstanding_limit) 
                        >> 2U)) << 2U)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request 
        = ((0xfbU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request)) 
           | (4U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_valid) 
                     & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
                    & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
        = ((0xffffffff00ffffffULL & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size) 
           | ((QData)((IData)((0xffU & ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[3U] 
                                         <= ((IData)(1U) 
                                             + (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats)))
                                         ? (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[3U] 
                                            - (IData)(1U))
                                         : (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats))))) 
              << 0x18U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok 
        = ((0xf7U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
           | (((0x1fffU & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_space_free[1U] 
                           >> 7U)) >= (0x1fffU & ((IData)(1U) 
                                                  + 
                                                  (0xffU 
                                                   & (IData)(
                                                             (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
                                                              >> 0x18U)))))) 
              << 3U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit 
        = ((0xf7U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit)) 
           | (8U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_outstanding_limit) 
                        >> 3U)) << 3U)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request 
        = ((0xf7U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request)) 
           | (8U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_valid) 
                     & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
                    & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
        = ((0xffffff00ffffffffULL & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size) 
           | ((QData)((IData)((0xffU & ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[4U] 
                                         <= ((IData)(1U) 
                                             + (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats)))
                                         ? (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[4U] 
                                            - (IData)(1U))
                                         : (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats))))) 
              << 0x20U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok 
        = ((0xefU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
           | (((0x1fffU & ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_space_free[2U] 
                            << 0xcU) | (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_space_free[1U] 
                                        >> 0x14U))) 
               >= (0x1fffU & ((IData)(1U) + (0xffU 
                                             & (IData)(
                                                       (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
                                                        >> 0x20U)))))) 
              << 4U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit 
        = ((0xefU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit)) 
           | (0x10U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_outstanding_limit) 
                           >> 4U)) << 4U)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request 
        = ((0xefU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request)) 
           | (0x10U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_valid) 
                        & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
                       & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
        = ((0xffff00ffffffffffULL & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size) 
           | ((QData)((IData)((0xffU & ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[5U] 
                                         <= ((IData)(1U) 
                                             + (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats)))
                                         ? (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[5U] 
                                            - (IData)(1U))
                                         : (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats))))) 
              << 0x28U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok 
        = ((0xdfU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
           | (((0x1fffU & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_space_free[2U] 
                           >> 1U)) >= (0x1fffU & ((IData)(1U) 
                                                  + 
                                                  (0xffU 
                                                   & (IData)(
                                                             (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
                                                              >> 0x28U)))))) 
              << 5U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit 
        = ((0xdfU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit)) 
           | (0x20U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_outstanding_limit) 
                           >> 5U)) << 5U)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request 
        = ((0xdfU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request)) 
           | (0x20U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_valid) 
                        & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
                       & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
        = ((0xff00ffffffffffffULL & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size) 
           | ((QData)((IData)((0xffU & ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[6U] 
                                         <= ((IData)(1U) 
                                             + (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats)))
                                         ? (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[6U] 
                                            - (IData)(1U))
                                         : (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats))))) 
              << 0x30U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok 
        = ((0xbfU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
           | (((0x1fffU & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_space_free[2U] 
                           >> 0xeU)) >= (0x1fffU & 
                                         ((IData)(1U) 
                                          + (0xffU 
                                             & (IData)(
                                                       (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
                                                        >> 0x30U)))))) 
              << 6U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit 
        = ((0xbfU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit)) 
           | (0x40U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_outstanding_limit) 
                           >> 6U)) << 6U)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request 
        = ((0xbfU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request)) 
           | (0x40U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_valid) 
                        & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
                       & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
        = ((0xffffffffffffffULL & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size) 
           | ((QData)((IData)((0xffU & ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[7U] 
                                         <= ((IData)(1U) 
                                             + (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats)))
                                         ? (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats[7U] 
                                            - (IData)(1U))
                                         : (IData)(vlSelfRef.stream_top_ch8__DOT__cfg_axi_rd_xfer_beats))))) 
              << 0x38U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok 
        = ((0x7fU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
           | (((0x1fffU & ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_space_free[3U] 
                            << 5U) | (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_space_free[2U] 
                                      >> 0x1bU))) >= 
               (0x1fffU & ((IData)(1U) + (0xffU & (IData)(
                                                          (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
                                                           >> 0x38U)))))) 
              << 7U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit 
        = ((0x7fU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit)) 
           | (0x80U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_outstanding_limit) 
                           >> 7U)) << 7U)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request 
        = ((0x7fU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request)) 
           | (0x80U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_valid) 
                        & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok)) 
                       & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit))));
    vlSelfRef.stream_top_ch8__DOT__u_config_block__DOT__cfg_perf_enable 
        = vlSelfRef.stream_top_ch8__DOT__cfg_perf_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_perf_enable 
        = vlSelfRef.stream_top_ch8__DOT__cfg_perf_enable;
    if (vlSelfRef.stream_top_ch8__DOT__cfg_perf_mode) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_perf_mode = 1U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_active_channel = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_channel_event = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk2__DOT__i = 0U;
        {
            while (VL_GTS_III(32, 8U, vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk2__DOT__i)) {
                if ((1U & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_idle_rising) 
                           >> (7U & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk2__DOT__i)))) {
                    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_active_channel 
                        = (7U & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk2__DOT__i);
                    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_channel_event = 1U;
                    goto __Vlabel1;
                }
                vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk2__DOT__i 
                    = ((IData)(1U) + vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk2__DOT__i);
            }
            __Vlabel1: ;
        }
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_perf_mode = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_active_channel = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_channel_event = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk1__DOT__i = 0U;
        {
            while (VL_GTS_III(32, 8U, vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk1__DOT__i)) {
                if ((1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_idle_rising) 
                            | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_idle_falling)) 
                           >> (7U & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk1__DOT__i)))) {
                    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_active_channel 
                        = (7U & vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk1__DOT__i);
                    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_channel_event = 1U;
                    goto __Vlabel2;
                }
                vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk1__DOT__i 
                    = ((IData)(1U) + vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk1__DOT__i);
            }
            __Vlabel2: ;
        }
    }
    vlSelfRef.stream_top_ch8__DOT__u_config_block__DOT__cfg_desceng_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__u_config_block__DOT__cfg_desceng_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__u_config_block__DOT__cfg_desceng_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__u_config_block__DOT__cfg_desceng_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid 
        = (((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
             >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_base) 
            & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr0_limit)) 
           | ((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
               >= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_base) 
              & (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended 
                 <= vlSelfRef.stream_top_ch8__DOT__cfg_desceng_addr1_limit)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__counter_bin_next 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__gen_flop_mode__DOT__r_rdom_wr_ptr_bin_delayed)) 
                 >> 3U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_wr_ptr_bin_next)) 
                 >> 3U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_wr_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_ptr_bin_next)) 
                 >> 3U));
    __VdfgRegularize_hd87f99a1_138_1 = (0xfU & (((IData)(8U) 
                                                 - 
                                                 (7U 
                                                  & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_ptr_bin_next))) 
                                                + (7U 
                                                   & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_wr_ptr_bin_next))));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_h05bc810b_1_1 
        = (0xfU & ((7U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_wr_ptr_bin_next)) 
                   - (7U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__cfg_clear 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_perf_clear;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sched_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__rst_n 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__axi_aresetn;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__read_pointer_inst__DOT__rst_n 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__axi_aresetn;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__wr_rst_n 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__axi_aresetn;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__rd_rst_n 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__axi_aresetn;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_perf_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sched_perf_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_compl_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sched_compl_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_err_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sched_err_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_fifo_thresh 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_prefetch 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_channel_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_channel_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__cfg_axi_wr_xfer_beats 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_axi_wr_xfer_beats;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__cfg_axi_rd_xfer_beats 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_axi_rd_xfer_beats;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arlen 
        = (0xffU & (IData)((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size 
                            >> (0x3fU & VL_SHIFTL_III(6,6,32, (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant_id), 3U)))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__request 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__dbg_arb_request 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_requests_gated 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_other_requests 
        = ((~ ((IData)(1U) << (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__r_pending_client))) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_requests_unmasked 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_any_requests 
        = (0U != (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_requests_masked 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_curr_mask_decode));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__cfg_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_perf_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__cfg_mode 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_perf_mode;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_elapsed_time 
        = (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_timestamp_counter 
           - vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time
           [vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_active_channel]);
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_wr = 0U;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid) 
              & ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error)) 
                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid) 
              & ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error)) 
                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid) 
              & ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error)) 
                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid) 
              & ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error)) 
                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid) 
              & ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error)) 
                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid) 
              & ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error)) 
                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid) 
              & ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error)) 
                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid) 
              & ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error)) 
                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d 
        = ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty)) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__gen_flop_mode__DOT__r_rdom_wr_ptr_bin_delayed) 
              == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_ptr_bin_next)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor) 
           & ((7U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_wr_ptr_bin_next)) 
              == (7U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_ptr_bin_next))));
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (0xfU & ((IData)(8U) + (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_h05bc810b_1_1)));
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = __VdfgRegularize_hd87f99a1_138_1;
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (0xfU & (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_h05bc810b_1_1));
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_h05bc810b_1_1;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor)
            ? (IData)(__VdfgRegularize_hd87f99a1_138_1)
            : (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_h05bc810b_1_1));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_perf_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_perf_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_perf_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_perf_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_perf_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_perf_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_perf_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_perf_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_compl_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_compl_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_compl_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_compl_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_compl_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_compl_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_compl_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_compl_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_err_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_err_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_err_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_err_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_err_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_err_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_err_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_err_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_arlen 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arlen;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_arlen 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arlen;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT____Vcellinp__ar_channel__wr_data[0U] 
        = (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arlen) 
            << 0x18U) | (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_arsize) 
                          << 0x15U) | (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_arburst) 
                                        << 0x13U) | 
                                       (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arlock) 
                                         << 0x12U) 
                                        | (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arcache) 
                                            << 0xeU) 
                                           | (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arprot) 
                                               << 0xbU) 
                                              | (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arqos) 
                                                  << 7U) 
                                                 | (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arregion) 
                                                     << 3U) 
                                                    | (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant_id)))))))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT____Vcellinp__ar_channel__wr_data[1U] 
        = (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_araddr);
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT____Vcellinp__ar_channel__wr_data[2U] 
        = (IData)((vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_araddr 
                   >> 0x20U));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT____Vcellinp__ar_channel__wr_data[3U] 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arid;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__requests_unmasked 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_requests_unmasked;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__requests_masked 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_requests_masked;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_any_masked_requests 
        = (0U != (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_requests_masked));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_wr_data = 0ULL;
    if ((((IData)(vlSelfRef.stream_top_ch8__DOT__cfg_perf_enable) 
          & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_channel_event)) 
         & (~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_full_internal)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_wr = 1U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_wr_data 
            = ((IData)(vlSelfRef.stream_top_ch8__DOT__cfg_perf_mode)
                ? (0x800000000ULL | (((QData)((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_active_channel)) 
                                      << 0x20U) | (QData)((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_elapsed_time))))
                : (((QData)((IData)((1U & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_idle_rising) 
                                           >> (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_active_channel))))) 
                    << 0x23U) | (((QData)((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_active_channel)) 
                                  << 0x20U) | (QData)((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_timestamp_counter)))));
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__wr_valid 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_wr;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_write 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_wr));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = 0ULL;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 0U;
    if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out) 
         & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain) 
                & (3U == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = (QData)((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr));
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = 0ULL;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 0U;
    if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out) 
         & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain) 
                & (3U == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = (QData)((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr));
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = 0ULL;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 0U;
    if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out) 
         & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain) 
                & (3U == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = (QData)((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr));
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = 0ULL;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 0U;
    if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out) 
         & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain) 
                & (3U == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = (QData)((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr));
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = 0ULL;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 0U;
    if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out) 
         & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain) 
                & (3U == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = (QData)((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr));
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = 0ULL;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 0U;
    if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out) 
         & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain) 
                & (3U == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = (QData)((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr));
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = 0ULL;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 0U;
    if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out) 
         & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain) 
                & (3U == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = (QData)((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr));
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = 0ULL;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 0U;
    if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out) 
         & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    } else if (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain) 
                & (3U == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state)))) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data 
            = (QData)((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr));
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = 1U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d 
        = (7U <= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d 
        = (1U >= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__wr_data[0U] 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT____Vcellinp__ar_channel__wr_data[0U];
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__wr_data[1U] 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT____Vcellinp__ar_channel__wr_data[1U];
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__wr_data[2U] 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT____Vcellinp__ar_channel__wr_data[2U];
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__wr_data[3U] 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT____Vcellinp__ar_channel__wr_data[3U];
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_any_masked_requests) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__any_masked_requests = 1U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__w_priority_requests 
            = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_requests_masked;
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__any_masked_requests = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__w_priority_requests 
            = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__wr_data 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_wr_data;
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT____Vcellinp__write_pointer_inst__enable 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_write));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid));
    __Vtableidx33 = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__w_priority_requests;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__winner 
        = Vtop__ConstPool__TABLE_h256e5f3b_0[__Vtableidx33];
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__winner_valid 
        = Vtop__ConstPool__TABLE_hb32d1eae_0[__Vtableidx33];
    if (stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT____Vcellinp__write_pointer_inst__enable) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__enable = 1U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_wr_ptr_bin_next 
            = (0x1ffU & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__r_wr_addr) 
                          == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__w_max_val))
                          ? (0x100U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr) 
                                           >> 8U)) 
                                       << 8U)) : ((IData)(1U) 
                                                  + (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr))));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__enable = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_wr_ptr_bin_next 
            = (0x1ffU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr));
    }
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready) 
           & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_winner 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__winner;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_winner_valid 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__winner_valid;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_should_grant 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__winner_valid) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_any_requests) 
              & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_can_grant)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__counter_bin_next 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_wr_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_rd_ptr_bin_next)) 
                 >> 8U));
    __VdfgRegularize_hd87f99a1_19_2 = (0x1ffU & (((IData)(0x100U) 
                                                  - 
                                                  (0xffU 
                                                   & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_rd_ptr_bin_next))) 
                                                 + 
                                                 (0xffU 
                                                  & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_wr_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_rd_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_wr_ptr_bin_next)) 
                 >> 8U));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hdef121ce_1_0 
        = (0x1ffU & ((0xffU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_wr_ptr_bin_next)) 
                     - (0xffU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_rd_ptr_bin_next))));
    if (stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 1U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr) 
                      == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val))
                      ? (2U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr) 
                                   >> 1U)) << 1U)) : 
                     ((IData)(1U) + (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr))));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr));
    }
    if (stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 1U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr) 
                      == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val))
                      ? (2U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr) 
                                   >> 1U)) << 1U)) : 
                     ((IData)(1U) + (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr))));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr));
    }
    if (stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 1U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr) 
                      == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val))
                      ? (2U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr) 
                                   >> 1U)) << 1U)) : 
                     ((IData)(1U) + (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr))));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr));
    }
    if (stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 1U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr) 
                      == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val))
                      ? (2U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr) 
                                   >> 1U)) << 1U)) : 
                     ((IData)(1U) + (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr))));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr));
    }
    if (stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 1U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr) 
                      == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val))
                      ? (2U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr) 
                                   >> 1U)) << 1U)) : 
                     ((IData)(1U) + (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr))));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr));
    }
    if (stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 1U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr) 
                      == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val))
                      ? (2U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr) 
                                   >> 1U)) << 1U)) : 
                     ((IData)(1U) + (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr))));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr));
    }
    if (stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 1U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr) 
                      == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val))
                      ? (2U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr) 
                                   >> 1U)) << 1U)) : 
                     ((IData)(1U) + (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr))));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr));
    }
    if (stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT____Vcellinp__write_pointer_inst__enable) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 1U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr) 
                      == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val))
                      ? (2U & ((~ ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr) 
                                   >> 1U)) << 1U)) : 
                     ((IData)(1U) + (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr))));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next 
            = (3U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr));
    }
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_should_grant) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant_valid = 1U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant_id = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant 
            = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant) 
               | (0xffU & ((IData)(1U) << (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_winner))));
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant_id 
            = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_winner;
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant_valid = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant = 0U;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant_id = 0U;
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor) 
           & ((0xffU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_wr_ptr_bin_next)) 
              == (0xffU & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d 
        = ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor)) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_rd_ptr_bin_next) 
              == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_wr_ptr_bin_next)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor)
            ? (IData)(__VdfgRegularize_hd87f99a1_19_2)
            : (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hdef121ce_1_0));
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = __VdfgRegularize_hd87f99a1_19_2;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (0x1ffU & ((IData)(0x100U) + (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hdef121ce_1_0)));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hdef121ce_1_0;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (0x1ffU & (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hdef121ce_1_0));
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next)) 
                 >> 1U));
    __VdfgRegularize_hd87f99a1_31_2 = (3U & (((IData)(2U) 
                                              - (1U 
                                                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))) 
                                             + (1U 
                                                & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 >> 1U));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 
        = (3U & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 - (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next)) 
                 >> 1U));
    __VdfgRegularize_hd87f99a1_31_8 = (3U & (((IData)(2U) 
                                              - (1U 
                                                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))) 
                                             + (1U 
                                                & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 >> 1U));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 
        = (3U & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 - (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next)) 
                 >> 1U));
    __VdfgRegularize_hd87f99a1_31_14 = (3U & (((IData)(2U) 
                                               - (1U 
                                                  & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))) 
                                              + (1U 
                                                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 >> 1U));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 
        = (3U & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 - (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next)) 
                 >> 1U));
    __VdfgRegularize_hd87f99a1_31_20 = (3U & (((IData)(2U) 
                                               - (1U 
                                                  & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))) 
                                              + (1U 
                                                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 >> 1U));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 
        = (3U & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 - (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next)) 
                 >> 1U));
    __VdfgRegularize_hd87f99a1_31_26 = (3U & (((IData)(2U) 
                                               - (1U 
                                                  & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))) 
                                              + (1U 
                                                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 >> 1U));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 
        = (3U & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 - (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next)) 
                 >> 1U));
    __VdfgRegularize_hd87f99a1_31_32 = (3U & (((IData)(2U) 
                                               - (1U 
                                                  & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))) 
                                              + (1U 
                                                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 >> 1U));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 
        = (3U & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 - (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next)) 
                 >> 1U));
    __VdfgRegularize_hd87f99a1_31_38 = (3U & (((IData)(2U) 
                                               - (1U 
                                                  & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))) 
                                              + (1U 
                                                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 >> 1U));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 
        = (3U & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 - (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next)) 
                 >> 1U));
    __VdfgRegularize_hd87f99a1_31_44 = (3U & (((IData)(2U) 
                                               - (1U 
                                                  & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))) 
                                              + (1U 
                                                 & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor 
        = (1U & (((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
                  ^ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 >> 1U));
    stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0 
        = (3U & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
                 - (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d 
        = (0xffU <= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d 
        = (1U >= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_count_internal 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__perf_fifo_count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor) 
           & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
              == (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d 
        = ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor)) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
              == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor)
            ? (IData)(__VdfgRegularize_hd87f99a1_31_2)
            : (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = __VdfgRegularize_hd87f99a1_31_2;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & ((IData)(2U) + (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0)));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor) 
           & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
              == (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d 
        = ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor)) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
              == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor)
            ? (IData)(__VdfgRegularize_hd87f99a1_31_8)
            : (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = __VdfgRegularize_hd87f99a1_31_8;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & ((IData)(2U) + (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0)));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor) 
           & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
              == (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d 
        = ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor)) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
              == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor)
            ? (IData)(__VdfgRegularize_hd87f99a1_31_14)
            : (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = __VdfgRegularize_hd87f99a1_31_14;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & ((IData)(2U) + (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0)));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor) 
           & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
              == (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d 
        = ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor)) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
              == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor)
            ? (IData)(__VdfgRegularize_hd87f99a1_31_20)
            : (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = __VdfgRegularize_hd87f99a1_31_20;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & ((IData)(2U) + (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0)));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor) 
           & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
              == (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d 
        = ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor)) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
              == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor)
            ? (IData)(__VdfgRegularize_hd87f99a1_31_26)
            : (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = __VdfgRegularize_hd87f99a1_31_26;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & ((IData)(2U) + (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0)));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor) 
           & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
              == (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d 
        = ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor)) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
              == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor)
            ? (IData)(__VdfgRegularize_hd87f99a1_31_32)
            : (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = __VdfgRegularize_hd87f99a1_31_32;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & ((IData)(2U) + (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0)));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor) 
           & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
              == (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d 
        = ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor)) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
              == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor)
            ? (IData)(__VdfgRegularize_hd87f99a1_31_38)
            : (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = __VdfgRegularize_hd87f99a1_31_38;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & ((IData)(2U) + (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0)));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    }
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor) 
           & ((1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)) 
              == (1U & (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d 
        = ((~ (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor)) 
           & ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next) 
              == (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next)));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count 
        = ((IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor)
            ? (IData)(__VdfgRegularize_hd87f99a1_31_44)
            : (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    if (vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor) {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = __VdfgRegularize_hd87f99a1_31_44;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & ((IData)(2U) + (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0)));
    } else {
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count 
            = stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0;
        vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count 
            = (3U & (IData)(stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT____VdfgRegularize_hf2d39ac9_1_0));
    }
    vlSelfRef.stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_fifo_count 
        = vlSelfRef.stream_top_ch8__DOT__perf_fifo_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__perf_fifo_count 
        = vlSelfRef.stream_top_ch8__DOT__perf_fifo_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__perf_fifo_count 
        = vlSelfRef.stream_top_ch8__DOT__perf_fifo_count;
    vlSelfRef.stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_rsp_data = 0U;
    vlSelfRef.stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_rsp_data 
        = ((0x40U == (0xffU & (IData)(vlSelfRef.stream_top_ch8__DOT__apb_cmd_paddr)))
            ? (IData)(vlSelfRef.stream_top_ch8__DOT__u_cmdrsp_router__DOT__r_perf_config)
            : ((0x44U == (0xffU & (IData)(vlSelfRef.stream_top_ch8__DOT__apb_cmd_paddr)))
                ? vlSelfRef.stream_top_ch8__DOT__perf_fifo_data_low
                : ((0x48U == (0xffU & (IData)(vlSelfRef.stream_top_ch8__DOT__apb_cmd_paddr)))
                    ? vlSelfRef.stream_top_ch8__DOT__perf_fifo_data_high
                    : ((0x4cU == (0xffU & (IData)(vlSelfRef.stream_top_ch8__DOT__apb_cmd_paddr)))
                        ? (((IData)(vlSelfRef.stream_top_ch8__DOT__perf_fifo_count) 
                            << 0x10U) | (((IData)(vlSelfRef.stream_top_ch8__DOT__perf_fifo_full) 
                                          << 1U) | (IData)(vlSelfRef.stream_top_ch8__DOT__perf_fifo_empty)))
                        : 0xdeadbeefU))));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d 
        = (1U <= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d 
        = (1U >= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d 
        = (1U <= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d 
        = (1U >= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d 
        = (1U <= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d 
        = (1U >= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d 
        = (1U <= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d 
        = (1U >= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d 
        = (1U <= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d 
        = (1U >= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d 
        = (1U <= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d 
        = (1U >= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d 
        = (1U <= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d 
        = (1U >= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d 
        = (1U <= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d 
        = (1U >= (IData)(vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count));
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count 
        = vlSelfRef.stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count;
    vlSelfRef.stream_top_ch8__DOT__apb_rsp_prdata = 
        ((IData)(vlSelfRef.stream_top_ch8__DOT__u_cmdrsp_router__DOT__r_sel_m0)
          ? vlSelfRef.stream_top_ch8__DOT__u_apbtodescr__DOT__apb_rsp_rdata
          : ((IData)(vlSelfRef.stream_top_ch8__DOT__u_cmdrsp_router__DOT__r_sel_perf)
              ? vlSelfRef.stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_rsp_data
              : vlSelfRef.stream_top_ch8__DOT__u_peakrdl_adapter__DOT__r_rsp_prdata));
    vlSelfRef.stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__rsp_prdata 
        = vlSelfRef.stream_top_ch8__DOT__apb_rsp_prdata;
    vlSelfRef.debug_apb_rsp_prdata = vlSelfRef.stream_top_ch8__DOT__apb_rsp_prdata;
    vlSelfRef.stream_top_ch8__DOT__debug_apb_rsp_prdata 
        = vlSelfRef.stream_top_ch8__DOT__apb_rsp_prdata;
    vlSelfRef.stream_top_ch8__DOT__u_cmdrsp_router__DOT__s_rsp_prdata 
        = vlSelfRef.stream_top_ch8__DOT__apb_rsp_prdata;
    vlSelfRef.stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_rsp_data_in 
        = (((QData)((IData)(vlSelfRef.stream_top_ch8__DOT__apb_rsp_pslverr)) 
            << 0x20U) | (QData)((IData)(vlSelfRef.stream_top_ch8__DOT__apb_rsp_prdata)));
    vlSelfRef.stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__wr_data 
        = vlSelfRef.stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_rsp_data_in;
}

VL_ATTR_COLD void Vtop___024root___eval_triggers__stl(Vtop___024root* vlSelf);
VL_ATTR_COLD void Vtop___024root___eval_stl(Vtop___024root* vlSelf);

VL_ATTR_COLD bool Vtop___024root___eval_phase__stl(Vtop___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_phase__stl\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Init
    CData/*0:0*/ __VstlExecute;
    // Body
    Vtop___024root___eval_triggers__stl(vlSelf);
    __VstlExecute = vlSelfRef.__VstlTriggered.any();
    if (__VstlExecute) {
        Vtop___024root___eval_stl(vlSelf);
    }
    return (__VstlExecute);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__ico(Vtop___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__ico\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1U & (~ vlSelfRef.__VicoTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelfRef.__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 0 is active: Internal 'ico' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__act(Vtop___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__act\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1U & (~ vlSelfRef.__VactTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @(posedge aclk or negedge aresetn)\n");
    }
    if ((2ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @(posedge aclk)\n");
    }
    if ((4ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 2 is active: @(posedge aclk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_perf_profiler.__Vcellinp__u_perf_fifo__axi_aresetn)\n");
    }
    if ((8ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 3 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.clk)\n");
    }
    if ((0x10ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 4 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.rst_n)\n");
    }
    if ((0x20ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 5 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[1].u_channel_unit.clk)\n");
    }
    if ((0x40ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 6 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[1].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[1].u_channel_unit.rst_n)\n");
    }
    if ((0x80ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 7 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[2].u_channel_unit.clk)\n");
    }
    if ((0x100ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 8 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[2].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[2].u_channel_unit.rst_n)\n");
    }
    if ((0x200ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 9 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[3].u_channel_unit.clk)\n");
    }
    if ((0x400ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 10 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[3].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[3].u_channel_unit.rst_n)\n");
    }
    if ((0x800ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 11 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[4].u_channel_unit.clk)\n");
    }
    if ((0x1000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 12 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[4].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[4].u_channel_unit.rst_n)\n");
    }
    if ((0x2000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 13 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[5].u_channel_unit.clk)\n");
    }
    if ((0x4000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 14 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[5].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[5].u_channel_unit.rst_n)\n");
    }
    if ((0x8000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 15 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[6].u_channel_unit.clk)\n");
    }
    if ((0x10000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 16 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[6].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[6].u_channel_unit.rst_n)\n");
    }
    if ((0x20000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 17 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[7].u_channel_unit.clk)\n");
    }
    if ((0x40000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 18 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[7].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[7].u_channel_unit.rst_n)\n");
    }
    if ((0x80000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 19 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x100000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 20 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[1].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x200000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 21 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[2].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x400000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 22 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[3].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x800000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 23 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[4].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x1000000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 24 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[5].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x2000000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 25 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[6].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x4000000ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 26 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[7].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__nba(Vtop___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__nba\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1U & (~ vlSelfRef.__VnbaTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @(posedge aclk or negedge aresetn)\n");
    }
    if ((2ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @(posedge aclk)\n");
    }
    if ((4ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 2 is active: @(posedge aclk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_perf_profiler.__Vcellinp__u_perf_fifo__axi_aresetn)\n");
    }
    if ((8ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 3 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.clk)\n");
    }
    if ((0x10ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 4 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[0].u_channel_unit.rst_n)\n");
    }
    if ((0x20ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 5 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[1].u_channel_unit.clk)\n");
    }
    if ((0x40ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 6 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[1].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[1].u_channel_unit.rst_n)\n");
    }
    if ((0x80ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 7 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[2].u_channel_unit.clk)\n");
    }
    if ((0x100ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 8 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[2].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[2].u_channel_unit.rst_n)\n");
    }
    if ((0x200ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 9 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[3].u_channel_unit.clk)\n");
    }
    if ((0x400ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 10 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[3].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[3].u_channel_unit.rst_n)\n");
    }
    if ((0x800ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 11 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[4].u_channel_unit.clk)\n");
    }
    if ((0x1000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 12 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[4].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[4].u_channel_unit.rst_n)\n");
    }
    if ((0x2000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 13 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[5].u_channel_unit.clk)\n");
    }
    if ((0x4000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 14 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[5].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[5].u_channel_unit.rst_n)\n");
    }
    if ((0x8000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 15 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[6].u_channel_unit.clk)\n");
    }
    if ((0x10000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 16 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[6].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[6].u_channel_unit.rst_n)\n");
    }
    if ((0x20000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 17 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[7].u_channel_unit.clk)\n");
    }
    if ((0x40000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 18 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[7].u_channel_unit.clk or negedge stream_top_ch8.g_stream_core.u_stream_core.u_sram_controller.gen_channel_units[7].u_channel_unit.rst_n)\n");
    }
    if ((0x80000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 19 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[0].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x100000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 20 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[1].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x200000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 21 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[2].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x400000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 22 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[3].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x800000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 23 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[4].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x1000000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 24 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[5].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x2000000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 25 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[6].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
    if ((0x4000000ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 26 is active: @(posedge stream_top_ch8.g_stream_core.u_stream_core.u_scheduler_group_array.gen_scheduler_groups[7].u_scheduler_group.u_monbus_aggregator.axi_aclk)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vtop___024root___ctor_var_reset(Vtop___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___ctor_var_reset\n"); );
    auto &vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelf->aclk = VL_RAND_RESET_I(1);
    vlSelf->aresetn = VL_RAND_RESET_I(1);
    vlSelf->pclk = VL_RAND_RESET_I(1);
    vlSelf->presetn = VL_RAND_RESET_I(1);
    vlSelf->s_apb_paddr = VL_RAND_RESET_I(12);
    vlSelf->s_apb_psel = VL_RAND_RESET_I(1);
    vlSelf->s_apb_penable = VL_RAND_RESET_I(1);
    vlSelf->s_apb_pwrite = VL_RAND_RESET_I(1);
    vlSelf->s_apb_pwdata = VL_RAND_RESET_I(32);
    vlSelf->s_apb_pstrb = VL_RAND_RESET_I(4);
    vlSelf->s_apb_prdata = VL_RAND_RESET_I(32);
    vlSelf->s_apb_pready = VL_RAND_RESET_I(1);
    vlSelf->s_apb_pslverr = VL_RAND_RESET_I(1);
    vlSelf->m_axi_desc_arid = VL_RAND_RESET_I(8);
    vlSelf->m_axi_desc_araddr = VL_RAND_RESET_Q(64);
    vlSelf->m_axi_desc_arlen = VL_RAND_RESET_I(8);
    vlSelf->m_axi_desc_arsize = VL_RAND_RESET_I(3);
    vlSelf->m_axi_desc_arburst = VL_RAND_RESET_I(2);
    vlSelf->m_axi_desc_arlock = VL_RAND_RESET_I(1);
    vlSelf->m_axi_desc_arcache = VL_RAND_RESET_I(4);
    vlSelf->m_axi_desc_arprot = VL_RAND_RESET_I(3);
    vlSelf->m_axi_desc_arqos = VL_RAND_RESET_I(4);
    vlSelf->m_axi_desc_arregion = VL_RAND_RESET_I(4);
    vlSelf->m_axi_desc_aruser = VL_RAND_RESET_I(3);
    vlSelf->m_axi_desc_arvalid = VL_RAND_RESET_I(1);
    vlSelf->m_axi_desc_arready = VL_RAND_RESET_I(1);
    vlSelf->m_axi_desc_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->m_axi_desc_rdata);
    vlSelf->m_axi_desc_rresp = VL_RAND_RESET_I(2);
    vlSelf->m_axi_desc_rlast = VL_RAND_RESET_I(1);
    vlSelf->m_axi_desc_ruser = VL_RAND_RESET_I(3);
    vlSelf->m_axi_desc_rvalid = VL_RAND_RESET_I(1);
    vlSelf->m_axi_desc_rready = VL_RAND_RESET_I(1);
    vlSelf->m_axi_rd_arid = VL_RAND_RESET_I(8);
    vlSelf->m_axi_rd_araddr = VL_RAND_RESET_Q(64);
    vlSelf->m_axi_rd_arlen = VL_RAND_RESET_I(8);
    vlSelf->m_axi_rd_arsize = VL_RAND_RESET_I(3);
    vlSelf->m_axi_rd_arburst = VL_RAND_RESET_I(2);
    vlSelf->m_axi_rd_arlock = VL_RAND_RESET_I(1);
    vlSelf->m_axi_rd_arcache = VL_RAND_RESET_I(4);
    vlSelf->m_axi_rd_arprot = VL_RAND_RESET_I(3);
    vlSelf->m_axi_rd_arqos = VL_RAND_RESET_I(4);
    vlSelf->m_axi_rd_arregion = VL_RAND_RESET_I(4);
    vlSelf->m_axi_rd_aruser = VL_RAND_RESET_I(3);
    vlSelf->m_axi_rd_arvalid = VL_RAND_RESET_I(1);
    vlSelf->m_axi_rd_arready = VL_RAND_RESET_I(1);
    vlSelf->m_axi_rd_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->m_axi_rd_rdata);
    vlSelf->m_axi_rd_rresp = VL_RAND_RESET_I(2);
    vlSelf->m_axi_rd_rlast = VL_RAND_RESET_I(1);
    vlSelf->m_axi_rd_ruser = VL_RAND_RESET_I(3);
    vlSelf->m_axi_rd_rvalid = VL_RAND_RESET_I(1);
    vlSelf->m_axi_rd_rready = VL_RAND_RESET_I(1);
    vlSelf->m_axi_wr_awid = VL_RAND_RESET_I(8);
    vlSelf->m_axi_wr_awaddr = VL_RAND_RESET_Q(64);
    vlSelf->m_axi_wr_awlen = VL_RAND_RESET_I(8);
    vlSelf->m_axi_wr_awsize = VL_RAND_RESET_I(3);
    vlSelf->m_axi_wr_awburst = VL_RAND_RESET_I(2);
    vlSelf->m_axi_wr_awlock = VL_RAND_RESET_I(1);
    vlSelf->m_axi_wr_awcache = VL_RAND_RESET_I(4);
    vlSelf->m_axi_wr_awprot = VL_RAND_RESET_I(3);
    vlSelf->m_axi_wr_awqos = VL_RAND_RESET_I(4);
    vlSelf->m_axi_wr_awregion = VL_RAND_RESET_I(4);
    vlSelf->m_axi_wr_awuser = VL_RAND_RESET_I(3);
    vlSelf->m_axi_wr_awvalid = VL_RAND_RESET_I(1);
    vlSelf->m_axi_wr_awready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, vlSelf->m_axi_wr_wdata);
    vlSelf->m_axi_wr_wstrb = VL_RAND_RESET_Q(64);
    vlSelf->m_axi_wr_wlast = VL_RAND_RESET_I(1);
    vlSelf->m_axi_wr_wuser = VL_RAND_RESET_I(3);
    vlSelf->m_axi_wr_wvalid = VL_RAND_RESET_I(1);
    vlSelf->m_axi_wr_wready = VL_RAND_RESET_I(1);
    vlSelf->m_axi_wr_bid = VL_RAND_RESET_I(8);
    vlSelf->m_axi_wr_bresp = VL_RAND_RESET_I(2);
    vlSelf->m_axi_wr_buser = VL_RAND_RESET_I(3);
    vlSelf->m_axi_wr_bvalid = VL_RAND_RESET_I(1);
    vlSelf->m_axi_wr_bready = VL_RAND_RESET_I(1);
    vlSelf->s_axil_err_arvalid = VL_RAND_RESET_I(1);
    vlSelf->s_axil_err_arready = VL_RAND_RESET_I(1);
    vlSelf->s_axil_err_araddr = VL_RAND_RESET_I(32);
    vlSelf->s_axil_err_arprot = VL_RAND_RESET_I(3);
    vlSelf->s_axil_err_rvalid = VL_RAND_RESET_I(1);
    vlSelf->s_axil_err_rready = VL_RAND_RESET_I(1);
    vlSelf->s_axil_err_rdata = VL_RAND_RESET_I(32);
    vlSelf->s_axil_err_rresp = VL_RAND_RESET_I(2);
    vlSelf->m_axil_mon_awvalid = VL_RAND_RESET_I(1);
    vlSelf->m_axil_mon_awready = VL_RAND_RESET_I(1);
    vlSelf->m_axil_mon_awaddr = VL_RAND_RESET_I(32);
    vlSelf->m_axil_mon_awprot = VL_RAND_RESET_I(3);
    vlSelf->m_axil_mon_wvalid = VL_RAND_RESET_I(1);
    vlSelf->m_axil_mon_wready = VL_RAND_RESET_I(1);
    vlSelf->m_axil_mon_wdata = VL_RAND_RESET_I(32);
    vlSelf->m_axil_mon_wstrb = VL_RAND_RESET_I(4);
    vlSelf->m_axil_mon_bvalid = VL_RAND_RESET_I(1);
    vlSelf->m_axil_mon_bready = VL_RAND_RESET_I(1);
    vlSelf->m_axil_mon_bresp = VL_RAND_RESET_I(2);
    vlSelf->stream_irq = VL_RAND_RESET_I(1);
    vlSelf->debug_hwif_scheduler_idle = VL_RAND_RESET_I(8);
    vlSelf->debug_hwif_desc_engine_idle = VL_RAND_RESET_I(8);
    vlSelf->debug_hwif_channel_idle = VL_RAND_RESET_I(8);
    vlSelf->debug_regblk_req = VL_RAND_RESET_I(1);
    vlSelf->debug_regblk_req_is_wr = VL_RAND_RESET_I(1);
    vlSelf->debug_regblk_addr = VL_RAND_RESET_I(12);
    vlSelf->debug_regblk_rd_data = VL_RAND_RESET_I(32);
    vlSelf->debug_regblk_rd_ack = VL_RAND_RESET_I(1);
    vlSelf->debug_peakrdl_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->debug_peakrdl_cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->debug_peakrdl_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->debug_peakrdl_rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->debug_last_cpuif_addr = VL_RAND_RESET_I(10);
    vlSelf->debug_last_cpuif_rd_data = VL_RAND_RESET_I(32);
    vlSelf->debug_last_cpuif_rd_ack = VL_RAND_RESET_I(1);
    vlSelf->debug_apb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->debug_apb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->debug_apb_cmd_pwrite = VL_RAND_RESET_I(1);
    vlSelf->debug_apb_cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->debug_apb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->debug_apb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->debug_apb_rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->debug_apb_rd_cmd_seen = VL_RAND_RESET_I(1);
    vlSelf->debug_apb_rd_cmd_addr = VL_RAND_RESET_I(12);
    vlSelf->debug_apb_rsp_prdata_captured = VL_RAND_RESET_I(32);
    vlSelf->debug_apb_rd_count = VL_RAND_RESET_I(8);
    vlSelf->debug_peakrdl_rd_count = VL_RAND_RESET_I(8);
    vlSelf->debug_regblk_rd_count = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__pclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__presetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__s_apb_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__s_apb_psel = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__s_apb_penable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__s_apb_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__s_apb_pwdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__s_apb_pstrb = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__s_apb_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__s_apb_pready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__s_apb_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_arlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_arcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_arqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_arregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_aruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__m_axi_desc_rdata);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_ruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_desc_rready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_arlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_arcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_arqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_arregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_aruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__m_axi_rd_rdata);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_ruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_rd_rready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_awid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_awaddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_awlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_awsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_awburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_awlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_awcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_awprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_awqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_awregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_awuser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_awvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_awready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__m_axi_wr_wdata);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_wstrb = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_wlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_wuser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_wvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_wready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_bid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_bresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_buser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_bvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axi_wr_bready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__s_axil_err_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__s_axil_err_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__s_axil_err_araddr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__s_axil_err_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__s_axil_err_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__s_axil_err_rready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__s_axil_err_rdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__s_axil_err_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__m_axil_mon_awvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axil_mon_awready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axil_mon_awaddr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__m_axil_mon_awprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__m_axil_mon_wvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axil_mon_wready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axil_mon_wdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__m_axil_mon_wstrb = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__m_axil_mon_bvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axil_mon_bready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__m_axil_mon_bresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__stream_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__debug_hwif_scheduler_idle = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__debug_hwif_desc_engine_idle = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__debug_hwif_channel_idle = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__debug_regblk_req = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__debug_regblk_req_is_wr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__debug_regblk_addr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__debug_regblk_rd_data = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__debug_regblk_rd_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__debug_peakrdl_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__debug_peakrdl_cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__debug_peakrdl_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__debug_peakrdl_rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__debug_last_cpuif_addr = VL_RAND_RESET_I(10);
    vlSelf->stream_top_ch8__DOT__debug_last_cpuif_rd_data = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__debug_last_cpuif_rd_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__debug_apb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__debug_apb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__debug_apb_cmd_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__debug_apb_cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__debug_apb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__debug_apb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__debug_apb_rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__debug_apb_rd_cmd_seen = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__debug_apb_rd_cmd_addr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__debug_apb_rsp_prdata_captured = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__debug_apb_rd_count = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__debug_peakrdl_rd_count = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__debug_regblk_rd_count = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__apb_cdc_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__apb_cdc_psel = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__apb_cdc_penable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__apb_cdc_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__apb_cdc_pwdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__apb_cdc_pstrb = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__apb_cdc_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__apb_cdc_pready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__apb_cdc_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cmd_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__cmd_pwdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__cmd_pstrb = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__rsp_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__kickoff_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__kickoff_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__kickoff_cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__kickoff_cmd_pwdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__kickoff_cmd_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__kickoff_cmd_pstrb = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__kickoff_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__kickoff_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__kickoff_rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__kickoff_rsp_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regs_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regs_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regs_cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__regs_cmd_pwdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__regs_cmd_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regs_cmd_pstrb = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__regs_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regs_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regs_rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__regs_rsp_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cmd_to_kickoff = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cmd_to_regs = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__r_last_access_kickoff = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__apb_valid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__apb_ready = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__apb_addr);
    vlSelf->stream_top_ch8__DOT__system_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__descriptor_engine_idle = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__scheduler_idle = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__scheduler_state = VL_RAND_RESET_Q(56);
    vlSelf->stream_top_ch8__DOT__sched_error = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__axi_rd_all_complete = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__axi_wr_all_complete = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_sts_desc_mon_busy = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_sts_desc_mon_active_txns = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_sts_desc_mon_error_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__cfg_sts_desc_mon_txn_count = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__cfg_sts_desc_mon_conflict_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_sts_rdeng_skid_busy = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_sts_rdeng_mon_active_txns = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_sts_rdeng_mon_error_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__cfg_sts_rdeng_mon_txn_count = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__cfg_sts_rdeng_mon_conflict_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_sts_wreng_skid_busy = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_sts_wreng_mon_active_txns = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_sts_wreng_mon_error_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__cfg_sts_wreng_mon_txn_count = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__cfg_sts_wreng_mon_conflict_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__perf_cfg_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__perf_cfg_mode = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__perf_cfg_clear = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__perf_fifo_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__perf_fifo_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__perf_fifo_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__perf_fifo_rd = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__perf_fifo_data_low = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__perf_fifo_data_high = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__mon_err_fifo_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__mon_write_fifo_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__mon_err_fifo_count = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__mon_write_fifo_count = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__cfg_channel_enable = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_channel_reset = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_sched_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_sched_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_sched_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_sched_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_desceng_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_desceng_prefetch = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_desceng_fifo_thresh = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__cfg_desceng_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__cfg_desceng_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__cfg_desceng_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__cfg_desceng_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_desc_mon_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_rdeng_mon_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_wreng_mon_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_axi_rd_xfer_beats = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_axi_wr_xfer_beats = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__cfg_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_perf_mode = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__cfg_perf_clear = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__apb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__apb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__apb_cmd_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__apb_cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__apb_cmd_pwdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__apb_cmd_pstrb = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__apb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__apb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__apb_rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__apb_rsp_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__peakrdl_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__peakrdl_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__peakrdl_cmd_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__peakrdl_cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__peakrdl_cmd_pwdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__peakrdl_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__peakrdl_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__peakrdl_rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__peakrdl_rsp_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regblk_req = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regblk_req_is_wr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regblk_addr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__regblk_wr_data = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__regblk_wr_biten = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__regblk_req_stall_wr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regblk_req_stall_rd = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regblk_rd_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regblk_rd_err = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regblk_rd_data = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__regblk_wr_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__regblk_wr_err = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_in.__PVT__GLOBAL_STATUS.__PVT__SYSTEM_IDLE.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_in.__PVT__CHANNEL_IDLE.__PVT__CH_IDLE.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_in.__PVT__DESC_ENGINE_IDLE.__PVT__DESC_IDLE.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_in.__PVT__SCHEDULER_IDLE.__PVT__SCHED_IDLE.__PVT__next = VL_RAND_RESET_I(8);
    for (int __Vi1 = 0; __Vi1 < 8; ++__Vi1) {
        vlSelf->stream_top_ch8__DOT__hwif_in.__PVT__CH_STATE[__Vi1].__PVT__STATE.__PVT__STATE.__PVT__next = VL_RAND_RESET_I(7);
    }
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__GLOBAL_CTRL.__PVT__GLOBAL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__GLOBAL_CTRL.__PVT__GLOBAL_RST.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__GLOBAL_CTRL.__PVT__GLOBAL_RST.__PVT__swmod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__CHANNEL_ENABLE.__PVT__CH_EN.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__CHANNEL_RESET.__PVT__CH_RST.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__CHANNEL_RESET.__PVT__CH_RST.__PVT__swmod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__SCHED_TIMEOUT_CYCLES.__PVT__TIMEOUT_CYCLES.__PVT__value = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__SCHED_CONFIG.__PVT__SCHED_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__SCHED_CONFIG.__PVT__TIMEOUT_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__SCHED_CONFIG.__PVT__ERR_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__SCHED_CONFIG.__PVT__COMPL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__SCHED_CONFIG.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DESCENG_CONFIG.__PVT__DESCENG_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DESCENG_CONFIG.__PVT__PREFETCH_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DESCENG_CONFIG.__PVT__FIFO_THRESH.__PVT__value = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DESCENG_ADDR0_BASE.__PVT__ADDR0_BASE.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DESCENG_ADDR0_LIMIT.__PVT__ADDR0_LIMIT.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DESCENG_ADDR1_BASE.__PVT__ADDR1_BASE.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DESCENG_ADDR1_LIMIT.__PVT__ADDR1_LIMIT.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_ENABLE.__PVT__MON_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_ENABLE.__PVT__ERR_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_ENABLE.__PVT__COMPL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_ENABLE.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_PKT_MASK.__PVT__PKT_MASK.__PVT__value = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__value = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_ERR_CFG.__PVT__ERR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_MASK1.__PVT__COMPL_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_MASK2.__PVT__THRESH_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_MASK2.__PVT__PERF_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_MASK3.__PVT__ADDR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__DAXMON_MASK3.__PVT__DEBUG_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_ENABLE.__PVT__MON_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_ENABLE.__PVT__ERR_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_ENABLE.__PVT__COMPL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_ENABLE.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_PKT_MASK.__PVT__PKT_MASK.__PVT__value = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__value = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_ERR_CFG.__PVT__ERR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_MASK1.__PVT__COMPL_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_MASK2.__PVT__THRESH_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_MASK2.__PVT__PERF_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_MASK3.__PVT__ADDR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__RDMON_MASK3.__PVT__DEBUG_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_ENABLE.__PVT__MON_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_ENABLE.__PVT__ERR_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_ENABLE.__PVT__COMPL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_ENABLE.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_PKT_MASK.__PVT__PKT_MASK.__PVT__value = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__value = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_ERR_CFG.__PVT__ERR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_MASK1.__PVT__COMPL_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_MASK2.__PVT__THRESH_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_MASK2.__PVT__PERF_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_MASK3.__PVT__ADDR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__WRMON_MASK3.__PVT__DEBUG_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__AXI_XFER_CONFIG.__PVT__RD_XFER_BEATS.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__AXI_XFER_CONFIG.__PVT__WR_XFER_BEATS.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__PERF_CONFIG.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__PERF_CONFIG.__PVT__PERF_MODE.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__PERF_CONFIG.__PVT__PERF_CLEAR.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_out.__PVT__PERF_CONFIG.__PVT__PERF_CLEAR.__PVT__swmod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_system_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__hwif_channel_idle = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_desc_engine_idle = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__hwif_scheduler_idle = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__hwif_ch_state[__Vi0] = VL_RAND_RESET_I(7);
    }
    vlSelf->stream_top_ch8__DOT__r_debug_last_cpuif_addr = VL_RAND_RESET_I(10);
    vlSelf->stream_top_ch8__DOT__r_debug_last_cpuif_rd_data = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__r_debug_last_cpuif_rd_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__r_debug_regblk_rd_count = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__r_debug_peakrdl_rd_count = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__r_debug_apb_rd_count = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__r_debug_apb_rd_cmd_seen = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__r_debug_apb_rd_cmd_addr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__r_debug_apb_rsp_prdata_captured = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__s_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__s_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__s_cmd_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__s_cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__s_cmd_pwdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__s_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__s_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__s_rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__s_rsp_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m0_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m0_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m0_cmd_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m0_cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m0_cmd_pwdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m0_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m0_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m0_rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m0_rsp_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m1_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m1_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m1_cmd_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m1_cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m1_cmd_pwdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m1_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m1_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m1_rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__m1_rsp_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_cfg_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_cfg_mode = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_cfg_clear = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_fifo_data_low = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_fifo_data_high = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_fifo_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_fifo_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_fifo_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_fifo_rd = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__addr_hit_m0 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__addr_hit_perf = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__addr_hit_m1 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__r_sel_m0 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__r_sel_perf = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__r_sel_m1 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__r_perf_config = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_rsp_data = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_cmdrsp_router__DOT__perf_rsp_ready_internal = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__apb_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__apb_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__apb_cmd_addr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__apb_cmd_wdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__apb_cmd_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__apb_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__apb_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__apb_rsp_rdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__apb_rsp_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__desc_apb_valid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__desc_apb_ready = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__desc_apb_addr);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__apb_descriptor_kickoff_hit = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__channel_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__addr_in_range = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__r_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__w_next_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__r_channel_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__r_wdata_low = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__r_wdata_high = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__r_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__r_is_high_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_apbtodescr__DOT__unnamedblk1__DOT__ch = 0;
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__cmd_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__cmd_pwdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__cmd_pstrb = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__rsp_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__regblk_req = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__regblk_req_is_wr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__regblk_addr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__regblk_wr_data = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__regblk_wr_biten = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__regblk_req_stall_wr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__regblk_req_stall_rd = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__regblk_rd_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__regblk_rd_err = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__regblk_rd_data = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__regblk_wr_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__regblk_wr_err = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__cmd_state = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__cmd_state_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__r_cmd_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__r_cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__r_cmd_pwdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__r_cmd_wr_biten = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__rsp_state = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__rsp_state_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__r_rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_peakrdl_adapter__DOT__r_rsp_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__s_cpuif_req = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__s_cpuif_req_is_wr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__s_cpuif_addr = VL_RAND_RESET_I(10);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__s_cpuif_wr_data = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__s_cpuif_wr_biten = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__s_cpuif_req_stall_wr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__s_cpuif_req_stall_rd = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__s_cpuif_rd_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__s_cpuif_rd_err = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__s_cpuif_rd_data = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__s_cpuif_wr_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__s_cpuif_wr_err = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_in.__PVT__GLOBAL_STATUS.__PVT__SYSTEM_IDLE.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_in.__PVT__CHANNEL_IDLE.__PVT__CH_IDLE.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_in.__PVT__DESC_ENGINE_IDLE.__PVT__DESC_IDLE.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_in.__PVT__SCHEDULER_IDLE.__PVT__SCHED_IDLE.__PVT__next = VL_RAND_RESET_I(8);
    for (int __Vi1 = 0; __Vi1 < 8; ++__Vi1) {
        vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_in.__PVT__CH_STATE[__Vi1].__PVT__STATE.__PVT__STATE.__PVT__next = VL_RAND_RESET_I(7);
    }
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__GLOBAL_CTRL.__PVT__GLOBAL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__GLOBAL_CTRL.__PVT__GLOBAL_RST.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__GLOBAL_CTRL.__PVT__GLOBAL_RST.__PVT__swmod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__CHANNEL_ENABLE.__PVT__CH_EN.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__CHANNEL_RESET.__PVT__CH_RST.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__CHANNEL_RESET.__PVT__CH_RST.__PVT__swmod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__SCHED_TIMEOUT_CYCLES.__PVT__TIMEOUT_CYCLES.__PVT__value = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__SCHED_CONFIG.__PVT__SCHED_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__SCHED_CONFIG.__PVT__TIMEOUT_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__SCHED_CONFIG.__PVT__ERR_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__SCHED_CONFIG.__PVT__COMPL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__SCHED_CONFIG.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DESCENG_CONFIG.__PVT__DESCENG_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DESCENG_CONFIG.__PVT__PREFETCH_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DESCENG_CONFIG.__PVT__FIFO_THRESH.__PVT__value = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DESCENG_ADDR0_BASE.__PVT__ADDR0_BASE.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DESCENG_ADDR0_LIMIT.__PVT__ADDR0_LIMIT.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DESCENG_ADDR1_BASE.__PVT__ADDR1_BASE.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DESCENG_ADDR1_LIMIT.__PVT__ADDR1_LIMIT.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_ENABLE.__PVT__MON_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_ENABLE.__PVT__ERR_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_ENABLE.__PVT__COMPL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_ENABLE.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_PKT_MASK.__PVT__PKT_MASK.__PVT__value = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__value = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_ERR_CFG.__PVT__ERR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_MASK1.__PVT__COMPL_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_MASK2.__PVT__THRESH_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_MASK2.__PVT__PERF_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_MASK3.__PVT__ADDR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__DAXMON_MASK3.__PVT__DEBUG_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_ENABLE.__PVT__MON_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_ENABLE.__PVT__ERR_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_ENABLE.__PVT__COMPL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_ENABLE.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_PKT_MASK.__PVT__PKT_MASK.__PVT__value = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__value = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_ERR_CFG.__PVT__ERR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_MASK1.__PVT__COMPL_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_MASK2.__PVT__THRESH_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_MASK2.__PVT__PERF_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_MASK3.__PVT__ADDR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__RDMON_MASK3.__PVT__DEBUG_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_ENABLE.__PVT__MON_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_ENABLE.__PVT__ERR_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_ENABLE.__PVT__COMPL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_ENABLE.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_PKT_MASK.__PVT__PKT_MASK.__PVT__value = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__value = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_ERR_CFG.__PVT__ERR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_MASK1.__PVT__COMPL_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_MASK2.__PVT__THRESH_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_MASK2.__PVT__PERF_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_MASK3.__PVT__ADDR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__WRMON_MASK3.__PVT__DEBUG_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__AXI_XFER_CONFIG.__PVT__RD_XFER_BEATS.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__AXI_XFER_CONFIG.__PVT__WR_XFER_BEATS.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__PERF_CONFIG.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__PERF_CONFIG.__PVT__PERF_MODE.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__PERF_CONFIG.__PVT__PERF_CLEAR.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__hwif_out.__PVT__PERF_CONFIG.__PVT__PERF_CLEAR.__PVT__swmod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__cpuif_req = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__cpuif_req_is_wr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__cpuif_addr = VL_RAND_RESET_I(10);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__cpuif_wr_data = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__cpuif_wr_biten = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__cpuif_req_stall_wr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__cpuif_req_stall_rd = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__cpuif_rd_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__cpuif_rd_err = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__cpuif_rd_data = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__cpuif_wr_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__cpuif_wr_err = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__cpuif_req_masked = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__GLOBAL_CTRL = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__GLOBAL_STATUS = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__VERSION = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__CHANNEL_ENABLE = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__CHANNEL_RESET = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__CHANNEL_IDLE = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DESC_ENGINE_IDLE = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__SCHEDULER_IDLE = VL_RAND_RESET_I(1);
    for (int __Vi1 = 0; __Vi1 < 8; ++__Vi1) {
        vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__CH_STATE[__Vi1].__PVT__STATE = VL_RAND_RESET_I(1);
    }
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__SCHED_TIMEOUT_CYCLES = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__SCHED_CONFIG = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DESCENG_CONFIG = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DESCENG_ADDR0_BASE = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DESCENG_ADDR0_LIMIT = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DESCENG_ADDR1_BASE = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DESCENG_ADDR1_LIMIT = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DAXMON_ENABLE = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DAXMON_TIMEOUT = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DAXMON_LATENCY_THRESH = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DAXMON_PKT_MASK = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DAXMON_ERR_CFG = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DAXMON_MASK1 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DAXMON_MASK2 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__DAXMON_MASK3 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__RDMON_ENABLE = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__RDMON_TIMEOUT = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__RDMON_LATENCY_THRESH = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__RDMON_PKT_MASK = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__RDMON_ERR_CFG = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__RDMON_MASK1 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__RDMON_MASK2 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__RDMON_MASK3 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__WRMON_ENABLE = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__WRMON_TIMEOUT = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__WRMON_LATENCY_THRESH = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__WRMON_PKT_MASK = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__WRMON_ERR_CFG = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__WRMON_MASK1 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__WRMON_MASK2 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__WRMON_MASK3 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__AXI_XFER_CONFIG = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_reg_strb.__PVT__PERF_CONFIG = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_req = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_req_is_wr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_wr_data = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__decoded_wr_biten = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__GLOBAL_CTRL.__PVT__GLOBAL_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__GLOBAL_CTRL.__PVT__GLOBAL_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__GLOBAL_CTRL.__PVT__GLOBAL_RST.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__GLOBAL_CTRL.__PVT__GLOBAL_RST.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__CHANNEL_ENABLE.__PVT__CH_EN.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__CHANNEL_ENABLE.__PVT__CH_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__CHANNEL_RESET.__PVT__CH_RST.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__CHANNEL_RESET.__PVT__CH_RST.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__SCHED_TIMEOUT_CYCLES.__PVT__TIMEOUT_CYCLES.__PVT__next = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__SCHED_TIMEOUT_CYCLES.__PVT__TIMEOUT_CYCLES.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__SCHED_CONFIG.__PVT__SCHED_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__SCHED_CONFIG.__PVT__SCHED_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__SCHED_CONFIG.__PVT__TIMEOUT_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__SCHED_CONFIG.__PVT__TIMEOUT_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__SCHED_CONFIG.__PVT__ERR_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__SCHED_CONFIG.__PVT__ERR_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__SCHED_CONFIG.__PVT__COMPL_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__SCHED_CONFIG.__PVT__COMPL_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__SCHED_CONFIG.__PVT__PERF_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__SCHED_CONFIG.__PVT__PERF_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_CONFIG.__PVT__DESCENG_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_CONFIG.__PVT__DESCENG_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_CONFIG.__PVT__PREFETCH_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_CONFIG.__PVT__PREFETCH_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_CONFIG.__PVT__FIFO_THRESH.__PVT__next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_CONFIG.__PVT__FIFO_THRESH.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_ADDR0_BASE.__PVT__ADDR0_BASE.__PVT__next = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_ADDR0_BASE.__PVT__ADDR0_BASE.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_ADDR0_LIMIT.__PVT__ADDR0_LIMIT.__PVT__next = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_ADDR0_LIMIT.__PVT__ADDR0_LIMIT.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_ADDR1_BASE.__PVT__ADDR1_BASE.__PVT__next = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_ADDR1_BASE.__PVT__ADDR1_BASE.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_ADDR1_LIMIT.__PVT__ADDR1_LIMIT.__PVT__next = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DESCENG_ADDR1_LIMIT.__PVT__ADDR1_LIMIT.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ENABLE.__PVT__MON_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ENABLE.__PVT__MON_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ENABLE.__PVT__ERR_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ENABLE.__PVT__ERR_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ENABLE.__PVT__COMPL_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ENABLE.__PVT__COMPL_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ENABLE.__PVT__PERF_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ENABLE.__PVT__PERF_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__next = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__next = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_PKT_MASK.__PVT__PKT_MASK.__PVT__next = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_PKT_MASK.__PVT__PKT_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ERR_CFG.__PVT__ERR_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_ERR_CFG.__PVT__ERR_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_MASK1.__PVT__COMPL_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_MASK1.__PVT__COMPL_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_MASK2.__PVT__THRESH_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_MASK2.__PVT__THRESH_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_MASK2.__PVT__PERF_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_MASK2.__PVT__PERF_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_MASK3.__PVT__ADDR_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_MASK3.__PVT__ADDR_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_MASK3.__PVT__DEBUG_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__DAXMON_MASK3.__PVT__DEBUG_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ENABLE.__PVT__MON_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ENABLE.__PVT__MON_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ENABLE.__PVT__ERR_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ENABLE.__PVT__ERR_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ENABLE.__PVT__COMPL_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ENABLE.__PVT__COMPL_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ENABLE.__PVT__PERF_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ENABLE.__PVT__PERF_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__next = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__next = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_PKT_MASK.__PVT__PKT_MASK.__PVT__next = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_PKT_MASK.__PVT__PKT_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ERR_CFG.__PVT__ERR_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_ERR_CFG.__PVT__ERR_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_MASK1.__PVT__COMPL_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_MASK1.__PVT__COMPL_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_MASK2.__PVT__THRESH_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_MASK2.__PVT__THRESH_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_MASK2.__PVT__PERF_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_MASK2.__PVT__PERF_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_MASK3.__PVT__ADDR_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_MASK3.__PVT__ADDR_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_MASK3.__PVT__DEBUG_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__RDMON_MASK3.__PVT__DEBUG_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ENABLE.__PVT__MON_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ENABLE.__PVT__MON_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ENABLE.__PVT__ERR_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ENABLE.__PVT__ERR_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ENABLE.__PVT__COMPL_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ENABLE.__PVT__COMPL_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ENABLE.__PVT__PERF_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ENABLE.__PVT__PERF_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__next = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__next = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_PKT_MASK.__PVT__PKT_MASK.__PVT__next = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_PKT_MASK.__PVT__PKT_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ERR_CFG.__PVT__ERR_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_ERR_CFG.__PVT__ERR_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_MASK1.__PVT__COMPL_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_MASK1.__PVT__COMPL_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_MASK2.__PVT__THRESH_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_MASK2.__PVT__THRESH_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_MASK2.__PVT__PERF_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_MASK2.__PVT__PERF_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_MASK3.__PVT__ADDR_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_MASK3.__PVT__ADDR_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_MASK3.__PVT__DEBUG_MASK.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__WRMON_MASK3.__PVT__DEBUG_MASK.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__AXI_XFER_CONFIG.__PVT__RD_XFER_BEATS.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__AXI_XFER_CONFIG.__PVT__RD_XFER_BEATS.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__AXI_XFER_CONFIG.__PVT__WR_XFER_BEATS.__PVT__next = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__AXI_XFER_CONFIG.__PVT__WR_XFER_BEATS.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__PERF_CONFIG.__PVT__PERF_EN.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__PERF_CONFIG.__PVT__PERF_EN.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__PERF_CONFIG.__PVT__PERF_MODE.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__PERF_CONFIG.__PVT__PERF_MODE.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__PERF_CONFIG.__PVT__PERF_CLEAR.__PVT__next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_combo.__PVT__PERF_CONFIG.__PVT__PERF_CLEAR.__PVT__load_next = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__GLOBAL_CTRL.__PVT__GLOBAL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__GLOBAL_CTRL.__PVT__GLOBAL_RST.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__CHANNEL_ENABLE.__PVT__CH_EN.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__CHANNEL_RESET.__PVT__CH_RST.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__SCHED_TIMEOUT_CYCLES.__PVT__TIMEOUT_CYCLES.__PVT__value = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__SCHED_CONFIG.__PVT__SCHED_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__SCHED_CONFIG.__PVT__TIMEOUT_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__SCHED_CONFIG.__PVT__ERR_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__SCHED_CONFIG.__PVT__COMPL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__SCHED_CONFIG.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DESCENG_CONFIG.__PVT__DESCENG_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DESCENG_CONFIG.__PVT__PREFETCH_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DESCENG_CONFIG.__PVT__FIFO_THRESH.__PVT__value = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DESCENG_ADDR0_BASE.__PVT__ADDR0_BASE.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DESCENG_ADDR0_LIMIT.__PVT__ADDR0_LIMIT.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DESCENG_ADDR1_BASE.__PVT__ADDR1_BASE.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DESCENG_ADDR1_LIMIT.__PVT__ADDR1_LIMIT.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_ENABLE.__PVT__MON_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_ENABLE.__PVT__ERR_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_ENABLE.__PVT__COMPL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_ENABLE.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_PKT_MASK.__PVT__PKT_MASK.__PVT__value = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__value = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_ERR_CFG.__PVT__ERR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_MASK1.__PVT__COMPL_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_MASK2.__PVT__THRESH_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_MASK2.__PVT__PERF_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_MASK3.__PVT__ADDR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__DAXMON_MASK3.__PVT__DEBUG_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_ENABLE.__PVT__MON_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_ENABLE.__PVT__ERR_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_ENABLE.__PVT__COMPL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_ENABLE.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_PKT_MASK.__PVT__PKT_MASK.__PVT__value = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__value = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_ERR_CFG.__PVT__ERR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_MASK1.__PVT__COMPL_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_MASK2.__PVT__THRESH_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_MASK2.__PVT__PERF_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_MASK3.__PVT__ADDR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__RDMON_MASK3.__PVT__DEBUG_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_ENABLE.__PVT__MON_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_ENABLE.__PVT__ERR_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_ENABLE.__PVT__COMPL_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_ENABLE.__PVT__TIMEOUT_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_ENABLE.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_TIMEOUT.__PVT__TIMEOUT_CYCLES.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_LATENCY_THRESH.__PVT__LATENCY_THRESH.__PVT__value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_PKT_MASK.__PVT__PKT_MASK.__PVT__value = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_ERR_CFG.__PVT__ERR_SELECT.__PVT__value = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_ERR_CFG.__PVT__ERR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_MASK1.__PVT__TIMEOUT_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_MASK1.__PVT__COMPL_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_MASK2.__PVT__THRESH_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_MASK2.__PVT__PERF_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_MASK3.__PVT__ADDR_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__WRMON_MASK3.__PVT__DEBUG_MASK.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__AXI_XFER_CONFIG.__PVT__RD_XFER_BEATS.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__AXI_XFER_CONFIG.__PVT__WR_XFER_BEATS.__PVT__value = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__PERF_CONFIG.__PVT__PERF_EN.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__PERF_CONFIG.__PVT__PERF_MODE.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__field_storage.__PVT__PERF_CONFIG.__PVT__PERF_CLEAR.__PVT__value = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__readback_err = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__readback_done = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__readback_data = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 49; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__readback_array[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk1__DOT__i0 = 0;
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk2__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk2__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk3__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk3__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk4__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk4__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk5__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk5__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk6__DOT__next_c = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk6__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk7__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk7__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk8__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk8__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk9__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk9__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk10__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk10__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk11__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk11__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk12__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk12__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk13__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk13__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk14__DOT__next_c = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk14__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk15__DOT__next_c = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk15__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk16__DOT__next_c = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk16__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk17__DOT__next_c = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk17__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk18__DOT__next_c = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk18__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk19__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk19__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk20__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk20__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk21__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk21__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk22__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk22__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk23__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk23__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk24__DOT__next_c = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk24__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk25__DOT__next_c = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk25__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk26__DOT__next_c = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk26__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk27__DOT__next_c = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk27__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk28__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk28__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk29__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk29__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk30__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk30__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk31__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk31__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk32__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk32__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk33__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk33__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk34__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk34__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk35__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk35__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk36__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk36__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk37__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk37__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk38__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk38__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk39__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk39__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk40__DOT__next_c = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk40__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk41__DOT__next_c = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk41__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk42__DOT__next_c = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk42__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk43__DOT__next_c = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk43__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk44__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk44__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk45__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk45__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk46__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk46__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk47__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk47__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk48__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk48__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk49__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk49__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk50__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk50__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk51__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk51__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk52__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk52__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk53__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk53__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk54__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk54__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk55__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk55__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk56__DOT__next_c = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk56__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk57__DOT__next_c = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk57__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk58__DOT__next_c = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk58__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk59__DOT__next_c = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk59__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk60__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk60__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk61__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk61__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk62__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk62__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk63__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk63__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk64__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk64__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk65__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk65__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk66__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk66__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk67__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk67__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk68__DOT__next_c = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk68__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk69__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk69__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk70__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk70__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk71__DOT__next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk71__DOT__load_next_c = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk72__DOT__readback_data_var = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_stream_regs__DOT__unnamedblk72__DOT__unnamedblk73__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_global_ctrl_global_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_global_ctrl_global_rst = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_channel_enable_ch_en = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_channel_reset_ch_rst = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_sched_timeout_cycles_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_sched_config_sched_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_sched_config_timeout_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_sched_config_err_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_sched_config_compl_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_sched_config_perf_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_desceng_config_desceng_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_desceng_config_prefetch_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_desceng_config_fifo_thresh = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_desceng_addr0_base_addr0_base = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_desceng_addr0_limit_addr0_limit = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_desceng_addr1_base_addr1_base = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_desceng_addr1_limit_addr1_limit = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_enable_mon_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_enable_err_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_enable_compl_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_enable_timeout_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_enable_perf_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_timeout_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_latency_thresh_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_pkt_mask_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_err_cfg_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_err_cfg_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_mask1_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_mask1_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_mask2_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_mask2_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_mask3_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_daxmon_mask3_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_enable_mon_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_enable_err_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_enable_compl_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_enable_timeout_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_enable_perf_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_timeout_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_latency_thresh_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_pkt_mask_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_err_cfg_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_err_cfg_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_mask1_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_mask1_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_mask2_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_mask2_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_mask3_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_rdmon_mask3_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_enable_mon_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_enable_err_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_enable_compl_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_enable_timeout_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_enable_perf_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_timeout_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_latency_thresh_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_pkt_mask_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_err_cfg_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_err_cfg_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_mask1_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_mask1_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_mask2_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_mask2_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_mask3_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_wrmon_mask3_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_axi_xfer_config_rd_xfer_beats = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_axi_xfer_config_wr_xfer_beats = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_perf_config_perf_en = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_perf_config_perf_mode = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__reg_perf_config_perf_clear = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_channel_enable = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_channel_reset = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_sched_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_sched_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_sched_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_sched_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desceng_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desceng_prefetch = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desceng_fifo_thresh = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desceng_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desceng_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desceng_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desceng_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_desc_mon_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_rdeng_mon_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_wreng_mon_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_axi_rd_xfer_beats = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_axi_wr_xfer_beats = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_perf_mode = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__u_config_block__DOT__cfg_perf_clear = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__pclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__presetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__s_apb_PSEL = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__s_apb_PENABLE = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__s_apb_PREADY = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__s_apb_PADDR = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__s_apb_PWRITE = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__s_apb_PWDATA = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__s_apb_PSTRB = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__s_apb_PPROT = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__s_apb_PRDATA = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__s_apb_PSLVERR = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_pwrite = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_paddr = VL_RAND_RESET_I(12);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_pwdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_pstrb = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_pprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__rsp_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_cmd_ready_pre = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_cmd_data_in = VL_RAND_RESET_Q(52);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_cmd_data_out = VL_RAND_RESET_Q(52);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_cmd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_rsp_data_in = VL_RAND_RESET_Q(33);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_rsp_prdata = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_rsp_pslverr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_rsp_data_out = VL_RAND_RESET_Q(33);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_rsp_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_apb_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_penable_prev = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__wr_data = VL_RAND_RESET_Q(52);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__rd_data = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__zeros = VL_RAND_RESET_Q(52);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT____Vlvbound_he58918ce__0 = VL_RAND_RESET_Q(52);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT____Vlvbound_h7f82ebea__0 = VL_RAND_RESET_Q(52);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__wr_data = VL_RAND_RESET_Q(33);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__rd_data = VL_RAND_RESET_Q(33);
    VL_RAND_RESET_W(66, vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__zeros = VL_RAND_RESET_Q(33);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT____Vlvbound_h4c724f7e__0 = VL_RAND_RESET_Q(33);
    vlSelf->stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT____Vlvbound_h6ca0d6c9__0 = VL_RAND_RESET_Q(33);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__apb_valid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__apb_ready = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__apb_addr);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_channel_enable = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_channel_reset = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sched_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sched_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sched_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sched_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_prefetch = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_fifo_thresh = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desceng_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_desc_mon_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_rdeng_mon_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_wreng_mon_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_axi_rd_xfer_beats = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_axi_wr_xfer_beats = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_perf_mode = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_perf_clear = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__system_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__descriptor_engine_idle = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__scheduler_idle = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__scheduler_state = VL_RAND_RESET_Q(56);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_error = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_all_complete = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_wr_all_complete = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__perf_fifo_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__perf_fifo_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__perf_fifo_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__perf_fifo_rd = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__perf_fifo_data_low = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__perf_fifo_data_high = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_arlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_arcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_arqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_arregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_aruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_rdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_ruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_desc_rready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_arlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_arcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_arqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_arregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_aruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_rdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_ruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_rd_rready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_awid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_awaddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_awlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_awsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_awburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_awlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_awcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_awprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_awqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_awregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_awuser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_awvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_awready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_wdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_wstrb = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_wlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_wuser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_wvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_wready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_bid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_bresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_buser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_bvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__m_axi_wr_bready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_desc_mon_busy = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_desc_mon_active_txns = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_desc_mon_error_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_desc_mon_txn_count = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_desc_mon_conflict_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_rdeng_skid_busy = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_rdeng_mon_active_txns = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_rdeng_mon_error_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_rdeng_mon_txn_count = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_rdeng_mon_conflict_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_wreng_skid_busy = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_wreng_mon_active_txns = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_wreng_mon_error_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_wreng_mon_txn_count = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__cfg_sts_wreng_mon_conflict_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_aruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_rdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_ruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_rd_axi_rready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_awid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_awaddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_awlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_awsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_awburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_awlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_awcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_awprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_awqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_awregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_awuser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_awvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_awready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_wdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_wstrb = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_wlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_wuser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_wvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_wready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_bid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_bresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_buser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_bvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__fub_wr_axi_bready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_valid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_addr);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_wr_valid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_wr_ready = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_wr_addr);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_wr_beats);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_beats_done);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_wr_beats_done);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_rd_error = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__sched_wr_error = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_alloc_req = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_alloc_size = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_alloc_id = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_space_free);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_sram_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_sram_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_sram_id = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_rd_sram_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_wr_drain_req = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_wr_drain_size = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_wr_drain_data_avail);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_wr_sram_valid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_wr_sram_drain = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_wr_sram_id = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__axi_wr_sram_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__schedgrp_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__schedgrp_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__schedgrp_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_desc_mon_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_rdeng_mon_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__int_cfg_wreng_mon_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__apb_valid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__apb_ready = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__apb_addr);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_channel_enable = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_channel_reset = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sched_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_prefetch = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_fifo_thresh = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desceng_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_timeout_cycles = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_latency_thresh = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_err_select = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_err_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_timeout_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_compl_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_thresh_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_perf_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_addr_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_desc_mon_debug_mask = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__descriptor_engine_idle = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__scheduler_idle = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__scheduler_state = VL_RAND_RESET_Q(56);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_error = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sts_desc_mon_busy = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sts_desc_mon_active_txns = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sts_desc_mon_error_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sts_desc_mon_txn_count = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__cfg_sts_desc_mon_conflict_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_arlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_arcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_arqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_arregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_rready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_rdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_rid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_rd_valid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_rd_addr);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_rd_beats);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_wr_valid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_wr_ready = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_wr_addr);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_wr_beats);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_rd_beats_done);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_wr_beats_done);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_rd_error = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__sched_wr_error = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_valid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_ready = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_addr);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_len = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_size = VL_RAND_RESET_I(24);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_burst = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_id = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_lock = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_cache = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_prot = VL_RAND_RESET_I(24);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_qos = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_region = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_r_valid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_r_ready = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(2048, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_r_resp = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_r_last = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_r_id = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__mon_valid_ch = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__mon_ready_ch = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__mon_packet_ch);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_grant_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_grant = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_grant_ack = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_ar_grant_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_arlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_arcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_arqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_arregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_rready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_rdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_int_rid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_axi_mon_packet = VL_RAND_RESET_Q(64);
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__monbus_valid_all[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__monbus_ready_all[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__monbus_packet_all[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__desc_r_channel_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__unnamedblk1__DOT__ch = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__unnamedblk2__DOT__ch = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__unnamedblk3__DOT__ch = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__unnamedblk4__DOT__ch = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__unnamedblk5__DOT__ch = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__block_arb = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__request = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__grant_ack = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__grant_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__grant = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__grant_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__last_grant = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_mask_decode[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_win_mask_decode[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__r_last_grant_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__r_last_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__r_pending_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__r_pending_client = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_requests_gated = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_requests_masked = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_requests_unmasked = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_any_requests = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_any_masked_requests = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_curr_mask_decode = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_winner = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_winner_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_ack_received = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_can_grant = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_other_requests = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_should_grant = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_next_grant = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_next_grant_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__w_next_grant_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__u_priority_encoder__DOT__requests_masked = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__u_priority_encoder__DOT__requests_unmasked = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__u_priority_encoder__DOT__any_masked_requests = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__u_priority_encoder__DOT__winner = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__u_priority_encoder__DOT__winner_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__u_priority_encoder__DOT__w_priority_requests = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_arlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_arcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_arqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_arregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_aruser = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_rdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_ruser = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__fub_axi_rready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_arlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_arcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_arqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_arregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_aruser = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_rdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_ruser = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__m_axi_rready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_monitor_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_error_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_latency_threshold = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_axi_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_axi_err_select = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_axi_error_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_axi_timeout_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_axi_compl_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_axi_thresh_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_axi_perf_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_axi_addr_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_axi_debug_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__monbus_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__monbus_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__monbus_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__busy = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__active_transactions = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__error_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__transaction_count = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__cfg_conflict_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_arlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_arcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_arqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_arregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_aruser = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_rdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_ruser = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__fub_axi_rready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_arlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_arcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_arqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_arregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_aruser = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_rdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_ruser = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__m_axi_rready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__busy = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__int_ar_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(102, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__int_ar_pkt);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__int_skid_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__int_skid_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__int_r_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(268, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__int_r_pkt);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__int_skid_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__int_skid_rready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(102, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT____Vcellinp__ar_channel__wr_data);
    VL_RAND_RESET_W(268, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT____Vcellinp__r_channel__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(102, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__rd_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(102, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__rd_data);
    VL_RAND_RESET_W(204, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__zeros[0] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__zeros[1] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__zeros[2] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__zeros[3] = 0U;
    VL_RAND_RESET_W(102, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT____Vlvbound_h28d9d236__0);
    VL_RAND_RESET_W(102, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT____Vlvbound_ha7a7bd05__0);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(268, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__rd_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(268, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__rd_data);
    VL_RAND_RESET_W(1072, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__zeros[0] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__zeros[1] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__zeros[2] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__zeros[3] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__zeros[4] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__zeros[5] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__zeros[6] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__zeros[7] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__zeros[8] = 0U;
    VL_RAND_RESET_W(268, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT____Vlvbound_hf75747dd__0);
    VL_RAND_RESET_W(268, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT____Vlvbound_h01465e3e__0);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cmd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cmd_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cmd_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cmd_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cmd_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__data_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__data_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__data_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__data_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__data_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__resp_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__resp_code = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__resp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__resp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_freq_sel = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_addr_cnt = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_data_cnt = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_resp_cnt = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_error_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_threshold_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_debug_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_debug_level = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_debug_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_active_trans_threshold = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_latency_threshold = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_axi_pkt_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_axi_err_select = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_axi_error_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_axi_timeout_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_axi_compl_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_axi_thresh_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_axi_perf_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_axi_addr_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_axi_debug_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__monbus_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__monbus_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__monbus_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__block_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__busy = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__active_count = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__cfg_conflict_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__base_monbus_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__base_monbus_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__base_monbus_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__pkt_type = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__pkt_protocol = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__pkt_event_code = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__pkt_event_data = VL_RAND_RESET_Q(36);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__pkt_drop = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__pkt_event_masked = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__pipe_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__pipe_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__pipe_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__resp_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__resp_code = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__resp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__resp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_freq_sel = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_addr_cnt = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_data_cnt = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_resp_cnt = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_error_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_threshold_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_debug_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_debug_level = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_debug_mask = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_active_trans_threshold = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_latency_threshold = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__monbus_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__monbus_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__monbus_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__block_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__busy = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__active_count = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        VL_RAND_RESET_W(281, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_trans_table[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_event_reported_flags = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_active_count = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_event_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_debug_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_timer_tick = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__r_timestamp = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_state_change_detected = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_timeout_detected = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_reporter_monbus_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_reporter_monbus_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_debug_monbus_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_debug_monbus_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__r_perf_completed_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__r_perf_error_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__resp_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__resp_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__resp_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__resp_code = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__timestamp = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__i_event_reported_flags = VL_RAND_RESET_I(16);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        VL_RAND_RESET_W(281, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__trans_table[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__active_count = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__state_change = VL_RAND_RESET_I(16);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        VL_RAND_RESET_W(281, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table[__Vi0]);
    }
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        VL_RAND_RESET_W(281, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_active_count = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_state_change = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_addr_trans_idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_addr_free_idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_data_trans_idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_data_free_idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_resp_trans_idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_resp_free_idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_addr_chan_idx = VL_RAND_RESET_I(6);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_can_cleanup = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk1__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk2__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk3__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk5__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk8__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk10__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk9__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk12__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk13__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk11__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__cfg_freq_sel = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_tick = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timestamp = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__r_timestamp = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__w_timer_tick = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__sync_reset_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__freq_sel = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__o_counter = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__tick = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__w_division_factor = VL_RAND_RESET_I(11);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__r_prev_freq_sel = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__r_clear_pulse = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__w_prescaler_done = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__clear = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__increment = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__load = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__loadval = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__done = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__r_match_val = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__aresetn = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        VL_RAND_RESET_W(281, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__trans_table[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__timer_tick = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__cfg_addr_cnt = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__cfg_data_cnt = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__cfg_resp_cnt = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__cfg_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__timeout_detected = VL_RAND_RESET_I(16);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        VL_RAND_RESET_W(281, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_timeout_detected = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__unnamedblk2__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__unnamedblk3__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__unnamedblk1__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__aresetn = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        VL_RAND_RESET_W(281, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__trans_table[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__timeout_detected = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_error_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_threshold_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_debug_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__monbus_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__monbus_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__monbus_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__event_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__perf_completed_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__perf_error_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__active_trans_threshold = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__latency_threshold = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__event_reported_flags = VL_RAND_RESET_I(16);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        VL_RAND_RESET_W(281, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_reported = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_active_threshold_crossed = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_latency_threshold_crossed = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_perf_completed_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_perf_error_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_perf_report_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_wr_data = VL_RAND_RESET_Q(52);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_rd_data = VL_RAND_RESET_Q(52);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_packet_type = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_code = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_data = VL_RAND_RESET_Q(38);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_channel = VL_RAND_RESET_I(6);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_error_events_detected = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_timeout_events_detected = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_completion_events_detected = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_error_idx = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_timeout_idx = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_completion_idx = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_has_error_event = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_has_timeout_event = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_has_completion_event = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_events_to_mark = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_error_events = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_completion_events = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_active_count_current = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_active_threshold_detection = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_latency_threshold_events = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_latency_idx = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_has_latency_event = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_total_latency = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_latency_value = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_generate_perf_packet_completed = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_generate_perf_packet_errors = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_next_perf_report_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk1__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk2__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk3__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk4__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk5__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk6__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk7__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk8__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk9__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk10__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk11__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk12__DOT__idx = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__wr_data = VL_RAND_RESET_Q(52);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__rd_data = VL_RAND_RESET_Q(52);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_data = VL_RAND_RESET_Q(52);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_Q(52);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__gen_flop_mode__DOT__r_rdom_wr_ptr_bin_delayed = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__block_arb = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__monbus_valid_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__monbus_ready_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__monbus_packet_in[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__monbus_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__monbus_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__monbus_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__grant_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__grant = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__grant_id = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__last_grant = VL_RAND_RESET_I(9);
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__int_monbus_valid_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__int_monbus_ready_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__int_monbus_packet_in[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__int_monbus_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__int_monbus_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__int_monbus_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__request = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__grant_ack = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__unnamedblk2__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__unnamedblk3__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__unnamedblk4__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__block_arb = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__request = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__grant_ack = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__grant_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__grant = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__grant_id = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__last_grant = VL_RAND_RESET_I(9);
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_mask_decode[__Vi0] = VL_RAND_RESET_I(9);
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_win_mask_decode[__Vi0] = VL_RAND_RESET_I(9);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__r_last_grant_id = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__r_last_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__r_pending_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__r_pending_client = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_requests_gated = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_requests_masked = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_requests_unmasked = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_any_requests = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_any_masked_requests = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_curr_mask_decode = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_winner = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_winner_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_ack_received = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_can_grant = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_other_requests = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_should_grant = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_next_grant = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_next_grant_id = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__w_next_grant_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT____Vlvbound_h227d557b__0 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__u_priority_encoder__DOT__requests_masked = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__u_priority_encoder__DOT__requests_unmasked = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__u_priority_encoder__DOT__any_masked_requests = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__u_priority_encoder__DOT__winner = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__u_priority_encoder__DOT__winner_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__u_priority_encoder__DOT__w_priority_requests = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__u_priority_encoder__DOT__gen_pe_generic__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desc_r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desceng_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desceng_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__desceng_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__sched_mon_packet = VL_RAND_RESET_Q(64);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_packet_in[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT____Vcellout__u_monbus_aggregator__monbus_ready_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_valid_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_safe_to_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_fifos_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_no_active_operations = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_data);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_operation_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_resp = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_saved_next_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_our_axi_response = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_axi_response_ok = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_idle_prev = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_channel_idle_falling = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_fetch_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_xfer_data = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_next_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(272, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_loaded = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_timeout_counter = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_read_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_write_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_rd_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_wr_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desc_r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__desceng_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__sched_mon_packet = VL_RAND_RESET_Q(64);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_packet_in[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT____Vcellout__u_monbus_aggregator__monbus_ready_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_valid_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_safe_to_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_fifos_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_no_active_operations = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_data);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_operation_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_resp = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_saved_next_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_our_axi_response = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_axi_response_ok = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_idle_prev = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_channel_idle_falling = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_fetch_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_xfer_data = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_next_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(272, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_loaded = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_timeout_counter = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_read_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_write_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_rd_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_wr_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desc_r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__desceng_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__sched_mon_packet = VL_RAND_RESET_Q(64);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_packet_in[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT____Vcellout__u_monbus_aggregator__monbus_ready_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_valid_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_safe_to_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_fifos_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_no_active_operations = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_data);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_operation_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_resp = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_saved_next_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_our_axi_response = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_axi_response_ok = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_idle_prev = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_channel_idle_falling = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_fetch_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_xfer_data = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_next_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(272, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_loaded = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_timeout_counter = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_read_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_write_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_rd_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_wr_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desc_r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__desceng_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__sched_mon_packet = VL_RAND_RESET_Q(64);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_packet_in[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT____Vcellout__u_monbus_aggregator__monbus_ready_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_valid_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_safe_to_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_fifos_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_no_active_operations = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_data);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_operation_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_resp = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_saved_next_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_our_axi_response = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_axi_response_ok = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_idle_prev = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_channel_idle_falling = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_fetch_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_xfer_data = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_next_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(272, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_loaded = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_timeout_counter = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_read_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_write_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_rd_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_wr_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desc_r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__desceng_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__sched_mon_packet = VL_RAND_RESET_Q(64);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_packet_in[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT____Vcellout__u_monbus_aggregator__monbus_ready_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_valid_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_safe_to_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_fifos_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_no_active_operations = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_data);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_operation_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_resp = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_saved_next_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_our_axi_response = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_axi_response_ok = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_idle_prev = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_channel_idle_falling = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_fetch_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_xfer_data = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_next_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(272, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_loaded = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_timeout_counter = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_read_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_write_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_rd_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_wr_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desc_r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__desceng_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__sched_mon_packet = VL_RAND_RESET_Q(64);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_packet_in[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT____Vcellout__u_monbus_aggregator__monbus_ready_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_valid_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_safe_to_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_fifos_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_no_active_operations = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_data);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_operation_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_resp = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_saved_next_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_our_axi_response = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_axi_response_ok = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_idle_prev = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_channel_idle_falling = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_fetch_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_xfer_data = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_next_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(272, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_loaded = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_timeout_counter = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_read_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_write_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_rd_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_wr_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desc_r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__desceng_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__sched_mon_packet = VL_RAND_RESET_Q(64);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_packet_in[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT____Vcellout__u_monbus_aggregator__monbus_ready_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_valid_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_safe_to_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_fifos_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_no_active_operations = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_data);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_operation_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_resp = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_saved_next_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_our_axi_response = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_axi_response_ok = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_idle_prev = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_channel_idle_falling = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_fetch_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_xfer_data = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_next_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(272, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_loaded = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_timeout_counter = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_read_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_write_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_rd_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_wr_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_sched_err_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_sched_compl_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_sched_perf_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_prefetch = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_fifo_thresh = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__cfg_desceng_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desc_r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_to_sched_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__desceng_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__sched_mon_packet = VL_RAND_RESET_Q(64);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_packet_in[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT____Vcellout__u_monbus_aggregator__monbus_ready_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT____Vcellinp__u_monbus_aggregator__monbus_valid_in[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__apb_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__channel_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_size = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_burst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_lock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_cache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_prot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_qos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ar_region = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_resp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_prefetch_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_fifo_threshold = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr0_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_base = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_addr1_limit = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__descriptor_engine_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_current_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_state = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_safe_to_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_fifos_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_no_active_operations = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_in = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_valid_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_ready_out = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_skid_dout = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_addr_fifo_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_wr_data);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_fifo_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_operation_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_axi_read_resp = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_saved_next_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_chain_condition = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_should_chain = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eos = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eol = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_eod = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_desc_type = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_addr_range_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_our_axi_response = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_axi_response_ok = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_channel_idle_prev = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_apb_addr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_next_addr_extended = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__w_channel_idle_falling = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__rd_data = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__zeros = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__wr_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_rd_data = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_rd_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        VL_RAND_RESET_W(261, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem[__Vi0]);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_channel_reset = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_cycles = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__cfg_sched_timeout_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__scheduler_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_packet);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_beats_done = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_rd_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_wr_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__sched_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_last = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_gen_irq = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_next_descriptor_ptr = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_length = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_pkt_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_current_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_next_state = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_idle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_fetch_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_xfer_data = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_next_desc = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_state_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_channel_reset_active = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(272, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_loaded = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_timeout_counter = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_timeout_expired = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_error_sticky = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_descriptor_error = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_mon_packet = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_read_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_write_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_transfer_complete = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_rd_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__w_sched_wr_completing_this_cycle = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__cfg_axi_rd_xfer_beats = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__sched_rd_valid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__sched_rd_addr);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__sched_rd_beats);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__sched_rd_done_strobe = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__sched_rd_beats_done);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__axi_rd_alloc_req = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__axi_rd_alloc_size = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__axi_rd_alloc_id = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__axi_rd_alloc_space_free);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__axi_rd_sram_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__axi_rd_sram_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__axi_rd_sram_id = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__axi_rd_sram_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_rready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_rdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__m_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__sched_rd_error = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__dbg_rd_all_complete = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__dbg_r_beats_rcvd = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__dbg_sram_writes = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__dbg_arb_request = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_outstanding_limit = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_outstanding_count = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_all_complete = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_all_complete_prev = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_space_ok = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_below_outstanding_limit = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_request = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_transfer_size = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_grant_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_grant = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_grant_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__w_arb_grant_ack = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_alloc_req = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_alloc_size = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_alloc_id = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_done_strobe = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_beats_done);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_rd_error = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_r_beats_rcvd = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_sram_writes = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_pipeline_tracking__DOT__w_incr = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_pipeline_tracking__DOT__w_decr = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_pipeline_tracking__DOT__unnamedblk2__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_pipeline_tracking__DOT__unnamedblk3__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_pipeline_tracking__DOT__unnamedblk4__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__unnamedblk5__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__unnamedblk6__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__unnamedblk7__DOT__ch_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__block_arb = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__request = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant_ack = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__last_grant = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_mask_decode[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_win_mask_decode[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__r_last_grant_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__r_last_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__r_pending_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__r_pending_client = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_requests_gated = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_requests_masked = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_requests_unmasked = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_any_requests = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_any_masked_requests = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_curr_mask_decode = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_winner = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_winner_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_ack_received = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_can_grant = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_other_requests = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_should_grant = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__requests_masked = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__requests_unmasked = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__any_masked_requests = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__winner = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__winner_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__w_priority_requests = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__cfg_axi_wr_xfer_beats = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__sched_wr_valid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__sched_wr_ready = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__sched_wr_addr);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__sched_wr_beats);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__sched_wr_burst_len = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__sched_wr_done_strobe = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__sched_wr_beats_done);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__axi_wr_drain_req = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__axi_wr_drain_size = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__axi_wr_drain_data_avail);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__axi_wr_sram_valid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__axi_wr_sram_drain = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__axi_wr_sram_id = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__axi_wr_sram_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_awid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_awaddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_awlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_awsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_awburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_awvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_awready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_wdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_wstrb = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_wlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_wuser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_wvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_wready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_bid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_bresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_bvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__m_axi_bready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__sched_wr_error = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__dbg_wr_all_complete = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__dbg_aw_transactions = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__dbg_w_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_outstanding_limit = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_outstanding_count = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_all_complete = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_beats_written);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_has_data = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_data_ok = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_no_outstanding = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_arb_request = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_transfer_size = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_final_burst = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_arb_grant_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_arb_grant = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_arb_grant_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_arb_grant_ack = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_aw_len = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_aw_channel_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_aw_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_drain_req = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_drain_size = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_sched_ready = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_w_beats_remaining = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_w_channel_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_w_active = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_phase_txn_fifo_wr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_phase_txn_fifo_rd = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_phase_txn_fifo_din = VL_RAND_RESET_I(11);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_phase_txn_fifo_dout = VL_RAND_RESET_I(11);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_phase_txn_fifo_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_phase_txn_fifo_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_phase_txn_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_phase_txn_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__w_phase_fifo_pop = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__b_phase_txn_fifo_wr = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__b_phase_txn_fifo_rd = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(72, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__b_phase_txn_fifo_din);
    VL_RAND_RESET_W(72, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__b_phase_txn_fifo_dout);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__b_phase_txn_fifo_empty = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__b_phase_txn_fifo_full = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_done_strobe = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(256, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_beats_done);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_wr_error = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_aw_transactions = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_w_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_pipeline_tracking__DOT__w_incr = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_pipeline_tracking__DOT__w_decr = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_pipeline_tracking__DOT__unnamedblk2__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_pipeline_tracking__DOT__unnamedblk3__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_pipeline_tracking__DOT__unnamedblk4__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__unnamedblk5__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__unnamedblk6__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__unnamedblk7__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__unnamedblk8__DOT__ch_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__unnamedblk9__DOT__ch_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__unnamedblk9__DOT__new_beats = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__unnamedblk10__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__b_phase_txn_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__b_phase_txn_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__b_phase_txn_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__b_phase_txn_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__b_phase_txn_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__b_phase_txn_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__b_phase_txn_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__b_phase_txn_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__b_phase_txn_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__b_phase_txn_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__b_phase_txn_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__b_phase_txn_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__b_phase_txn_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__b_phase_txn_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__b_phase_txn_fifo_wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__b_phase_txn_fifo_rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__unnamedblk11__DOT__ch_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT____Vlvbound_hb36461c1__0 = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT____Vlvbound_h7328fac7__0 = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__wr_data = VL_RAND_RESET_I(11);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__count = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__rd_data = VL_RAND_RESET_I(11);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(6);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(6);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__w_rd_data = VL_RAND_RESET_I(11);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_I(11);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(6);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(6);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(7);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__block_arb = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__request = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant_ack = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__last_grant = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_mask_decode[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_win_mask_decode[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__r_last_grant_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__r_last_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__r_pending_ack = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__r_pending_client = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_requests_gated = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_requests_masked = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_requests_unmasked = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_any_requests = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_any_masked_requests = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_curr_mask_decode = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_winner = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_winner_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_ack_received = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_can_grant = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_other_requests = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_should_grant = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant_id = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__w_next_grant_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__requests_masked = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__requests_unmasked = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__any_masked_requests = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__winner = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__winner_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__w_priority_requests = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__wr_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_I(9);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__wr_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_I(9);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__wr_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_I(9);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__wr_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_I(9);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__wr_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_I(9);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__wr_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_I(9);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__wr_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_I(9);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__wr_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__w_rd_data = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_I(9);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(5);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_rd_alloc_req = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_rd_alloc_size = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_rd_alloc_id = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_rd_alloc_space_free);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_rd_sram_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_rd_sram_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_rd_sram_id = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_rd_sram_data);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_wr_drain_data_avail);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_wr_drain_req = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_wr_drain_size = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_wr_sram_valid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_wr_sram_drain = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_wr_sram_id = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_wr_sram_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__dbg_bridge_pending = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__dbg_bridge_out_valid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_rd_sram_valid_decoded = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_rd_sram_ready_per_channel = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_wr_sram_drain_decoded = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(4096, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_wr_sram_data_per_channel);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__axi_rd_alloc_req_decoded = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__channel_idle = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__cfg_enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__cfg_mode = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__cfg_clear = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__perf_fifo_rd = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__perf_fifo_data_low = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__perf_fifo_data_high = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__perf_fifo_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__perf_fifo_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__perf_fifo_count = VL_RAND_RESET_I(16);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_timestamp_counter = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_idle_prev = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_idle_rising = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_idle_falling = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_channel_active = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_wr = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_wr_data = VL_RAND_RESET_Q(36);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_wr_ready_internal = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_full_internal = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_rd_valid_internal = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_rd_data = VL_RAND_RESET_Q(36);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_fifo_data_latched = VL_RAND_RESET_Q(36);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_fifo_count_internal = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_active_channel = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_channel_event = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__w_elapsed_time = VL_RAND_RESET_I(32);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT____Vcellinp__u_perf_fifo__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk2__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__wr_data = VL_RAND_RESET_Q(36);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__count = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__rd_data = VL_RAND_RESET_Q(36);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__r_wr_addr = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__r_rd_addr = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__r_wr_ptr_bin = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__r_rd_ptr_bin = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_wr_ptr_bin_next = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_rd_ptr_bin_next = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__r_wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__r_wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__r_rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__r_rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_rd_data = VL_RAND_RESET_Q(36);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_write = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__w_read = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__gen_auto__DOT__mem[__Vi0] = VL_RAND_RESET_Q(36);
    }
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__read_pointer_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__read_pointer_inst__DOT__rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__read_pointer_inst__DOT__enable = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__read_pointer_inst__DOT__counter_bin_next = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__read_pointer_inst__DOT__w_max_val = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__wr_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__wr_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__rd_clk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__rd_rst_n = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__count = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__wr_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__wr_almost_full = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__rd_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__w_count = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__r_count = VL_RAND_RESET_I(9);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_arlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_arcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_arqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_arregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_aruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_rdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_ruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__fub_axi_rready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_arid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_araddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_arlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_arsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_arburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_arlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_arcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_arprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_arqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_arregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_aruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_rid = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_rdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_ruser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__m_axi_rready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__busy = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__int_ar_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__int_ar_pkt);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__int_skid_arvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__int_skid_arready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__int_r_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(526, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__int_r_pkt);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__int_skid_rvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__int_skid_rready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT____Vcellinp__ar_channel__wr_data);
    VL_RAND_RESET_W(526, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT____Vcellinp__r_channel__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__rd_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__rd_data);
    VL_RAND_RESET_W(208, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__zeros[0] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__zeros[1] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__zeros[2] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__zeros[3] = 0U;
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT____Vlvbound_h2f4801b1__0);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT____Vlvbound_he5f8ef20__0);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(526, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__rd_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(526, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__rd_data);
    VL_RAND_RESET_W(2104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[0] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[1] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[2] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[3] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[4] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[5] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[6] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[7] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[8] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[9] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[10] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[11] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[12] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[13] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[14] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[15] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__zeros[16] = 0U;
    VL_RAND_RESET_W(526, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT____Vlvbound_h7ed8b6b8__0);
    VL_RAND_RESET_W(526, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT____Vlvbound_hdcbc07f7__0);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_awid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_awaddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_awlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_awsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_awburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_awlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_awcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_awprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_awqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_awregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_awuser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_awvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_awready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_wdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_wstrb = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_wlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_wuser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_wvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_wready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_bid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_bresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_buser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_bvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__fub_axi_bready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_awid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_awaddr = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_awlen = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_awsize = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_awburst = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_awlock = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_awcache = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_awprot = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_awqos = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_awregion = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_awuser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_awvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_awready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_wdata);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_wstrb = VL_RAND_RESET_Q(64);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_wlast = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_wuser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_wvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_wready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_bid = VL_RAND_RESET_I(8);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_bresp = VL_RAND_RESET_I(2);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_buser = VL_RAND_RESET_I(3);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_bvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__m_axi_bready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__busy = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__int_aw_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__int_aw_pkt);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__int_skid_awvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__int_skid_awready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__int_w_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(580, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__int_w_pkt);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__int_skid_wvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__int_skid_wready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__int_b_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__int_b_pkt = VL_RAND_RESET_I(13);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__int_skid_bvalid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__int_skid_bready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT____Vcellinp__aw_channel__wr_data);
    VL_RAND_RESET_W(580, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT____Vcellinp__w_channel__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT____Vcellinp__b_channel__wr_data = VL_RAND_RESET_I(13);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__rd_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__rd_data);
    VL_RAND_RESET_W(208, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__zeros[0] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__zeros[1] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__zeros[2] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__zeros[3] = 0U;
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT____Vlvbound_h2f4801b1__0);
    VL_RAND_RESET_W(104, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT____Vlvbound_he5f8ef20__0);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__wr_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(580, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__wr_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__rd_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(580, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__rd_data);
    VL_RAND_RESET_W(2320, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__r_data);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[0] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[1] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[2] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[3] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[4] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[5] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[6] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[7] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[8] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[9] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[10] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[11] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[12] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[13] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[14] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[15] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[16] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[17] = 0U;
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__zeros[18] = 0U;
    VL_RAND_RESET_W(580, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT____Vlvbound_h090ec8b7__0);
    VL_RAND_RESET_W(580, vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT____Vlvbound_h9a3ba7d4__0);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__axi_aclk = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__axi_aresetn = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__wr_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__wr_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__wr_data = VL_RAND_RESET_I(13);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__rd_valid = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__rd_ready = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__rd_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__rd_data = VL_RAND_RESET_I(13);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__r_data = VL_RAND_RESET_I(26);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__w_wr_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__w_rd_xfer = VL_RAND_RESET_I(1);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__zeros = VL_RAND_RESET_I(13);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT____Vlvbound_hd8e12442__0 = VL_RAND_RESET_I(13);
    vlSelf->stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT____Vlvbound_hd47cb4c6__0 = VL_RAND_RESET_I(13);
    vlSelf->__Vfunc_get_event_data__4__Vfuncout = VL_RAND_RESET_Q(35);
    vlSelf->__Vfunc_get_event_data__4__pkt = VL_RAND_RESET_Q(64);
    vlSelf->__Vfunc_stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__pad_address__5__Vfuncout = VL_RAND_RESET_Q(38);
    vlSelf->__Vfunc_stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__pad_address__5__addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vfunc_stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__pad_address__6__Vfuncout = VL_RAND_RESET_Q(38);
    vlSelf->__Vfunc_stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__pad_address__6__addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vfunc_stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__pad_address__7__Vfuncout = VL_RAND_RESET_Q(38);
    vlSelf->__Vfunc_stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__pad_address__7__addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__r_apb_state = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(104, vlSelf->__Vdly__stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(66, vlSelf->__Vdly__stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__grant_valid = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__grant = VL_RAND_RESET_I(8);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__grant_id = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(204, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(1072, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v0);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v1);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v2);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v3);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v4);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v5);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v6);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v7);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v8);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v9);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v10);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v11);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v12);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v13);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v14);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v15);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_active_count = VL_RAND_RESET_I(8);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v0 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v1 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v2 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v3 = VL_RAND_RESET_I(8);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v3 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v4 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v4 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v5 = VL_RAND_RESET_I(8);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v5 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v6 = VL_RAND_RESET_I(3);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v6 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v7 = VL_RAND_RESET_I(2);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v7 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v8 = VL_RAND_RESET_I(1);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v8 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v9 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v10 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v11 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v12 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v13 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v14 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v15 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v16 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v17 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v17 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v18 = VL_RAND_RESET_I(8);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v18 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v19 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v20 = VL_RAND_RESET_I(6);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v20 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v21 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v22 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v23 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v24 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v24 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v73 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v74 = VL_RAND_RESET_I(8);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v74 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v75 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v76 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v77 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v78 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v78 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v79 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v80 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v80 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v81 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v82 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v83 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v84 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v85 = VL_RAND_RESET_I(8);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v85 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v86 = VL_RAND_RESET_I(6);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v86 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v87 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v88 = VL_RAND_RESET_I(1);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v88 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v89 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v90 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v90 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v91 = VL_RAND_RESET_I(4);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__o_counter = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v0);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_timeout_detected = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v1);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v2);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v3);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v4);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v5);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v6);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v7);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v8);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v9);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v10);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v11);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v12);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v13);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v14);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v15);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v16 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v19 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v22 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v25 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v28 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v31 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v34 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v37 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v40 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v43 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v46 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v49 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v52 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v55 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v58 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v61 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v64 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v67 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v70 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v73 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v76 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v79 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v82 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v85 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v88 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v91 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v94 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v97 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v100 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v103 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v106 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v109 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v0);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v1);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v2);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v3);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v4);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v5);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v6);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v7);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v8);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v9);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v10);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v11);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v12);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v13);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v14);
    VL_RAND_RESET_W(281, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v15);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__monbus_valid = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_count = VL_RAND_RESET_I(16);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_perf_error_count = VL_RAND_RESET_I(16);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_perf_completed_count = VL_RAND_RESET_I(16);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_Q(52);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__grant_valid = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__grant = VL_RAND_RESET_I(9);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__grant_id = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__r_apb_ip = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(261, vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_src_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_dst_addr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_read_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__r_write_beats_remaining = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_outstanding_count = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__r_all_complete = VL_RAND_RESET_I(8);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant_valid = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant = VL_RAND_RESET_I(8);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant_id = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_outstanding_count = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(256, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__r_beats_written);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(11);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(6);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant_valid = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant = VL_RAND_RESET_I(8);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__grant_id = VL_RAND_RESET_I(3);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(9);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(9);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(9);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(9);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(9);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(9);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(9);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(4);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(9);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(4);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_timestamp_counter = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v1 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v4 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v7 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v10 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v13 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v16 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v19 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v22 = VL_RAND_RESET_I(32);
    vlSelf->__VdlyVal__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_Q(36);
    vlSelf->__VdlyDim0__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__gen_auto__DOT__mem__v0 = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(208, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(2104, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(208, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(2320, vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__r_data);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__r_data = VL_RAND_RESET_I(26);
    vlSelf->__Vdly__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__r_data_count = VL_RAND_RESET_I(4);
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev__v16 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v22 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v25 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v26 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v27 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v28 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v29 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v30 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v31 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v32 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v33 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v34 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v35 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v36 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v37 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v38 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v39 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v40 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v41 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v42 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v43 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v44 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v45 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v46 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v47 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v48 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v49 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v50 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v51 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v52 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v53 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v54 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v55 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v56 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v57 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v73 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v76 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v77 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v79 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v81 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table__v82 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v1 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v2 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v3 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v4 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v5 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v6 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v7 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v8 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v9 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v10 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v11 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v12 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v13 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v14 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v15 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v16 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v17 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v18 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v19 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v20 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v21 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v22 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v23 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v24 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v25 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v26 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v27 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v28 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v29 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v30 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v31 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v32 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v33 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v34 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v35 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v36 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v37 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v38 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v39 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v40 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v41 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v42 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v43 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v44 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v45 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v46 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v47 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v48 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v49 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v50 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v51 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v52 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v53 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v54 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v55 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v56 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v57 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v58 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v59 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v60 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v61 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v62 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v63 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v64 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v65 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v66 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v67 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v68 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v69 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v70 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v71 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v72 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v73 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v74 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v75 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v76 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v77 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v78 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v79 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v80 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v81 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v82 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v83 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v84 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v85 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v86 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v87 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v88 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v89 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v90 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v91 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v92 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v93 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v94 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v95 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v96 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v97 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v98 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v99 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v100 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v101 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v102 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v103 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v104 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v105 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v106 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v107 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v108 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v109 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v110 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v111 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v112 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local__v113 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local__v16 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v0 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v1 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v2 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v3 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v4 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v5 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v6 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v7 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v8 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v9 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v10 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v11 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v12 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v13 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v14 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v15 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v16 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v17 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v18 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v19 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v20 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v21 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v22 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__r_start_time__v23 = 0;
    vlSelf->__VdlySet__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__gen_auto__DOT__mem__v0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__aclk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__aresetn__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT____Vcellinp__u_perf_fifo__axi_aresetn__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__0__KET____DOT__u_channel_unit__clk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__0__KET____DOT__u_channel_unit__rst_n__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__1__KET____DOT__u_channel_unit__clk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__1__KET____DOT__u_channel_unit__rst_n__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__2__KET____DOT__u_channel_unit__clk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__2__KET____DOT__u_channel_unit__rst_n__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__3__KET____DOT__u_channel_unit__clk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__3__KET____DOT__u_channel_unit__rst_n__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__4__KET____DOT__u_channel_unit__clk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__4__KET____DOT__u_channel_unit__rst_n__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__5__KET____DOT__u_channel_unit__clk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__5__KET____DOT__u_channel_unit__rst_n__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__6__KET____DOT__u_channel_unit__clk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__6__KET____DOT__u_channel_unit__rst_n__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__7__KET____DOT__u_channel_unit__clk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__gen_channel_units__BRA__7__KET____DOT__u_channel_unit__rst_n__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_monbus_aggregator__axi_aclk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_monbus_aggregator__axi_aclk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_monbus_aggregator__axi_aclk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_monbus_aggregator__axi_aclk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_monbus_aggregator__axi_aclk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_monbus_aggregator__axi_aclk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_monbus_aggregator__axi_aclk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_monbus_aggregator__axi_aclk__0 = VL_RAND_RESET_I(1);
}
