{"Source Block": ["zipcpu/rtl/core/memops.v@123:149@HdlStmProcess", "\tassign\tgbl_stb = (i_stb)&&((WITH_LOCAL_BUS==0)||(i_addr[31:24]!=8'hff))\n\t\t\t\t&&(!misaligned);\n\n\tinitial\tr_wb_cyc_gbl = 1'b0;\n\tinitial\tr_wb_cyc_lcl = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (i_reset)\n\t\tbegin\n\t\t\tr_wb_cyc_gbl <= 1'b0;\n\t\t\tr_wb_cyc_lcl <= 1'b0;\n\t\tend else if ((r_wb_cyc_gbl)||(r_wb_cyc_lcl))\n\t\tbegin\n\t\t\tif ((i_wb_ack)||(i_wb_err))\n\t\t\tbegin\n\t\t\t\tr_wb_cyc_gbl <= 1'b0;\n\t\t\t\tr_wb_cyc_lcl <= 1'b0;\n\t\t\tend\n\t\tend else if (i_stb) // New memory operation\n\t\tbegin // Grab the wishbone\n\t\t\tr_wb_cyc_lcl <= lcl_stb;\n\t\t\tr_wb_cyc_gbl <= gbl_stb;\n\t\tend\n\tinitial\to_wb_stb_gbl = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((i_reset)||((i_wb_err)&&(r_wb_cyc_gbl)))\n\t\t\to_wb_stb_gbl <= 1'b0;\n\t\telse if (o_wb_cyc_gbl)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[140, "\t\tend else if (i_stb) // New memory operation\n"], [141, "\t\tbegin // Grab the wishbone\n"], [142, "\t\t\tr_wb_cyc_lcl <= lcl_stb;\n"], [143, "\t\t\tr_wb_cyc_gbl <= gbl_stb;\n"]], "Add": [[143, "\t\tend else begin // New memory operation\n"], [143, "\t\t\tr_wb_cyc_lcl <= (lcl_stb)&&(!misaligned);\n"], [143, "\t\t\tr_wb_cyc_gbl <= (gbl_stb)&&(!misaligned);\n"]]}}