{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 18:54:29 2014 " "Info: Processing started: Tue Oct 21 18:54:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogMultiplier -c LogMultiplier " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LogMultiplier -c LogMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logmultiplier.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file logmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogMultiplier " "Info: Found entity 1: LogMultiplier" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 conversion " "Info: Found entity 2: conversion" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 convert_log " "Info: Found entity 3: convert_log" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 convert_loginv " "Info: Found entity 4: convert_loginv" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 96 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 log_add " "Info: Found entity 5: log_add" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 168 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LogMultiplier.v(173) " "Critical Warning (10846): Verilog HDL Instantiation warning at LogMultiplier.v(173): instance has no name" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 173 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LogMultiplier.v(174) " "Critical Warning (10846): Verilog HDL Instantiation warning at LogMultiplier.v(174): instance has no name" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 174 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LogMultiplier.v(177) " "Critical Warning (10846): Verilog HDL Instantiation warning at LogMultiplier.v(177): instance has no name" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 177 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LogMultiplier.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at LogMultiplier.v(7): instance has no name" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LogMultiplier.v(21) " "Critical Warning (10846): Verilog HDL Instantiation warning at LogMultiplier.v(21): instance has no name" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LogMultiplier.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at LogMultiplier.v(22): instance has no name" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogMultiplier " "Info: Elaborating entity \"LogMultiplier\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_add log_add:comb_3 " "Info: Elaborating entity \"log_add\" for hierarchy \"log_add:comb_3\"" {  } { { "LogMultiplier.v" "comb_3" { Text "U:/ECE450/Lab4/LogMultiplier.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c0 LogMultiplier.v(175) " "Warning (10036): Verilog HDL or VHDL warning at LogMultiplier.v(175): object \"c0\" assigned a value but never read" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_log log_add:comb_3\|convert_log:comb_3 " "Info: Elaborating entity \"convert_log\" for hierarchy \"log_add:comb_3\|convert_log:comb_3\"" {  } { { "LogMultiplier.v" "comb_3" { Text "U:/ECE450/Lab4/LogMultiplier.v" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_loginv log_add:comb_3\|convert_loginv:comb_7 " "Info: Elaborating entity \"convert_loginv\" for hierarchy \"log_add:comb_3\|convert_loginv:comb_7\"" {  } { { "LogMultiplier.v" "comb_7" { Text "U:/ECE450/Lab4/LogMultiplier.v" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LogMultiplier.v(157) " "Warning (10230): Verilog HDL assignment warning at LogMultiplier.v(157): truncated value with size 32 to match size of target (9)" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LogMultiplier.v(158) " "Warning (10230): Verilog HDL assignment warning at LogMultiplier.v(158): truncated value with size 32 to match size of target (9)" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LogMultiplier.v(159) " "Warning (10230): Verilog HDL assignment warning at LogMultiplier.v(159): truncated value with size 32 to match size of target (9)" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LogMultiplier.v(160) " "Warning (10230): Verilog HDL assignment warning at LogMultiplier.v(160): truncated value with size 32 to match size of target (9)" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LogMultiplier.v(161) " "Warning (10230): Verilog HDL assignment warning at LogMultiplier.v(161): truncated value with size 32 to match size of target (9)" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LogMultiplier.v(162) " "Warning (10230): Verilog HDL assignment warning at LogMultiplier.v(162): truncated value with size 32 to match size of target (9)" {  } { { "LogMultiplier.v" "" { Text "U:/ECE450/Lab4/LogMultiplier.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversion conversion:comb_13 " "Info: Elaborating entity \"conversion\" for hierarchy \"conversion:comb_13\"" {  } { { "LogMultiplier.v" "comb_13" { Text "U:/ECE450/Lab4/LogMultiplier.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "log_add:comb_3\|convert_loginv:comb_7\|Ram0 " "Info: RAM logic \"log_add:comb_3\|convert_loginv:comb_7\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "LogMultiplier.v" "Ram0" { Text "U:/ECE450/Lab4/LogMultiplier.v" 101 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Info: Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Info: Implemented 23 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Info: Implemented 80 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 18:54:31 2014 " "Info: Processing ended: Tue Oct 21 18:54:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
