library verilog;
use verilog.vl_types.all;
entity priority_encoder_16 is
    port(
        iCLOCK          : in     vl_logic;
        inRESET         : in     vl_logic;
        iRESTART        : in     vl_logic;
        iSOURCE_VALID0  : in     vl_logic;
        iSOURCE_VALID1  : in     vl_logic;
        iSOURCE_VALID2  : in     vl_logic;
        iSOURCE_VALID3  : in     vl_logic;
        iSOURCE_VALID4  : in     vl_logic;
        iSOURCE_VALID5  : in     vl_logic;
        iSOURCE_VALID6  : in     vl_logic;
        iSOURCE_VALID7  : in     vl_logic;
        iSOURCE_VALID8  : in     vl_logic;
        iSOURCE_VALID9  : in     vl_logic;
        iSOURCE_VALID10 : in     vl_logic;
        iSOURCE_VALID11 : in     vl_logic;
        iSOURCE_VALID12 : in     vl_logic;
        iSOURCE_VALID13 : in     vl_logic;
        iSOURCE_VALID14 : in     vl_logic;
        iSOURCE_VALID15 : in     vl_logic;
        oSELECT_VALID   : out    vl_logic;
        oSELECT_NUM     : out    vl_logic_vector(3 downto 0)
    );
end priority_encoder_16;
