\relax 
\providecommand\hyper@newdestlabel[2]{}
\citation{Yates13}
\@writefile{toc}{\contentsline {chapter}{\numberline {4}Proposed Architecture}{19}{chapter.4}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\newlabel{chap:propSol}{{4}{19}{Proposed Architecture}{chapter.4}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.1}Constituent Modules}{19}{section.4.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.1}Finite-precision representation system}{19}{subsection.4.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.1.1.1}Precision bitwidth}{19}{subsubsection.4.1.1.1}}
\newlabel{sec:precbit}{{4.1.1.1}{19}{Precision bitwidth}{subsubsection.4.1.1.1}{}}
\newlabel{eq:maxpos}{{4.1}{19}{Precision bitwidth}{equation.4.1.1}{}}
\newlabel{eq:minneg}{{4.2}{19}{Precision bitwidth}{equation.4.1.2}{}}
\newlabel{eq:rangeQ611}{{4.3}{20}{Precision bitwidth}{equation.4.1.3}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.1.1.2}Conversion between real and fixed-point}{20}{subsubsection.4.1.1.2}}
\newlabel{sec:convrulesfp}{{4.1.1.2}{20}{Conversion between real and fixed-point}{subsubsection.4.1.1.2}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.1.1.3}Fixed-point arithmetic rules}{20}{subsubsection.4.1.1.3}}
\newlabel{sec:arithrulesfp}{{4.1.1.3}{20}{Fixed-point arithmetic rules}{subsubsection.4.1.1.3}{}}
\citation{Muller05}
\citation{Muller05}
\newlabel{eq:multfp}{{4.4}{21}{Fixed-point arithmetic rules}{equation.4.1.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.2}Activation Function Calculator}{21}{subsection.4.1.2}}
\newlabel{sec:nonlincalc}{{4.1.2}{21}{Activation Function Calculator}{subsection.4.1.2}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.1.2.1}Theoretical considerations on the approximation method}{21}{subsubsection.4.1.2.1}}
\newlabel{eq:remezline}{{4.5}{22}{Theoretical considerations on the approximation method}{equation.4.1.5}{}}
\newlabel{eq:coefs_sigm}{{4.7}{23}{Theoretical considerations on the approximation method}{equation.4.1.7}{}}
\newlabel{eq:coefs_tanh}{{4.8}{23}{Theoretical considerations on the approximation method}{equation.4.1.8}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.1.2.2}Hardware Implementation}{23}{subsubsection.4.1.2.2}}
\newlabel{eq:factorPol}{{4.9}{23}{Hardware Implementation}{equation.4.1.9}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.1}{\ignorespaces Block Diagram of the Activation Function Calculator}}{24}{figure.caption.12}}
\newlabel{fig:nonlin}{{4.1}{24}{Block Diagram of the Activation Function Calculator}{figure.caption.12}{}}
\newlabel{fig:nonlin-out-sig}{{4.2a}{25}{Plot of the output of the Sigmoid Calculator HDL module}{figure.caption.13}{}}
\newlabel{sub@fig:nonlin-out-sig}{{a}{25}{Plot of the output of the Sigmoid Calculator HDL module}{figure.caption.13}{}}
\newlabel{fig:nonlin-out-tanh}{{4.2b}{25}{Plot of the output of the Hyperbolic Tangent HDL module}{figure.caption.13}{}}
\newlabel{sub@fig:nonlin-out-tanh}{{b}{25}{Plot of the output of the Hyperbolic Tangent HDL module}{figure.caption.13}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.2}{\ignorespaces The output of the HDL implementation of the activation functions}}{25}{figure.caption.13}}
\newlabel{fig:nonlin-out}{{4.2}{25}{The output of the HDL implementation of the activation functions}{figure.caption.13}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.3}Matrix-vector Dot Product Unit}{26}{subsection.4.1.3}}
\newlabel{sec:dotprod_sec}{{4.1.3}{26}{Matrix-vector Dot Product Unit}{subsection.4.1.3}{}}
\@writefile{loa}{\contentsline {algorithm}{\numberline {1}{\ignorespaces Matrix-vector multiplication of a matrix\relax }}{26}{algorithm.1}}
\newlabel{matvec-alg}{{1}{26}{Matrix-vector multiplication of a matrix\relax }{algorithm.1}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.3}{\ignorespaces A column of the matrix that serves as input to the module}}{27}{figure.caption.14}}
\newlabel{fig:mem-arrayprod}{{4.3}{27}{A column of the matrix that serves as input to the module}{figure.caption.14}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.4}Dual-port weight RAM}{27}{subsection.4.1.4}}
\citation{Greff15}
\@writefile{lof}{\contentsline {figure}{\numberline {4.4}{\ignorespaces The $i$-th row multiplication unit of the Module}}{28}{figure.caption.15}}
\newlabel{fig:array-prod}{{4.4}{28}{The $i$-th row multiplication unit of the Module}{figure.caption.15}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.5}Gate Module}{28}{subsection.4.1.5}}
\newlabel{sec:gatemod}{{4.1.5}{28}{Gate Module}{subsection.4.1.5}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.5}{\ignorespaces Diagram of the hardware block that implements the Gate}}{29}{figure.caption.16}}
\newlabel{fig:gate}{{4.5}{29}{Diagram of the hardware block that implements the Gate}{figure.caption.16}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.2}Hardware LSTM Network -- Forward Propagation}{29}{section.4.2}}
\newlabel{sec:hLSTM-fp}{{4.2}{29}{Hardware LSTM Network -- Forward Propagation}{section.4.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2.1}Network Structure}{29}{subsection.4.2.1}}
\newlabel{sec:hLSTM-struct}{{4.2.1}{29}{Network Structure}{subsection.4.2.1}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.2.1.1}Fully Parallel}{30}{subsubsection.4.2.1.1}}
\newlabel{sec:struct-fullpar}{{4.2.1.1}{30}{Fully Parallel}{subsubsection.4.2.1.1}{}}
\newlabel{eq:numdsp_network}{{4.10}{30}{Fully Parallel}{equation.4.2.10}{}}
\newlabel{eq:numcc_network}{{4.11}{30}{Fully Parallel}{equation.4.2.11}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.2.1.2}Shared Elementwise Multiplication Block}{30}{subsubsection.4.2.1.2}}
\newlabel{sec:struct-shared}{{4.2.1.2}{30}{Shared Elementwise Multiplication Block}{subsubsection.4.2.1.2}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.6}{\ignorespaces Hardware LSTM Network with full level of parallelism}}{31}{figure.caption.17}}
\newlabel{fig:network}{{4.6}{31}{Hardware LSTM Network with full level of parallelism}{figure.caption.17}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.7}{\ignorespaces Optimised version of~\ref  {fig:network} that shares the elementwise multiplication and the activation function blocks}}{31}{figure.caption.18}}
\newlabel{fig:network-opt}{{4.7}{31}{Optimised version of~\ref {fig:network} that shares the elementwise multiplication and the activation function blocks}{figure.caption.18}{}}
\citation{Tkacik2003}
\citation{Tkacik2003}
\newlabel{eq:numdsp_network-opt}{{4.12}{32}{Shared Elementwise Multiplication Block}{equation.4.2.12}{}}
\newlabel{eq:numcc_network-opt}{{4.13}{32}{Shared Elementwise Multiplication Block}{equation.4.2.13}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.3}Hardware LSTM Network -- SPSA Training}{32}{section.4.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.1}Pseudo-random Number Generator}{32}{subsection.4.3.1}}
\newlabel{sec:randnum-circ}{{4.3.1}{32}{Pseudo-random Number Generator}{subsection.4.3.1}{}}
\citation{Tkacik2003}
\citation{Tkacik2003}
\@writefile{lof}{\contentsline {figure}{\numberline {4.8}{\ignorespaces The 32 bit Pseudo-random Number Generator. Source~\cite  {Tkacik2003}}}{33}{figure.caption.19}}
\newlabel{fig:prng}{{4.8}{33}{The 32 bit Pseudo-random Number Generator. Source~\cite {Tkacik2003}}{figure.caption.19}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.2}Training Algorithm Circuit}{33}{subsection.4.3.2}}
\newlabel{sec:train-circ}{{4.3.2}{33}{Training Algorithm Circuit}{subsection.4.3.2}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.9}{\ignorespaces The output of the implementation of the presented PRNG (right). The LFSR is the left column, and the CA is at the center}}{34}{figure.caption.20}}
\newlabel{fig:prng_out}{{4.9}{34}{The output of the implementation of the presented PRNG (right). The LFSR is the left column, and the CA is at the center}{figure.caption.20}{}}
\citation{Maeda05}
\@writefile{lof}{\contentsline {figure}{\numberline {4.10}{\ignorespaces Proposed Hardware Implementation of SPSA Training}}{36}{figure.caption.21}}
\newlabel{fig:train}{{4.10}{36}{Proposed Hardware Implementation of SPSA Training}{figure.caption.21}{}}
\@setckpt{proposedSol}{
\setcounter{page}{37}
\setcounter{equation}{13}
\setcounter{enumi}{3}
\setcounter{enumii}{0}
\setcounter{enumiii}{0}
\setcounter{enumiv}{0}
\setcounter{footnote}{0}
\setcounter{mpfootnote}{0}
\setcounter{part}{0}
\setcounter{chapter}{4}
\setcounter{section}{3}
\setcounter{subsection}{2}
\setcounter{subsubsection}{0}
\setcounter{paragraph}{0}
\setcounter{subparagraph}{0}
\setcounter{figure}{10}
\setcounter{table}{0}
\setcounter{ContinuedFloat}{0}
\setcounter{subfigure}{0}
\setcounter{subtable}{0}
\setcounter{parentequation}{0}
\setcounter{float@type}{16}
\setcounter{r@tfl@t}{0}
\setcounter{lstnumber}{1}
\setcounter{algorithm}{1}
\setcounter{ALG@line}{5}
\setcounter{ALG@rem}{5}
\setcounter{ALG@nested}{0}
\setcounter{ALG@Lnr}{2}
\setcounter{ALG@blocknr}{10}
\setcounter{ALG@storecount}{0}
\setcounter{ALG@tmpcounter}{0}
\setcounter{linenumber}{0}
\setcounter{LN@truepage}{52}
\setcounter{Item}{6}
\setcounter{Hfootnote}{3}
\setcounter{bookmark@seq@number}{35}
\setcounter{lstlisting}{0}
\setcounter{section@level}{2}
}
