TimeQuest Timing Analyzer report for ad9767_test
Mon Jan 21 13:51:00 2019
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 12. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; ad9767_test                                       ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE15F23C8                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 275.25 MHz ; 238.04 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.394 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.467 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.750 ; 0.000         ;
; clk                                                  ; 9.857 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.394 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.355      ; 2.009      ;
; 2.442 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.355      ; 1.961      ;
; 2.447 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.355      ; 1.956      ;
; 2.462 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.355      ; 1.941      ;
; 2.486 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.355      ; 1.917      ;
; 2.756 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.356      ; 1.648      ;
; 2.778 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.356      ; 1.626      ;
; 2.794 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.356      ; 1.610      ;
; 2.803 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.355      ; 1.600      ;
; 2.907 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.355      ; 1.496      ;
; 3.096 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.356      ; 1.308      ;
; 3.118 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.356      ; 1.286      ;
; 3.121 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.355      ; 1.282      ;
; 3.150 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.356      ; 1.254      ;
; 3.152 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.356      ; 1.252      ;
; 3.152 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.356      ; 1.252      ;
; 3.160 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.355      ; 1.243      ;
; 3.163 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.356      ; 1.241      ;
; 3.169 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.356      ; 1.235      ;
; 3.178 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.355      ; 1.225      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 4.367 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.121     ; 3.428      ;
; 5.519 ; rom_addr[2]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.403      ;
; 5.606 ; rom_addr[1]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.316      ;
; 5.614 ; rom_addr[0]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.308      ;
; 5.630 ; rom_addr[0]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.292      ;
; 5.634 ; rom_addr[1]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.288      ;
; 5.661 ; rom_addr[4]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.261      ;
; 5.665 ; rom_addr[2]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.257      ;
; 5.695 ; rom_addr[2]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.227      ;
; 5.752 ; rom_addr[1]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.170      ;
; 5.759 ; rom_addr[3]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.163      ;
; 5.760 ; rom_addr[0]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.162      ;
; 5.776 ; rom_addr[0]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.146      ;
; 5.776 ; rom_addr[3]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.146      ;
; 5.780 ; rom_addr[1]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.142      ;
; 5.807 ; rom_addr[6]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.115      ;
; 5.807 ; rom_addr[4]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.115      ;
; 5.811 ; rom_addr[2]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.111      ;
; 5.837 ; rom_addr[4]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.085      ;
; 5.841 ; rom_addr[2]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.081      ;
; 5.898 ; rom_addr[1]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.024      ;
; 5.905 ; rom_addr[5]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.017      ;
; 5.905 ; rom_addr[3]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.017      ;
; 5.906 ; rom_addr[0]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.016      ;
; 5.922 ; rom_addr[0]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.000      ;
; 5.922 ; rom_addr[5]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.000      ;
; 5.922 ; rom_addr[3]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.000      ;
; 5.926 ; rom_addr[1]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.996      ;
; 5.953 ; rom_addr[8]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.969      ;
; 5.953 ; rom_addr[6]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.969      ;
; 5.953 ; rom_addr[4]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.969      ;
; 5.957 ; rom_addr[2]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.965      ;
; 5.983 ; rom_addr[6]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.939      ;
; 5.983 ; rom_addr[4]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.939      ;
; 5.987 ; rom_addr[2]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.935      ;
; 6.043 ; rom_addr[7]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.879      ;
; 6.044 ; rom_addr[1]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.878      ;
; 6.051 ; rom_addr[5]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.871      ;
; 6.051 ; rom_addr[3]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.871      ;
; 6.052 ; rom_addr[0]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.870      ;
; 6.068 ; rom_addr[0]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.854      ;
; 6.068 ; rom_addr[5]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.854      ;
; 6.068 ; rom_addr[3]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.854      ;
; 6.071 ; rom_addr[7]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.851      ;
; 6.072 ; rom_addr[1]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.850      ;
; 6.607 ; rom_addr[9]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.315      ;
; 6.627 ; rom_addr[7]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.295      ;
; 6.628 ; rom_addr[1]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.294      ;
; 6.636 ; rom_addr[5]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.286      ;
; 6.636 ; rom_addr[3]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.286      ;
; 6.637 ; rom_addr[0]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.285      ;
; 6.652 ; rom_addr[8]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.270      ;
; 6.652 ; rom_addr[6]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.270      ;
; 6.652 ; rom_addr[4]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.270      ;
; 6.655 ; rom_addr[2]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.267      ;
; 7.064 ; rom_addr[0]                                                                                                 ; rom_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 0.858      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.467 ; rom_addr[0]                                                                                                 ; rom_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.764 ; rom_addr[2]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.055      ;
; 0.766 ; rom_addr[4]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; rom_addr[6]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; rom_addr[8]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; rom_addr[7]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; rom_addr[3]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; rom_addr[5]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.059      ;
; 0.785 ; rom_addr[1]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.076      ;
; 0.785 ; rom_addr[0]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.076      ;
; 0.792 ; rom_addr[9]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.083      ;
; 1.119 ; rom_addr[2]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; rom_addr[6]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; rom_addr[4]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; rom_addr[8]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.411      ;
; 1.127 ; rom_addr[1]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; rom_addr[7]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; rom_addr[0]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; rom_addr[3]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; rom_addr[5]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.420      ;
; 1.136 ; rom_addr[1]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; rom_addr[7]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.428      ;
; 1.137 ; rom_addr[0]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.428      ;
; 1.138 ; rom_addr[5]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; rom_addr[3]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.429      ;
; 1.250 ; rom_addr[2]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; rom_addr[6]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; rom_addr[4]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.542      ;
; 1.259 ; rom_addr[2]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; rom_addr[6]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.551      ;
; 1.260 ; rom_addr[4]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.551      ;
; 1.267 ; rom_addr[1]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.558      ;
; 1.268 ; rom_addr[0]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.559      ;
; 1.269 ; rom_addr[5]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.560      ;
; 1.269 ; rom_addr[3]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.560      ;
; 1.276 ; rom_addr[1]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.567      ;
; 1.277 ; rom_addr[0]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.568      ;
; 1.278 ; rom_addr[5]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.569      ;
; 1.278 ; rom_addr[3]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.569      ;
; 1.390 ; rom_addr[2]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.681      ;
; 1.391 ; rom_addr[4]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.682      ;
; 1.399 ; rom_addr[2]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.690      ;
; 1.400 ; rom_addr[4]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.691      ;
; 1.407 ; rom_addr[1]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.698      ;
; 1.408 ; rom_addr[0]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.699      ;
; 1.409 ; rom_addr[3]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.700      ;
; 1.416 ; rom_addr[1]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.707      ;
; 1.417 ; rom_addr[0]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.708      ;
; 1.418 ; rom_addr[3]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.709      ;
; 1.530 ; rom_addr[2]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.821      ;
; 1.539 ; rom_addr[2]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.830      ;
; 1.547 ; rom_addr[1]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.838      ;
; 1.548 ; rom_addr[0]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.839      ;
; 1.556 ; rom_addr[1]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.847      ;
; 1.557 ; rom_addr[0]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.848      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 3.301      ;
; 4.398 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.513      ; 1.185      ;
; 4.406 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.514      ; 1.194      ;
; 4.407 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.513      ; 1.194      ;
; 4.413 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.514      ; 1.201      ;
; 4.419 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.514      ; 1.207      ;
; 4.422 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.514      ; 1.210      ;
; 4.423 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.514      ; 1.211      ;
; 4.445 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.513      ; 1.232      ;
; 4.457 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.514      ; 1.245      ;
; 4.472 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.514      ; 1.260      ;
; 4.614 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.513      ; 1.401      ;
; 4.727 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.513      ; 1.514      ;
; 4.731 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.514      ; 1.519      ;
; 4.741 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.514      ; 1.529      ;
; 4.767 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.514      ; 1.555      ;
; 4.968 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.513      ; 1.755      ;
; 4.997 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.513      ; 1.784      ;
; 5.001 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.513      ; 1.788      ;
; 5.028 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.513      ; 1.815      ;
; 5.084 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.513      ; 1.871      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3.750 ; 3.985        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.751 ; 3.986        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.751 ; 3.986        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.751 ; 3.986        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.751 ; 3.986        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.751 ; 3.986        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.751 ; 3.986        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.751 ; 3.986        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.751 ; 3.986        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.751 ; 3.986        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.752 ; 3.987        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.753 ; 3.988        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.753 ; 3.988        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.753 ; 3.988        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.753 ; 3.988        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.753 ; 3.988        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.760 ; 3.995        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.760 ; 3.995        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.760 ; 3.995        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.760 ; 3.995        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.760 ; 3.995        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[4]                                                                                                 ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[5]                                                                                                 ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[6]                                                                                                 ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[7]                                                                                                 ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[8]                                                                                                 ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[9]                                                                                                 ;
; 3.762 ; 3.997        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.762 ; 3.997        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.762 ; 3.997        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.762 ; 3.997        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.762 ; 3.997        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.762 ; 3.997        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.762 ; 3.997        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.762 ; 3.997        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.762 ; 3.997        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.762 ; 3.997        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.764 ; 3.999        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.830 ; 4.050        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 3.830 ; 4.050        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 3.830 ; 4.050        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 3.830 ; 4.050        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
; 3.830 ; 4.050        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[4]                                                                                                 ;
; 3.830 ; 4.050        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[5]                                                                                                 ;
; 3.830 ; 4.050        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[6]                                                                                                 ;
; 3.830 ; 4.050        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[7]                                                                                                 ;
; 3.830 ; 4.050        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[8]                                                                                                 ;
; 3.830 ; 4.050        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[9]                                                                                                 ;
; 3.967 ; 3.967        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                              ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                  ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                    ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[0]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[1]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[2]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[3]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[4]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[5]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[6]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[7]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[8]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[9]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                  ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                    ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[0]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[1]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[2]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[3]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[4]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[5]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[6]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[7]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[8]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[9]|clk                                                                                             ;
; 4.031 ; 4.031        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                              ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.857  ; 9.857        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.857  ; 9.857        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                    ;
; 9.924  ; 9.924        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.074 ; 10.074       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                    ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 1.616 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 6.110 ; 5.728 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 5.778 ; 5.464 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 6.110 ; 5.728 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 5.804 ; 5.468 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 5.791 ; 5.468 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 5.830 ; 5.488 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 5.795 ; 5.479 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 5.504 ; 5.210 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 5.485 ; 5.202 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 5.405 ; 5.143 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 5.395 ; 5.128 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 5.468 ; 5.178 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 5.430 ; 5.158 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 5.646 ; 5.320 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 5.359 ; 5.090 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 3.352 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 3.312 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 6.438 ; 6.017 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 5.405 ; 5.125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 5.832 ; 5.489 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 6.000 ; 5.633 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 6.006 ; 5.641 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 6.045 ; 5.702 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 6.320 ; 5.900 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 6.001 ; 5.656 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 6.288 ; 5.888 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 6.238 ; 5.800 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 6.308 ; 5.913 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 6.416 ; 5.993 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 5.805 ; 5.486 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 6.438 ; 6.017 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 6.085 ; 5.756 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 3.312 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 1.482 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 3.106 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 3.066 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 3.066 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 1.120 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 4.719 ; 4.455 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 5.124 ; 4.817 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 5.443 ; 5.070 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 5.149 ; 4.820 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 5.136 ; 4.820 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 5.173 ; 4.838 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 5.140 ; 4.830 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 4.861 ; 4.572 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 4.843 ; 4.564 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 4.765 ; 4.507 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 4.756 ; 4.494 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 4.825 ; 4.541 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 4.789 ; 4.522 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 4.995 ; 4.676 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 4.719 ; 4.455 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 2.785 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 2.745 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 4.764 ; 4.489 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 4.764 ; 4.489 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 5.175 ; 4.840 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 5.335 ; 4.977 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 5.340 ; 4.984 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 5.378 ; 5.042 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 5.643 ; 5.233 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 5.336 ; 4.998 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 5.612 ; 5.221 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 5.563 ; 5.136 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 5.630 ; 5.245 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 5.734 ; 5.321 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 5.148 ; 4.835 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 5.757 ; 5.346 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 5.418 ; 5.096 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 2.745 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 0.984 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 2.543 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 2.503 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 2.503 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                    ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 302.85 MHz ; 238.04 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.454 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.421 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.745 ; 0.000         ;
; clk                                                  ; 9.847 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.454 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.919      ;
; 2.492 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.881      ;
; 2.499 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.874      ;
; 2.513 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.860      ;
; 2.538 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.835      ;
; 2.793 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.333      ; 1.579      ;
; 2.815 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.333      ; 1.557      ;
; 2.835 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.333      ; 1.537      ;
; 2.847 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.526      ;
; 2.942 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.431      ;
; 3.124 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.333      ; 1.248      ;
; 3.148 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.225      ;
; 3.149 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.333      ; 1.223      ;
; 3.182 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.333      ; 1.190      ;
; 3.183 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.333      ; 1.189      ;
; 3.183 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.333      ; 1.189      ;
; 3.186 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.187      ;
; 3.191 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.333      ; 1.181      ;
; 3.197 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.333      ; 1.175      ;
; 3.206 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.167      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 4.698 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.107     ; 3.119      ;
; 5.789 ; rom_addr[2]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.145      ;
; 5.864 ; rom_addr[0]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.070      ;
; 5.868 ; rom_addr[1]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.066      ;
; 5.869 ; rom_addr[1]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.065      ;
; 5.875 ; rom_addr[0]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.059      ;
; 5.910 ; rom_addr[4]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.024      ;
; 5.915 ; rom_addr[2]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.019      ;
; 5.954 ; rom_addr[2]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.980      ;
; 5.990 ; rom_addr[0]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.944      ;
; 5.990 ; rom_addr[3]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.944      ;
; 5.994 ; rom_addr[1]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.940      ;
; 5.995 ; rom_addr[1]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.939      ;
; 6.000 ; rom_addr[3]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.934      ;
; 6.001 ; rom_addr[0]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.933      ;
; 6.036 ; rom_addr[6]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.898      ;
; 6.036 ; rom_addr[4]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.898      ;
; 6.041 ; rom_addr[2]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.893      ;
; 6.075 ; rom_addr[4]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.859      ;
; 6.080 ; rom_addr[2]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.854      ;
; 6.116 ; rom_addr[0]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.818      ;
; 6.116 ; rom_addr[5]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.818      ;
; 6.116 ; rom_addr[3]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.818      ;
; 6.120 ; rom_addr[1]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.814      ;
; 6.121 ; rom_addr[1]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.813      ;
; 6.126 ; rom_addr[3]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.808      ;
; 6.127 ; rom_addr[5]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.807      ;
; 6.127 ; rom_addr[0]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.807      ;
; 6.162 ; rom_addr[6]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.772      ;
; 6.162 ; rom_addr[4]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.772      ;
; 6.163 ; rom_addr[8]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.771      ;
; 6.167 ; rom_addr[2]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.767      ;
; 6.201 ; rom_addr[6]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.733      ;
; 6.201 ; rom_addr[4]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.733      ;
; 6.206 ; rom_addr[2]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.728      ;
; 6.242 ; rom_addr[0]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.692      ;
; 6.242 ; rom_addr[5]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.692      ;
; 6.242 ; rom_addr[3]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.692      ;
; 6.245 ; rom_addr[7]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.689      ;
; 6.246 ; rom_addr[7]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.688      ;
; 6.246 ; rom_addr[1]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.688      ;
; 6.247 ; rom_addr[1]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.687      ;
; 6.252 ; rom_addr[3]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.682      ;
; 6.253 ; rom_addr[5]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.681      ;
; 6.253 ; rom_addr[0]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.681      ;
; 6.749 ; rom_addr[9]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.185      ;
; 6.765 ; rom_addr[7]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.169      ;
; 6.766 ; rom_addr[1]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.168      ;
; 6.772 ; rom_addr[3]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.162      ;
; 6.773 ; rom_addr[5]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.161      ;
; 6.773 ; rom_addr[0]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.161      ;
; 6.785 ; rom_addr[6]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.149      ;
; 6.785 ; rom_addr[4]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.149      ;
; 6.786 ; rom_addr[8]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.148      ;
; 6.788 ; rom_addr[2]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.146      ;
; 7.164 ; rom_addr[0]                                                                                                 ; rom_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 0.770      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.421 ; rom_addr[0]                                                                                                 ; rom_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.684      ;
; 0.711 ; rom_addr[2]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.974      ;
; 0.713 ; rom_addr[7]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.976      ;
; 0.714 ; rom_addr[4]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.977      ;
; 0.714 ; rom_addr[6]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.977      ;
; 0.714 ; rom_addr[8]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.977      ;
; 0.717 ; rom_addr[3]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.980      ;
; 0.717 ; rom_addr[5]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.980      ;
; 0.735 ; rom_addr[1]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.998      ;
; 0.735 ; rom_addr[0]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.998      ;
; 0.736 ; rom_addr[9]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.999      ;
; 1.031 ; rom_addr[1]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.294      ;
; 1.032 ; rom_addr[7]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.295      ;
; 1.033 ; rom_addr[2]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.296      ;
; 1.034 ; rom_addr[0]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.297      ;
; 1.035 ; rom_addr[3]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.298      ;
; 1.035 ; rom_addr[5]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.298      ;
; 1.038 ; rom_addr[6]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.301      ;
; 1.038 ; rom_addr[4]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.301      ;
; 1.038 ; rom_addr[8]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.301      ;
; 1.046 ; rom_addr[1]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.309      ;
; 1.047 ; rom_addr[7]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.310      ;
; 1.050 ; rom_addr[0]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.313      ;
; 1.051 ; rom_addr[5]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.314      ;
; 1.051 ; rom_addr[3]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.314      ;
; 1.126 ; rom_addr[2]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.389      ;
; 1.133 ; rom_addr[4]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.396      ;
; 1.133 ; rom_addr[6]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.396      ;
; 1.153 ; rom_addr[1]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.416      ;
; 1.155 ; rom_addr[2]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.418      ;
; 1.156 ; rom_addr[0]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.419      ;
; 1.157 ; rom_addr[3]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.420      ;
; 1.157 ; rom_addr[5]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.420      ;
; 1.160 ; rom_addr[6]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.423      ;
; 1.160 ; rom_addr[4]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.423      ;
; 1.168 ; rom_addr[1]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.431      ;
; 1.172 ; rom_addr[0]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.435      ;
; 1.173 ; rom_addr[5]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.436      ;
; 1.173 ; rom_addr[3]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.436      ;
; 1.248 ; rom_addr[2]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.511      ;
; 1.255 ; rom_addr[4]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.518      ;
; 1.275 ; rom_addr[1]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.538      ;
; 1.277 ; rom_addr[2]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.540      ;
; 1.278 ; rom_addr[0]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.541      ;
; 1.279 ; rom_addr[3]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.542      ;
; 1.282 ; rom_addr[4]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.545      ;
; 1.290 ; rom_addr[1]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.553      ;
; 1.294 ; rom_addr[0]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.557      ;
; 1.295 ; rom_addr[3]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.558      ;
; 1.370 ; rom_addr[2]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.633      ;
; 1.397 ; rom_addr[1]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.660      ;
; 1.399 ; rom_addr[2]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.662      ;
; 1.400 ; rom_addr[0]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.663      ;
; 1.412 ; rom_addr[1]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.675      ;
; 1.416 ; rom_addr[0]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.679      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 2.786 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 3.003      ;
; 4.362 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.470      ; 1.082      ;
; 4.369 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.469      ; 1.088      ;
; 4.371 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.470      ; 1.091      ;
; 4.374 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.469      ; 1.093      ;
; 4.380 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.469      ; 1.099      ;
; 4.382 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.469      ; 1.101      ;
; 4.385 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.469      ; 1.104      ;
; 4.406 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.470      ; 1.126      ;
; 4.412 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.469      ; 1.131      ;
; 4.429 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.469      ; 1.148      ;
; 4.552 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.470      ; 1.272      ;
; 4.660 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.470      ; 1.380      ;
; 4.665 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.469      ; 1.384      ;
; 4.667 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.469      ; 1.386      ;
; 4.694 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.469      ; 1.413      ;
; 4.865 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.470      ; 1.585      ;
; 4.894 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.470      ; 1.614      ;
; 4.897 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.470      ; 1.617      ;
; 4.924 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.470      ; 1.644      ;
; 4.978 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.470      ; 1.698      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3.745 ; 3.929        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 3.745 ; 3.929        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 3.745 ; 3.929        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 3.745 ; 3.929        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
; 3.745 ; 3.929        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[4]                                                                                                 ;
; 3.745 ; 3.929        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[5]                                                                                                 ;
; 3.745 ; 3.929        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[6]                                                                                                 ;
; 3.745 ; 3.929        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[7]                                                                                                 ;
; 3.745 ; 3.929        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[8]                                                                                                 ;
; 3.745 ; 3.929        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[9]                                                                                                 ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.754 ; 3.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.780 ; 4.010        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.850 ; 4.066        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 3.850 ; 4.066        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 3.850 ; 4.066        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 3.850 ; 4.066        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
; 3.850 ; 4.066        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[4]                                                                                                 ;
; 3.850 ; 4.066        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[5]                                                                                                 ;
; 3.850 ; 4.066        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[6]                                                                                                 ;
; 3.850 ; 4.066        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[7]                                                                                                 ;
; 3.850 ; 4.066        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[8]                                                                                                 ;
; 3.850 ; 4.066        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[9]                                                                                                 ;
; 3.968 ; 3.968        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                  ;
; 3.968 ; 3.968        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                    ;
; 3.968 ; 3.968        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 3.968 ; 3.968        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                              ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[0]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[1]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[2]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[3]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[4]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[5]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[6]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[7]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[8]|clk                                                                                             ;
; 3.969 ; 3.969        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[9]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[0]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[1]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[2]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[3]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[4]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[5]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[6]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[7]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[8]|clk                                                                                             ;
; 4.029 ; 4.029        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[9]|clk                                                                                             ;
; 4.030 ; 4.030        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                  ;
; 4.030 ; 4.030        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                    ;
; 4.030 ; 4.030        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 4.030 ; 4.030        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                              ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                    ;
; 9.930  ; 9.930        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.068 ; 10.068       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                    ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 1.613 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 5.737 ; 5.272 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 5.420 ; 5.036 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 5.737 ; 5.272 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 5.446 ; 5.037 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 5.429 ; 5.037 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 5.471 ; 5.046 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 5.441 ; 5.042 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 5.157 ; 4.805 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 5.136 ; 4.797 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 5.068 ; 4.743 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 5.068 ; 4.724 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 5.129 ; 4.771 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 5.091 ; 4.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 5.312 ; 4.890 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 5.028 ; 4.687 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 3.180 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 3.140 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 6.058 ; 5.525 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 5.061 ; 4.726 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 5.476 ; 5.050 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 5.634 ; 5.182 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 5.640 ; 5.183 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 5.684 ; 5.237 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 5.944 ; 5.416 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 5.642 ; 5.196 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 5.913 ; 5.407 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 5.864 ; 5.326 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 5.920 ; 5.429 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 6.036 ; 5.494 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 5.444 ; 5.048 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 6.058 ; 5.525 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 5.721 ; 5.289 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 3.140 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 1.478 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 2.908 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 2.868 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 2.868 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 1.155 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 4.439 ; 4.105 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 4.818 ; 4.443 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 5.122 ; 4.669 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 4.842 ; 4.444 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 4.826 ; 4.443 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 4.866 ; 4.451 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 4.838 ; 4.448 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 4.565 ; 4.221 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 4.545 ; 4.212 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 4.478 ; 4.160 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 4.479 ; 4.143 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 4.538 ; 4.188 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 4.501 ; 4.171 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 4.712 ; 4.301 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 4.439 ; 4.105 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 2.658 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 2.618 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 4.471 ; 4.144 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 4.471 ; 4.144 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 4.871 ; 4.455 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 5.021 ; 4.581 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 5.026 ; 4.582 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 5.069 ; 4.634 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 5.318 ; 4.806 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 5.028 ; 4.595 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 5.288 ; 4.797 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 5.242 ; 4.719 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 5.296 ; 4.818 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 5.406 ; 4.880 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 4.839 ; 4.452 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 5.430 ; 4.912 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 5.106 ; 4.685 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 2.618 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 1.019 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 2.392 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 2.352 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 2.352 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.192 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.749 ; 0.000         ;
; clk                                                  ; 9.413 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.192 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.121      ; 0.938      ;
; 3.230 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.121      ; 0.900      ;
; 3.246 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.121      ; 0.884      ;
; 3.256 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.121      ; 0.874      ;
; 3.270 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.121      ; 0.860      ;
; 3.361 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.120      ; 0.768      ;
; 3.376 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.120      ; 0.753      ;
; 3.377 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.121      ; 0.753      ;
; 3.377 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.120      ; 0.752      ;
; 3.447 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.121      ; 0.683      ;
; 3.525 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.120      ; 0.604      ;
; 3.532 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.121      ; 0.598      ;
; 3.533 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.120      ; 0.596      ;
; 3.548 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.120      ; 0.581      ;
; 3.549 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.120      ; 0.580      ;
; 3.550 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.120      ; 0.579      ;
; 3.553 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.121      ; 0.577      ;
; 3.554 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.120      ; 0.575      ;
; 3.557 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.121      ; 0.573      ;
; 3.558 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.120      ; 0.571      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.663 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.060     ; 1.232      ;
; 6.914 ; rom_addr[2]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 1.036      ;
; 6.958 ; rom_addr[0]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.992      ;
; 6.959 ; rom_addr[1]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.991      ;
; 6.978 ; rom_addr[2]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.972      ;
; 6.978 ; rom_addr[4]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.972      ;
; 6.982 ; rom_addr[2]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.968      ;
; 6.988 ; rom_addr[1]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.962      ;
; 6.988 ; rom_addr[0]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.962      ;
; 7.026 ; rom_addr[3]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.924      ;
; 7.026 ; rom_addr[0]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.924      ;
; 7.027 ; rom_addr[1]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.923      ;
; 7.042 ; rom_addr[4]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.908      ;
; 7.046 ; rom_addr[2]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.904      ;
; 7.046 ; rom_addr[6]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.904      ;
; 7.046 ; rom_addr[4]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.904      ;
; 7.050 ; rom_addr[2]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.900      ;
; 7.056 ; rom_addr[3]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.894      ;
; 7.056 ; rom_addr[1]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.894      ;
; 7.056 ; rom_addr[0]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.894      ;
; 7.094 ; rom_addr[5]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.856      ;
; 7.094 ; rom_addr[3]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.856      ;
; 7.094 ; rom_addr[0]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.856      ;
; 7.095 ; rom_addr[1]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.855      ;
; 7.110 ; rom_addr[6]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.840      ;
; 7.110 ; rom_addr[4]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.840      ;
; 7.114 ; rom_addr[2]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.836      ;
; 7.114 ; rom_addr[8]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.836      ;
; 7.114 ; rom_addr[6]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.836      ;
; 7.114 ; rom_addr[4]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.836      ;
; 7.118 ; rom_addr[2]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.832      ;
; 7.124 ; rom_addr[5]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.826      ;
; 7.124 ; rom_addr[3]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.826      ;
; 7.124 ; rom_addr[1]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.826      ;
; 7.124 ; rom_addr[0]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.826      ;
; 7.162 ; rom_addr[5]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.788      ;
; 7.162 ; rom_addr[3]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.788      ;
; 7.162 ; rom_addr[0]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.788      ;
; 7.163 ; rom_addr[7]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.787      ;
; 7.163 ; rom_addr[1]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.787      ;
; 7.192 ; rom_addr[1]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.758      ;
; 7.192 ; rom_addr[7]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.758      ;
; 7.192 ; rom_addr[5]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.758      ;
; 7.192 ; rom_addr[3]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.758      ;
; 7.192 ; rom_addr[0]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.758      ;
; 7.390 ; rom_addr[9]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.560      ;
; 7.398 ; rom_addr[1]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.552      ;
; 7.398 ; rom_addr[7]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.552      ;
; 7.398 ; rom_addr[5]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.552      ;
; 7.398 ; rom_addr[3]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.552      ;
; 7.398 ; rom_addr[0]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.552      ;
; 7.407 ; rom_addr[8]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.543      ;
; 7.407 ; rom_addr[6]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.543      ;
; 7.407 ; rom_addr[4]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.543      ;
; 7.410 ; rom_addr[2]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.540      ;
; 7.591 ; rom_addr[0]                                                                                                 ; rom_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.359      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.193 ; rom_addr[0]                                                                                                 ; rom_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.304 ; rom_addr[2]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; rom_addr[4]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; rom_addr[7]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; rom_addr[3]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; rom_addr[6]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; rom_addr[8]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; rom_addr[5]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.311 ; rom_addr[1]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; rom_addr[0]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.317 ; rom_addr[9]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.453 ; rom_addr[2]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; rom_addr[4]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; rom_addr[6]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; rom_addr[8]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.576      ;
; 0.463 ; rom_addr[1]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; rom_addr[7]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; rom_addr[3]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; rom_addr[0]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; rom_addr[5]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; rom_addr[1]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; rom_addr[7]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; rom_addr[3]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; rom_addr[0]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; rom_addr[5]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.516 ; rom_addr[2]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; rom_addr[4]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; rom_addr[6]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; rom_addr[2]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; rom_addr[4]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; rom_addr[6]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.529 ; rom_addr[1]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; rom_addr[3]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; rom_addr[0]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; rom_addr[5]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; rom_addr[1]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; rom_addr[3]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; rom_addr[0]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; rom_addr[5]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.582 ; rom_addr[2]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; rom_addr[4]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; rom_addr[2]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; rom_addr[4]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.707      ;
; 0.595 ; rom_addr[1]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; rom_addr[3]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; rom_addr[0]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.717      ;
; 0.598 ; rom_addr[1]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; rom_addr[3]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; rom_addr[0]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.720      ;
; 0.648 ; rom_addr[2]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.769      ;
; 0.651 ; rom_addr[2]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.772      ;
; 0.661 ; rom_addr[1]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.782      ;
; 0.662 ; rom_addr[0]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.783      ;
; 0.664 ; rom_addr[1]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.785      ;
; 0.665 ; rom_addr[0]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.786      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.151      ;
; 4.157 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.200      ; 0.481      ;
; 4.158 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.201      ; 0.483      ;
; 4.159 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.200      ; 0.483      ;
; 4.163 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.201      ; 0.488      ;
; 4.163 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.200      ; 0.487      ;
; 4.163 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.200      ; 0.487      ;
; 4.164 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.200      ; 0.488      ;
; 4.175 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.200      ; 0.499      ;
; 4.177 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.201      ; 0.502      ;
; 4.184 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.200      ; 0.508      ;
; 4.255 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.201      ; 0.580      ;
; 4.312 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.200      ; 0.636      ;
; 4.313 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.201      ; 0.638      ;
; 4.315 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.200      ; 0.639      ;
; 4.321 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.200      ; 0.645      ;
; 4.404 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.201      ; 0.729      ;
; 4.416 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.201      ; 0.741      ;
; 4.426 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.201      ; 0.751      ;
; 4.437 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.201      ; 0.762      ;
; 4.466 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.201      ; 0.791      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.770 ; 3.986        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 3.770 ; 3.986        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 3.770 ; 3.986        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 3.770 ; 3.986        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
; 3.770 ; 3.986        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[4]                                                                                                 ;
; 3.770 ; 3.986        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[5]                                                                                                 ;
; 3.770 ; 3.986        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[6]                                                                                                 ;
; 3.770 ; 3.986        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[7]                                                                                                 ;
; 3.770 ; 3.986        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[8]                                                                                                 ;
; 3.770 ; 3.986        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[9]                                                                                                 ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.786 ; 4.016        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.788 ; 4.018        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.788 ; 4.018        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.828 ; 4.012        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 3.828 ; 4.012        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 3.828 ; 4.012        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 3.828 ; 4.012        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
; 3.828 ; 4.012        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[4]                                                                                                 ;
; 3.828 ; 4.012        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[5]                                                                                                 ;
; 3.828 ; 4.012        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[6]                                                                                                 ;
; 3.828 ; 4.012        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[7]                                                                                                 ;
; 3.828 ; 4.012        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[8]                                                                                                 ;
; 3.828 ; 4.012        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[9]                                                                                                 ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                              ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[0]|clk                                                                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[1]|clk                                                                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[2]|clk                                                                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[3]|clk                                                                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[4]|clk                                                                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[5]|clk                                                                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[6]|clk                                                                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[7]|clk                                                                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[8]|clk                                                                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[9]|clk                                                                                             ;
; 3.999 ; 3.999        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                  ;
; 3.999 ; 3.999        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                    ;
; 4.001 ; 4.001        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                  ;
; 4.001 ; 4.001        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                    ;
; 4.007 ; 4.007        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 4.007 ; 4.007        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                              ;
; 4.007 ; 4.007        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[0]|clk                                                                                             ;
; 4.007 ; 4.007        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[1]|clk                                                                                             ;
; 4.007 ; 4.007        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[2]|clk                                                                                             ;
; 4.007 ; 4.007        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[3]|clk                                                                                             ;
; 4.007 ; 4.007        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[4]|clk                                                                                             ;
; 4.007 ; 4.007        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[5]|clk                                                                                             ;
; 4.007 ; 4.007        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[6]|clk                                                                                             ;
; 4.007 ; 4.007        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[7]|clk                                                                                             ;
; 4.007 ; 4.007        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[8]|clk                                                                                             ;
; 4.007 ; 4.007        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[9]|clk                                                                                             ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.413  ; 9.413        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.413  ; 9.413        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                    ;
; 9.458  ; 9.458        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.541 ; 10.541       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                    ;
; 10.584 ; 10.584       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.584 ; 10.584       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 0.840 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 2.812 ; 2.800 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 2.692 ; 2.670 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 2.812 ; 2.800 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 2.685 ; 2.668 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 2.686 ; 2.666 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 2.673 ; 2.656 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 2.684 ; 2.667 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 2.567 ; 2.536 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 2.558 ; 2.527 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 2.518 ; 2.490 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 2.521 ; 2.488 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 2.537 ; 2.510 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 2.526 ; 2.502 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 2.584 ; 2.558 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 2.478 ; 2.447 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 1.625 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 1.585 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 2.930 ; 2.943 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 2.507 ; 2.469 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 2.675 ; 2.659 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 2.739 ; 2.731 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 2.739 ; 2.728 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 2.767 ; 2.763 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 2.859 ; 2.856 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 2.747 ; 2.738 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 2.852 ; 2.851 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 2.806 ; 2.801 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 2.866 ; 2.873 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 2.888 ; 2.904 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 2.663 ; 2.657 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 2.930 ; 2.943 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 2.811 ; 2.811 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 1.585 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 0.757 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 1.570 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 1.530 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 1.530 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 0.604 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 2.169 ; 2.136 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 2.376 ; 2.352 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 2.491 ; 2.477 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 2.369 ; 2.350 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 2.370 ; 2.348 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 2.357 ; 2.337 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 2.368 ; 2.348 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 2.256 ; 2.223 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 2.247 ; 2.214 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 2.207 ; 2.177 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 2.211 ; 2.177 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 2.226 ; 2.197 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 2.216 ; 2.189 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 2.270 ; 2.242 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 2.169 ; 2.136 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 1.356 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 1.316 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 2.197 ; 2.157 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 2.197 ; 2.157 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 2.359 ; 2.340 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 2.419 ; 2.408 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 2.419 ; 2.405 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 2.446 ; 2.439 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 2.534 ; 2.528 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 2.427 ; 2.415 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 2.528 ; 2.523 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 2.483 ; 2.475 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 2.541 ; 2.544 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 2.561 ; 2.574 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 2.346 ; 2.337 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 2.604 ; 2.614 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 2.490 ; 2.487 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 1.316 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 0.520 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 1.300 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 1.260 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 1.260 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 2.394 ; 0.193 ; N/A      ; N/A     ; 3.745               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.394 ; 0.193 ; N/A      ; N/A     ; 3.745               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 9.413               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 1.616 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 6.110 ; 5.728 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 5.778 ; 5.464 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 6.110 ; 5.728 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 5.804 ; 5.468 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 5.791 ; 5.468 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 5.830 ; 5.488 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 5.795 ; 5.479 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 5.504 ; 5.210 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 5.485 ; 5.202 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 5.405 ; 5.143 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 5.395 ; 5.128 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 5.468 ; 5.178 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 5.430 ; 5.158 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 5.646 ; 5.320 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 5.359 ; 5.090 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 3.352 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 3.312 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 6.438 ; 6.017 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 5.405 ; 5.125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 5.832 ; 5.489 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 6.000 ; 5.633 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 6.006 ; 5.641 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 6.045 ; 5.702 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 6.320 ; 5.900 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 6.001 ; 5.656 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 6.288 ; 5.888 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 6.238 ; 5.800 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 6.308 ; 5.913 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 6.416 ; 5.993 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 5.805 ; 5.486 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 6.438 ; 6.017 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 6.085 ; 5.756 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 3.312 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 1.482 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 3.106 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 3.066 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 3.066 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 0.604 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 2.169 ; 2.136 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 2.376 ; 2.352 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 2.491 ; 2.477 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 2.369 ; 2.350 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 2.370 ; 2.348 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 2.357 ; 2.337 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 2.368 ; 2.348 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 2.256 ; 2.223 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 2.247 ; 2.214 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 2.207 ; 2.177 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 2.211 ; 2.177 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 2.226 ; 2.197 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 2.216 ; 2.189 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 2.270 ; 2.242 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 2.169 ; 2.136 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 1.356 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 1.316 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 2.197 ; 2.157 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 2.197 ; 2.157 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 2.359 ; 2.340 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 2.419 ; 2.408 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 2.419 ; 2.405 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 2.446 ; 2.439 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 2.534 ; 2.528 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 2.427 ; 2.415 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 2.528 ; 2.523 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 2.483 ; 2.475 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 2.541 ; 2.544 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 2.561 ; 2.574 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 2.346 ; 2.337 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 2.604 ; 2.614 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 2.490 ; 2.487 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 1.316 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 0.520 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 1.300 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 1.260 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 1.260 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; da1_clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_wrt      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_wrt      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------+
; Input Transition Times                                 ;
+-----+--------------+-----------------+-----------------+
; Pin ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----+--------------+-----------------+-----------------+
; clk ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da1_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_wrt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da1_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_wrt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; da2_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da1_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_wrt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_wrt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da1_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_wrt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da1_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_wrt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; da2_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14       ; 20       ; 0        ; 55       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14       ; 20       ; 0        ; 55       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Mon Jan 21 13:50:49 2019
Info: Command: quartus_sta ad9767_test -c ad9767_test
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ad9767_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.394
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.394         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.467
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.467         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.750
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.750         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.857         0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.454
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.454         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.421
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.421         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.745
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.745         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.847         0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.192
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.192         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.193
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.193         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.749
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.749         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.413         0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 469 megabytes
    Info: Processing ended: Mon Jan 21 13:51:00 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:04


