<?xml version="1.0"?>
<block name="/home/endri-admin/Desktop/VTR_forks/vtr-verilog-to-routing_may2023/vtr_work/vtr_out_dir/my_multiplier_dir/my_multiplier.net.post_routing" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:a306db14fd5b15f46e8b5d6d68565394c76fd4d9a213448d6a25bfa209626bb8" atom_netlist_id="SHA256:89b3ca65d45de9bfd492da17f957b45723abb03bcbb53b72f1353f36a3e0cacd">
	<inputs>b~34 b~35 reset b~33 a~8 a~19 a~30 b~5 b~16 b~27 b~30 b~31 b~32 a~0 a~1 a~2 a~3 a~4 a~5 a~6 a~7 a~9 a~10 a~11 a~12 a~13 a~14 a~15 a~16 a~17 a~18 a~20 a~21 a~22 a~23 a~24 a~25 a~26 a~27 a~28 a~29 a~31 a~32 a~33 a~34 a~35 b~0 b~1 b~2 b~3 b~4 b~6 b~7 b~8 b~9 b~10 b~11 b~12 b~13 b~14 b~15 b~17 b~18 b~19 b~20 b~21 b~22 b~23 b~24 b~25 b~26 b~28 b~29 clk</inputs>
	<outputs>out:out_0_col~31 out:out_0_col~12 out:out_0_col~11 out:out_0_col~32 out:out_0_col~33 out:out_0_col~10 out:out_0_col~28 out:out_0_col~9 out:out_0_col~29 out:out_0_col~27 out:out_0_col~30 out:out_0_col~8 out:out_0_col~25 out:out_0_col~26 out:out_0_col~54 out:out_0_col~53 out:out_0_col~19 out:out_0_col~52 out:out_0_col~17 out:out_0_col~1 out:out_0_col~7 out:out_0_col~51 out:out_0_col~23 out:out_0_col~50 out:out_0_col~24 out:out_0_col~61 out:out_0_col~58 out:out_0_col~60 out:out_0_col~18 out:out_0_col~59 out:out_0_col~49 out:out_0_col~64 out:out_0_col~63 out:out_0_col~62 out:out_1_col~8 out:out_1_col~6 out:out_1_col~5 out:out_1_col~4 out:out_1_col~3 out:out_1_col~2 out:out_1_col~1 out:out_0_col~0 out:out_1_col~9 out:out_1_col~0 out:out_0_col~71 out:out_0_col~70 out:out_0_col~69 out:out_0_col~68 out:out_0_col~67 out:out_0_col~66 out:out_1_col~7 out:out_0_col~65 out:out_0_col~43 out:out_0_col~44 out:out_0_col~45 out:out_0_col~46 out:out_0_col~47 out:out_0_col~48 out:out_0_col~57 out:out_0_col~3 out:out_0_col~4 out:out_0_col~35 out:out_0_col~36 out:out_0_col~37 out:out_0_col~41 out:out_0_col~56 out:out_0_col~2 out:out_0_col~5 out:out_0_col~6 out:out_0_col~38 out:out_0_col~39 out:out_0_col~40 out:out_0_col~42 out:out_1_col~10 out:out_2_col~71 out:out_2_col~70 out:out_2_col~69 out:out_2_col~68 out:out_2_col~67 out:out_2_col~66 out:out_2_col~65 out:out_2_col~64 out:out_2_col~63 out:out_2_col~62 out:out_2_col~61 out:out_2_col~60 out:out_2_col~59 out:out_2_col~58 out:out_2_col~57 out:out_2_col~56 out:out_2_col~55 out:out_2_col~54 out:out_2_col~53 out:out_2_col~52 out:out_2_col~51 out:out_2_col~50 out:out_1_col~11 out:out_2_col~49 out:out_2_col~48 out:out_2_col~47 out:out_2_col~46 out:out_2_col~45 out:out_2_col~44 out:out_2_col~43 out:out_2_col~42 out:out_2_col~41 out:out_2_col~40 out:out_2_col~39 out:out_2_col~38 out:out_2_col~37 out:out_2_col~36 out:out_2_col~35 out:out_2_col~34 out:out_2_col~33 out:out_2_col~32 out:out_2_col~31 out:out_2_col~30 out:out_2_col~29 out:out_2_col~28 out:out_2_col~27 out:out_2_col~26 out:out_2_col~25 out:out_2_col~24 out:out_2_col~23 out:out_2_col~22 out:out_2_col~21 out:out_2_col~20 out:out_2_col~19 out:out_2_col~18 out:out_1_col~12 out:out_2_col~17 out:out_2_col~16 out:out_2_col~15 out:out_2_col~14 out:out_2_col~13 out:out_2_col~12 out:out_2_col~11 out:out_2_col~10 out:out_2_col~9 out:out_2_col~8 out:out_2_col~7 out:out_2_col~6 out:out_1_col~13 out:out_2_col~5 out:out_2_col~4 out:out_2_col~3 out:out_2_col~2 out:out_2_col~1 out:out_2_col~0 out:out_1_col~71 out:out_1_col~70 out:out_1_col~69 out:out_1_col~68 out:out_1_col~67 out:out_1_col~66 out:out_1_col~65 out:out_1_col~64 out:out_1_col~63 out:out_1_col~62 out:out_1_col~61 out:out_1_col~60 out:out_1_col~59 out:out_1_col~58 out:out_1_col~57 out:out_1_col~56 out:out_1_col~55 out:out_1_col~54 out:out_1_col~53 out:out_1_col~52 out:out_1_col~51 out:out_1_col~50 out:out_1_col~49 out:out_1_col~48 out:out_1_col~47 out:out_1_col~46 out:out_1_col~14 out:out_1_col~45 out:out_1_col~44 out:out_1_col~43 out:out_1_col~42 out:out_1_col~41 out:out_1_col~40 out:out_1_col~39 out:out_1_col~38 out:out_1_col~37 out:out_1_col~36 out:out_1_col~35 out:out_1_col~34 out:out_1_col~33 out:out_1_col~32 out:out_1_col~31 out:out_1_col~30 out:out_1_col~29 out:out_1_col~28 out:out_1_col~27 out:out_1_col~26 out:out_1_col~25 out:out_1_col~24 out:out_1_col~23 out:out_1_col~22 out:out_1_col~21 out:out_1_col~20 out:out_1_col~19 out:out_1_col~18 out:out_1_col~17 out:out_1_col~16 out:out_1_col~15 out:out_0_col~16 out:out_0_col~15 out:out_0_col~21 out:out_0_col~22 out:out_0_col~14 out:out_0_col~13 out:out_0_col~55 out:out_0_col~20 out:out_0_col~34</outputs>
	<clocks>clk</clocks>
	<block name="hard_model~4^out~0" instance="d_hard_top[0]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">open dual_port_ram^MEM~1^out1~0 open open open open open open open open open open open open open open open open open gnd open open open open open open open open open open open open open open open open</port>
			<port name="I_lower">open open open open open open open open open open open open open open open open open open open open open open open open dual_port_ram^MEM~1^out2~1 gnd open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~4^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~4^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~4^out~0 hard_model~4^out~1 hard_model~4^out~2 hard_model~4^out~3 hard_model~4^out~4 hard_model~4^out~5 hard_model~4^out~6 hard_model~4^out~7 hard_model~4^out~8 hard_model~4^out~9 hard_model~4^out~10 hard_model~4^out~11 hard_model~4^out~12 hard_model~4^out~13 hard_model~4^out~14 hard_model~4^out~15 hard_model~4^out~16 hard_model~4^out~17 hard_model~4^out~18 hard_model~4^out~19 hard_model~4^out~20 hard_model~4^out~21 hard_model~4^out~22 hard_model~4^out~23 hard_model~4^out~24 hard_model~4^out~25 hard_model~4^out~26 hard_model~4^out~27 hard_model~4^out~28 hard_model~4^out~29 hard_model~4^out~30 hard_model~4^out~31 hard_model~4^out~32 hard_model~4^out~33 hard_model~4^out~34 hard_model~4^out~35 hard_model~4^out~36 hard_model~4^out~37 hard_model~4^out~38 hard_model~4^out~39 hard_model~4^out~40 hard_model~4^out~41 hard_model~4^out~42 hard_model~4^out~43 hard_model~4^out~44 hard_model~4^out~45 hard_model~4^out~46 hard_model~4^out~47 hard_model~4^out~48 hard_model~4^out~49 hard_model~4^out~50 hard_model~4^out~51 hard_model~4^out~52 hard_model~4^out~53 hard_model~4^out~54 hard_model~4^out~55 hard_model~4^out~56 hard_model~4^out~57 hard_model~4^out~58 hard_model~4^out~59 hard_model~4^out~60 hard_model~4^out~61 hard_model~4^out~62 hard_model~4^out~63 hard_model~4^out~64 hard_model~4^out~65 hard_model~4^out~66 hard_model~4^out~67 hard_model~4^out~68 hard_model~4^out~69 hard_model~4^out~70 hard_model~4^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~7^out~0" instance="d_hard_top[1]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~4^out~0 hard_model~4^out~1 hard_model~4^out~2 hard_model~4^out~31 hard_model~4^out~3 hard_model~4^out~5 hard_model~4^out~4 hard_model~4^out~6 hard_model~4^out~33 hard_model~4^out~35 hard_model~4^out~7 hard_model~4^out~9 hard_model~4^out~11 hard_model~4^out~13 hard_model~4^out~8 hard_model~4^out~10 hard_model~4^out~12 hard_model~4^out~14 hard_model~4^out~16 hard_model~4^out~18 hard_model~4^out~20 hard_model~4^out~22 hard_model~4^out~15 hard_model~4^out~17 hard_model~4^out~19 hard_model~4^out~21 hard_model~4^out~23 hard_model~4^out~25 hard_model~4^out~27 hard_model~4^out~29 hard_model~4^out~24 hard_model~4^out~26 hard_model~4^out~28 hard_model~4^out~30 hard_model~4^out~32 hard_model~4^out~34</port>
			<port name="I_lower">hard_model~4^out~50 hard_model~4^out~48 hard_model~4^out~44 hard_model~4^out~46 hard_model~4^out~40 hard_model~4^out~42 hard_model~4^out~36 hard_model~4^out~38 hard_model~4^out~71 hard_model~4^out~69 hard_model~4^out~67 hard_model~4^out~65 hard_model~4^out~63 hard_model~4^out~61 hard_model~4^out~59 hard_model~4^out~57 hard_model~4^out~55 hard_model~4^out~53 hard_model~4^out~51 hard_model~4^out~49 hard_model~4^out~47 hard_model~4^out~45 hard_model~4^out~43 hard_model~4^out~41 hard_model~4^out~39 hard_model~4^out~37 hard_model~4^out~68 hard_model~4^out~70 hard_model~4^out~66 hard_model~4^out~64 hard_model~4^out~62 hard_model~4^out~60 hard_model~4^out~58 hard_model~4^out~56 hard_model~4^out~54 hard_model~4^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~7^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~7^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~7^out~0 hard_model~7^out~1 hard_model~7^out~2 hard_model~7^out~3 hard_model~7^out~4 hard_model~7^out~5 hard_model~7^out~6 hard_model~7^out~7 hard_model~7^out~8 hard_model~7^out~9 hard_model~7^out~10 hard_model~7^out~11 hard_model~7^out~12 hard_model~7^out~13 hard_model~7^out~14 hard_model~7^out~15 hard_model~7^out~16 hard_model~7^out~17 hard_model~7^out~18 hard_model~7^out~19 hard_model~7^out~20 hard_model~7^out~21 hard_model~7^out~22 hard_model~7^out~23 hard_model~7^out~24 hard_model~7^out~25 hard_model~7^out~26 hard_model~7^out~27 hard_model~7^out~28 hard_model~7^out~29 hard_model~7^out~30 hard_model~7^out~31 hard_model~7^out~32 hard_model~7^out~33 hard_model~7^out~34 hard_model~7^out~35 hard_model~7^out~36 hard_model~7^out~37 hard_model~7^out~38 hard_model~7^out~39 hard_model~7^out~40 hard_model~7^out~41 hard_model~7^out~42 hard_model~7^out~43 hard_model~7^out~44 hard_model~7^out~45 hard_model~7^out~46 hard_model~7^out~47 hard_model~7^out~48 hard_model~7^out~49 hard_model~7^out~50 hard_model~7^out~51 hard_model~7^out~52 hard_model~7^out~53 hard_model~7^out~54 hard_model~7^out~55 hard_model~7^out~56 hard_model~7^out~57 hard_model~7^out~58 hard_model~7^out~59 hard_model~7^out~60 hard_model~7^out~61 hard_model~7^out~62 hard_model~7^out~63 hard_model~7^out~64 hard_model~7^out~65 hard_model~7^out~66 hard_model~7^out~67 hard_model~7^out~68 hard_model~7^out~69 hard_model~7^out~70 hard_model~7^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~10^out~0" instance="d_hard_top[2]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~7^out~0 hard_model~7^out~1 hard_model~7^out~2 hard_model~7^out~31 hard_model~7^out~3 hard_model~7^out~5 hard_model~7^out~4 hard_model~7^out~6 hard_model~7^out~33 hard_model~7^out~35 hard_model~7^out~7 hard_model~7^out~9 hard_model~7^out~11 hard_model~7^out~13 hard_model~7^out~8 hard_model~7^out~10 hard_model~7^out~12 hard_model~7^out~14 hard_model~7^out~16 hard_model~7^out~18 hard_model~7^out~20 hard_model~7^out~22 hard_model~7^out~15 hard_model~7^out~17 hard_model~7^out~19 hard_model~7^out~21 hard_model~7^out~23 hard_model~7^out~25 hard_model~7^out~27 hard_model~7^out~29 hard_model~7^out~24 hard_model~7^out~26 hard_model~7^out~28 hard_model~7^out~30 hard_model~7^out~32 hard_model~7^out~34</port>
			<port name="I_lower">hard_model~7^out~50 hard_model~7^out~48 hard_model~7^out~44 hard_model~7^out~46 hard_model~7^out~40 hard_model~7^out~42 hard_model~7^out~36 hard_model~7^out~38 hard_model~7^out~71 hard_model~7^out~69 hard_model~7^out~67 hard_model~7^out~65 hard_model~7^out~63 hard_model~7^out~61 hard_model~7^out~59 hard_model~7^out~57 hard_model~7^out~55 hard_model~7^out~53 hard_model~7^out~51 hard_model~7^out~49 hard_model~7^out~47 hard_model~7^out~45 hard_model~7^out~43 hard_model~7^out~41 hard_model~7^out~39 hard_model~7^out~37 hard_model~7^out~68 hard_model~7^out~70 hard_model~7^out~66 hard_model~7^out~64 hard_model~7^out~62 hard_model~7^out~60 hard_model~7^out~58 hard_model~7^out~56 hard_model~7^out~54 hard_model~7^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~10^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~10^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~10^out~0 hard_model~10^out~1 hard_model~10^out~2 hard_model~10^out~3 hard_model~10^out~4 hard_model~10^out~5 hard_model~10^out~6 hard_model~10^out~7 hard_model~10^out~8 hard_model~10^out~9 hard_model~10^out~10 hard_model~10^out~11 hard_model~10^out~12 hard_model~10^out~13 hard_model~10^out~14 hard_model~10^out~15 hard_model~10^out~16 hard_model~10^out~17 hard_model~10^out~18 hard_model~10^out~19 hard_model~10^out~20 hard_model~10^out~21 hard_model~10^out~22 hard_model~10^out~23 hard_model~10^out~24 hard_model~10^out~25 hard_model~10^out~26 hard_model~10^out~27 hard_model~10^out~28 hard_model~10^out~29 hard_model~10^out~30 hard_model~10^out~31 hard_model~10^out~32 hard_model~10^out~33 hard_model~10^out~34 hard_model~10^out~35 hard_model~10^out~36 hard_model~10^out~37 hard_model~10^out~38 hard_model~10^out~39 hard_model~10^out~40 hard_model~10^out~41 hard_model~10^out~42 hard_model~10^out~43 hard_model~10^out~44 hard_model~10^out~45 hard_model~10^out~46 hard_model~10^out~47 hard_model~10^out~48 hard_model~10^out~49 hard_model~10^out~50 hard_model~10^out~51 hard_model~10^out~52 hard_model~10^out~53 hard_model~10^out~54 hard_model~10^out~55 hard_model~10^out~56 hard_model~10^out~57 hard_model~10^out~58 hard_model~10^out~59 hard_model~10^out~60 hard_model~10^out~61 hard_model~10^out~62 hard_model~10^out~63 hard_model~10^out~64 hard_model~10^out~65 hard_model~10^out~66 hard_model~10^out~67 hard_model~10^out~68 hard_model~10^out~69 hard_model~10^out~70 hard_model~10^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~13^out~0" instance="d_hard_top[3]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~10^out~0 hard_model~10^out~1 hard_model~10^out~2 hard_model~10^out~31 hard_model~10^out~3 hard_model~10^out~5 hard_model~10^out~4 hard_model~10^out~6 hard_model~10^out~33 hard_model~10^out~35 hard_model~10^out~7 hard_model~10^out~9 hard_model~10^out~11 hard_model~10^out~13 hard_model~10^out~8 hard_model~10^out~10 hard_model~10^out~12 hard_model~10^out~14 hard_model~10^out~16 hard_model~10^out~18 hard_model~10^out~20 hard_model~10^out~22 hard_model~10^out~15 hard_model~10^out~17 hard_model~10^out~19 hard_model~10^out~21 hard_model~10^out~23 hard_model~10^out~25 hard_model~10^out~27 hard_model~10^out~29 hard_model~10^out~24 hard_model~10^out~26 hard_model~10^out~28 hard_model~10^out~30 hard_model~10^out~32 hard_model~10^out~34</port>
			<port name="I_lower">hard_model~10^out~50 hard_model~10^out~48 hard_model~10^out~44 hard_model~10^out~46 hard_model~10^out~40 hard_model~10^out~42 hard_model~10^out~36 hard_model~10^out~38 hard_model~10^out~71 hard_model~10^out~69 hard_model~10^out~67 hard_model~10^out~65 hard_model~10^out~63 hard_model~10^out~61 hard_model~10^out~59 hard_model~10^out~57 hard_model~10^out~55 hard_model~10^out~53 hard_model~10^out~51 hard_model~10^out~49 hard_model~10^out~47 hard_model~10^out~45 hard_model~10^out~43 hard_model~10^out~41 hard_model~10^out~39 hard_model~10^out~37 hard_model~10^out~68 hard_model~10^out~70 hard_model~10^out~66 hard_model~10^out~64 hard_model~10^out~62 hard_model~10^out~60 hard_model~10^out~58 hard_model~10^out~56 hard_model~10^out~54 hard_model~10^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~13^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~13^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~13^out~0 hard_model~13^out~1 hard_model~13^out~2 hard_model~13^out~3 hard_model~13^out~4 hard_model~13^out~5 hard_model~13^out~6 hard_model~13^out~7 hard_model~13^out~8 hard_model~13^out~9 hard_model~13^out~10 hard_model~13^out~11 hard_model~13^out~12 hard_model~13^out~13 hard_model~13^out~14 hard_model~13^out~15 hard_model~13^out~16 hard_model~13^out~17 hard_model~13^out~18 hard_model~13^out~19 hard_model~13^out~20 hard_model~13^out~21 hard_model~13^out~22 hard_model~13^out~23 hard_model~13^out~24 hard_model~13^out~25 hard_model~13^out~26 hard_model~13^out~27 hard_model~13^out~28 hard_model~13^out~29 hard_model~13^out~30 hard_model~13^out~31 hard_model~13^out~32 hard_model~13^out~33 hard_model~13^out~34 hard_model~13^out~35 hard_model~13^out~36 hard_model~13^out~37 hard_model~13^out~38 hard_model~13^out~39 hard_model~13^out~40 hard_model~13^out~41 hard_model~13^out~42 hard_model~13^out~43 hard_model~13^out~44 hard_model~13^out~45 hard_model~13^out~46 hard_model~13^out~47 hard_model~13^out~48 hard_model~13^out~49 hard_model~13^out~50 hard_model~13^out~51 hard_model~13^out~52 hard_model~13^out~53 hard_model~13^out~54 hard_model~13^out~55 hard_model~13^out~56 hard_model~13^out~57 hard_model~13^out~58 hard_model~13^out~59 hard_model~13^out~60 hard_model~13^out~61 hard_model~13^out~62 hard_model~13^out~63 hard_model~13^out~64 hard_model~13^out~65 hard_model~13^out~66 hard_model~13^out~67 hard_model~13^out~68 hard_model~13^out~69 hard_model~13^out~70 hard_model~13^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~16^out~0" instance="d_hard_top[4]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~13^out~0 hard_model~13^out~1 hard_model~13^out~2 hard_model~13^out~31 hard_model~13^out~3 hard_model~13^out~5 hard_model~13^out~4 hard_model~13^out~6 hard_model~13^out~33 hard_model~13^out~35 hard_model~13^out~7 hard_model~13^out~9 hard_model~13^out~11 hard_model~13^out~13 hard_model~13^out~8 hard_model~13^out~10 hard_model~13^out~12 hard_model~13^out~14 hard_model~13^out~16 hard_model~13^out~18 hard_model~13^out~20 hard_model~13^out~22 hard_model~13^out~15 hard_model~13^out~17 hard_model~13^out~19 hard_model~13^out~21 hard_model~13^out~23 hard_model~13^out~25 hard_model~13^out~27 hard_model~13^out~29 hard_model~13^out~24 hard_model~13^out~26 hard_model~13^out~28 hard_model~13^out~30 hard_model~13^out~32 hard_model~13^out~34</port>
			<port name="I_lower">hard_model~13^out~50 hard_model~13^out~48 hard_model~13^out~44 hard_model~13^out~46 hard_model~13^out~40 hard_model~13^out~42 hard_model~13^out~36 hard_model~13^out~38 hard_model~13^out~71 hard_model~13^out~69 hard_model~13^out~67 hard_model~13^out~65 hard_model~13^out~63 hard_model~13^out~61 hard_model~13^out~59 hard_model~13^out~57 hard_model~13^out~55 hard_model~13^out~53 hard_model~13^out~51 hard_model~13^out~49 hard_model~13^out~47 hard_model~13^out~45 hard_model~13^out~43 hard_model~13^out~41 hard_model~13^out~39 hard_model~13^out~37 hard_model~13^out~68 hard_model~13^out~70 hard_model~13^out~66 hard_model~13^out~64 hard_model~13^out~62 hard_model~13^out~60 hard_model~13^out~58 hard_model~13^out~56 hard_model~13^out~54 hard_model~13^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~16^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~16^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~16^out~0 hard_model~16^out~1 hard_model~16^out~2 hard_model~16^out~3 hard_model~16^out~4 hard_model~16^out~5 hard_model~16^out~6 hard_model~16^out~7 hard_model~16^out~8 hard_model~16^out~9 hard_model~16^out~10 hard_model~16^out~11 hard_model~16^out~12 hard_model~16^out~13 hard_model~16^out~14 hard_model~16^out~15 hard_model~16^out~16 hard_model~16^out~17 hard_model~16^out~18 hard_model~16^out~19 hard_model~16^out~20 hard_model~16^out~21 hard_model~16^out~22 hard_model~16^out~23 hard_model~16^out~24 hard_model~16^out~25 hard_model~16^out~26 hard_model~16^out~27 hard_model~16^out~28 hard_model~16^out~29 hard_model~16^out~30 hard_model~16^out~31 hard_model~16^out~32 hard_model~16^out~33 hard_model~16^out~34 hard_model~16^out~35 hard_model~16^out~36 hard_model~16^out~37 hard_model~16^out~38 hard_model~16^out~39 hard_model~16^out~40 hard_model~16^out~41 hard_model~16^out~42 hard_model~16^out~43 hard_model~16^out~44 hard_model~16^out~45 hard_model~16^out~46 hard_model~16^out~47 hard_model~16^out~48 hard_model~16^out~49 hard_model~16^out~50 hard_model~16^out~51 hard_model~16^out~52 hard_model~16^out~53 hard_model~16^out~54 hard_model~16^out~55 hard_model~16^out~56 hard_model~16^out~57 hard_model~16^out~58 hard_model~16^out~59 hard_model~16^out~60 hard_model~16^out~61 hard_model~16^out~62 hard_model~16^out~63 hard_model~16^out~64 hard_model~16^out~65 hard_model~16^out~66 hard_model~16^out~67 hard_model~16^out~68 hard_model~16^out~69 hard_model~16^out~70 hard_model~16^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~19^out~0" instance="d_hard_top[5]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~16^out~0 hard_model~16^out~1 hard_model~16^out~2 hard_model~16^out~31 hard_model~16^out~3 hard_model~16^out~5 hard_model~16^out~4 hard_model~16^out~6 hard_model~16^out~33 hard_model~16^out~35 hard_model~16^out~7 hard_model~16^out~9 hard_model~16^out~11 hard_model~16^out~13 hard_model~16^out~8 hard_model~16^out~10 hard_model~16^out~12 hard_model~16^out~14 hard_model~16^out~16 hard_model~16^out~18 hard_model~16^out~20 hard_model~16^out~22 hard_model~16^out~15 hard_model~16^out~17 hard_model~16^out~19 hard_model~16^out~21 hard_model~16^out~23 hard_model~16^out~25 hard_model~16^out~27 hard_model~16^out~29 hard_model~16^out~24 hard_model~16^out~26 hard_model~16^out~28 hard_model~16^out~30 hard_model~16^out~32 hard_model~16^out~34</port>
			<port name="I_lower">hard_model~16^out~50 hard_model~16^out~48 hard_model~16^out~44 hard_model~16^out~46 hard_model~16^out~40 hard_model~16^out~42 hard_model~16^out~36 hard_model~16^out~38 hard_model~16^out~71 hard_model~16^out~69 hard_model~16^out~67 hard_model~16^out~65 hard_model~16^out~63 hard_model~16^out~61 hard_model~16^out~59 hard_model~16^out~57 hard_model~16^out~55 hard_model~16^out~53 hard_model~16^out~51 hard_model~16^out~49 hard_model~16^out~47 hard_model~16^out~45 hard_model~16^out~43 hard_model~16^out~41 hard_model~16^out~39 hard_model~16^out~37 hard_model~16^out~68 hard_model~16^out~70 hard_model~16^out~66 hard_model~16^out~64 hard_model~16^out~62 hard_model~16^out~60 hard_model~16^out~58 hard_model~16^out~56 hard_model~16^out~54 hard_model~16^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~19^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~19^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~19^out~0 hard_model~19^out~1 hard_model~19^out~2 hard_model~19^out~3 hard_model~19^out~4 hard_model~19^out~5 hard_model~19^out~6 hard_model~19^out~7 hard_model~19^out~8 hard_model~19^out~9 hard_model~19^out~10 hard_model~19^out~11 hard_model~19^out~12 hard_model~19^out~13 hard_model~19^out~14 hard_model~19^out~15 hard_model~19^out~16 hard_model~19^out~17 hard_model~19^out~18 hard_model~19^out~19 hard_model~19^out~20 hard_model~19^out~21 hard_model~19^out~22 hard_model~19^out~23 hard_model~19^out~24 hard_model~19^out~25 hard_model~19^out~26 hard_model~19^out~27 hard_model~19^out~28 hard_model~19^out~29 hard_model~19^out~30 hard_model~19^out~31 hard_model~19^out~32 hard_model~19^out~33 hard_model~19^out~34 hard_model~19^out~35 hard_model~19^out~36 hard_model~19^out~37 hard_model~19^out~38 hard_model~19^out~39 hard_model~19^out~40 hard_model~19^out~41 hard_model~19^out~42 hard_model~19^out~43 hard_model~19^out~44 hard_model~19^out~45 hard_model~19^out~46 hard_model~19^out~47 hard_model~19^out~48 hard_model~19^out~49 hard_model~19^out~50 hard_model~19^out~51 hard_model~19^out~52 hard_model~19^out~53 hard_model~19^out~54 hard_model~19^out~55 hard_model~19^out~56 hard_model~19^out~57 hard_model~19^out~58 hard_model~19^out~59 hard_model~19^out~60 hard_model~19^out~61 hard_model~19^out~62 hard_model~19^out~63 hard_model~19^out~64 hard_model~19^out~65 hard_model~19^out~66 hard_model~19^out~67 hard_model~19^out~68 hard_model~19^out~69 hard_model~19^out~70 hard_model~19^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~22^out~0" instance="d_hard_top[6]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~19^out~0 hard_model~19^out~1 hard_model~19^out~2 hard_model~19^out~31 hard_model~19^out~3 hard_model~19^out~5 hard_model~19^out~4 hard_model~19^out~6 hard_model~19^out~33 hard_model~19^out~35 hard_model~19^out~7 hard_model~19^out~9 hard_model~19^out~11 hard_model~19^out~13 hard_model~19^out~8 hard_model~19^out~10 hard_model~19^out~12 hard_model~19^out~14 hard_model~19^out~16 hard_model~19^out~18 hard_model~19^out~20 hard_model~19^out~22 hard_model~19^out~15 hard_model~19^out~17 hard_model~19^out~19 hard_model~19^out~21 hard_model~19^out~23 hard_model~19^out~25 hard_model~19^out~27 hard_model~19^out~29 hard_model~19^out~24 hard_model~19^out~26 hard_model~19^out~28 hard_model~19^out~30 hard_model~19^out~32 hard_model~19^out~34</port>
			<port name="I_lower">hard_model~19^out~50 hard_model~19^out~48 hard_model~19^out~44 hard_model~19^out~46 hard_model~19^out~40 hard_model~19^out~42 hard_model~19^out~36 hard_model~19^out~38 hard_model~19^out~71 hard_model~19^out~69 hard_model~19^out~67 hard_model~19^out~65 hard_model~19^out~63 hard_model~19^out~61 hard_model~19^out~59 hard_model~19^out~57 hard_model~19^out~55 hard_model~19^out~53 hard_model~19^out~51 hard_model~19^out~49 hard_model~19^out~47 hard_model~19^out~45 hard_model~19^out~43 hard_model~19^out~41 hard_model~19^out~39 hard_model~19^out~37 hard_model~19^out~68 hard_model~19^out~70 hard_model~19^out~66 hard_model~19^out~64 hard_model~19^out~62 hard_model~19^out~60 hard_model~19^out~58 hard_model~19^out~56 hard_model~19^out~54 hard_model~19^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~22^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~22^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">out_0_col~0 out_0_col~1 out_0_col~2 out_0_col~3 out_0_col~4 out_0_col~5 out_0_col~6 out_0_col~7 out_0_col~8 out_0_col~9 out_0_col~10 out_0_col~11 out_0_col~12 out_0_col~13 out_0_col~14 out_0_col~15 out_0_col~16 out_0_col~17 out_0_col~18 out_0_col~19 out_0_col~20 out_0_col~21 out_0_col~22 out_0_col~23 out_0_col~24 out_0_col~25 out_0_col~26 out_0_col~27 out_0_col~28 out_0_col~29 out_0_col~30 out_0_col~31 out_0_col~32 out_0_col~33 out_0_col~34 out_0_col~35 out_0_col~36 out_0_col~37 out_0_col~38 out_0_col~39 out_0_col~40 out_0_col~41 out_0_col~42 out_0_col~43 out_0_col~44 out_0_col~45 out_0_col~46 out_0_col~47 out_0_col~48 out_0_col~49 out_0_col~50 out_0_col~51 out_0_col~52 out_0_col~53 out_0_col~54 out_0_col~55 out_0_col~56 out_0_col~57 out_0_col~58 out_0_col~59 out_0_col~60 out_0_col~61 out_0_col~62 out_0_col~63 out_0_col~64 out_0_col~65 out_0_col~66 out_0_col~67 out_0_col~68 out_0_col~69 out_0_col~70 out_0_col~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~5^out~0" instance="d_hard_top[7]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">open dual_port_ram^MEM~2^out1~0 open open open open open open open open open open open open open open open open open gnd open open open open open open open open open open open open open open open open</port>
			<port name="I_lower">open open open open open open open open open open open open open open open open open open open open open open open open dual_port_ram^MEM~2^out2~1 gnd open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~5^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~5^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~5^out~0 hard_model~5^out~1 hard_model~5^out~2 hard_model~5^out~3 hard_model~5^out~4 hard_model~5^out~5 hard_model~5^out~6 hard_model~5^out~7 hard_model~5^out~8 hard_model~5^out~9 hard_model~5^out~10 hard_model~5^out~11 hard_model~5^out~12 hard_model~5^out~13 hard_model~5^out~14 hard_model~5^out~15 hard_model~5^out~16 hard_model~5^out~17 hard_model~5^out~18 hard_model~5^out~19 hard_model~5^out~20 hard_model~5^out~21 hard_model~5^out~22 hard_model~5^out~23 hard_model~5^out~24 hard_model~5^out~25 hard_model~5^out~26 hard_model~5^out~27 hard_model~5^out~28 hard_model~5^out~29 hard_model~5^out~30 hard_model~5^out~31 hard_model~5^out~32 hard_model~5^out~33 hard_model~5^out~34 hard_model~5^out~35 hard_model~5^out~36 hard_model~5^out~37 hard_model~5^out~38 hard_model~5^out~39 hard_model~5^out~40 hard_model~5^out~41 hard_model~5^out~42 hard_model~5^out~43 hard_model~5^out~44 hard_model~5^out~45 hard_model~5^out~46 hard_model~5^out~47 hard_model~5^out~48 hard_model~5^out~49 hard_model~5^out~50 hard_model~5^out~51 hard_model~5^out~52 hard_model~5^out~53 hard_model~5^out~54 hard_model~5^out~55 hard_model~5^out~56 hard_model~5^out~57 hard_model~5^out~58 hard_model~5^out~59 hard_model~5^out~60 hard_model~5^out~61 hard_model~5^out~62 hard_model~5^out~63 hard_model~5^out~64 hard_model~5^out~65 hard_model~5^out~66 hard_model~5^out~67 hard_model~5^out~68 hard_model~5^out~69 hard_model~5^out~70 hard_model~5^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~8^out~0" instance="d_hard_top[8]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~5^out~0 hard_model~5^out~1 hard_model~5^out~2 hard_model~5^out~31 hard_model~5^out~3 hard_model~5^out~5 hard_model~5^out~4 hard_model~5^out~6 hard_model~5^out~33 hard_model~5^out~35 hard_model~5^out~7 hard_model~5^out~9 hard_model~5^out~11 hard_model~5^out~13 hard_model~5^out~8 hard_model~5^out~10 hard_model~5^out~12 hard_model~5^out~14 hard_model~5^out~16 hard_model~5^out~18 hard_model~5^out~20 hard_model~5^out~22 hard_model~5^out~15 hard_model~5^out~17 hard_model~5^out~19 hard_model~5^out~21 hard_model~5^out~23 hard_model~5^out~25 hard_model~5^out~27 hard_model~5^out~29 hard_model~5^out~24 hard_model~5^out~26 hard_model~5^out~28 hard_model~5^out~30 hard_model~5^out~32 hard_model~5^out~34</port>
			<port name="I_lower">hard_model~5^out~50 hard_model~5^out~48 hard_model~5^out~44 hard_model~5^out~46 hard_model~5^out~40 hard_model~5^out~42 hard_model~5^out~36 hard_model~5^out~38 hard_model~5^out~71 hard_model~5^out~69 hard_model~5^out~67 hard_model~5^out~65 hard_model~5^out~63 hard_model~5^out~61 hard_model~5^out~59 hard_model~5^out~57 hard_model~5^out~55 hard_model~5^out~53 hard_model~5^out~51 hard_model~5^out~49 hard_model~5^out~47 hard_model~5^out~45 hard_model~5^out~43 hard_model~5^out~41 hard_model~5^out~39 hard_model~5^out~37 hard_model~5^out~68 hard_model~5^out~70 hard_model~5^out~66 hard_model~5^out~64 hard_model~5^out~62 hard_model~5^out~60 hard_model~5^out~58 hard_model~5^out~56 hard_model~5^out~54 hard_model~5^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~8^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~8^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~8^out~0 hard_model~8^out~1 hard_model~8^out~2 hard_model~8^out~3 hard_model~8^out~4 hard_model~8^out~5 hard_model~8^out~6 hard_model~8^out~7 hard_model~8^out~8 hard_model~8^out~9 hard_model~8^out~10 hard_model~8^out~11 hard_model~8^out~12 hard_model~8^out~13 hard_model~8^out~14 hard_model~8^out~15 hard_model~8^out~16 hard_model~8^out~17 hard_model~8^out~18 hard_model~8^out~19 hard_model~8^out~20 hard_model~8^out~21 hard_model~8^out~22 hard_model~8^out~23 hard_model~8^out~24 hard_model~8^out~25 hard_model~8^out~26 hard_model~8^out~27 hard_model~8^out~28 hard_model~8^out~29 hard_model~8^out~30 hard_model~8^out~31 hard_model~8^out~32 hard_model~8^out~33 hard_model~8^out~34 hard_model~8^out~35 hard_model~8^out~36 hard_model~8^out~37 hard_model~8^out~38 hard_model~8^out~39 hard_model~8^out~40 hard_model~8^out~41 hard_model~8^out~42 hard_model~8^out~43 hard_model~8^out~44 hard_model~8^out~45 hard_model~8^out~46 hard_model~8^out~47 hard_model~8^out~48 hard_model~8^out~49 hard_model~8^out~50 hard_model~8^out~51 hard_model~8^out~52 hard_model~8^out~53 hard_model~8^out~54 hard_model~8^out~55 hard_model~8^out~56 hard_model~8^out~57 hard_model~8^out~58 hard_model~8^out~59 hard_model~8^out~60 hard_model~8^out~61 hard_model~8^out~62 hard_model~8^out~63 hard_model~8^out~64 hard_model~8^out~65 hard_model~8^out~66 hard_model~8^out~67 hard_model~8^out~68 hard_model~8^out~69 hard_model~8^out~70 hard_model~8^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~11^out~0" instance="d_hard_top[9]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~8^out~0 hard_model~8^out~1 hard_model~8^out~2 hard_model~8^out~31 hard_model~8^out~3 hard_model~8^out~5 hard_model~8^out~4 hard_model~8^out~6 hard_model~8^out~33 hard_model~8^out~35 hard_model~8^out~7 hard_model~8^out~9 hard_model~8^out~11 hard_model~8^out~13 hard_model~8^out~8 hard_model~8^out~10 hard_model~8^out~12 hard_model~8^out~14 hard_model~8^out~16 hard_model~8^out~18 hard_model~8^out~20 hard_model~8^out~22 hard_model~8^out~15 hard_model~8^out~17 hard_model~8^out~19 hard_model~8^out~21 hard_model~8^out~23 hard_model~8^out~25 hard_model~8^out~27 hard_model~8^out~29 hard_model~8^out~24 hard_model~8^out~26 hard_model~8^out~28 hard_model~8^out~30 hard_model~8^out~32 hard_model~8^out~34</port>
			<port name="I_lower">hard_model~8^out~50 hard_model~8^out~48 hard_model~8^out~44 hard_model~8^out~46 hard_model~8^out~40 hard_model~8^out~42 hard_model~8^out~36 hard_model~8^out~38 hard_model~8^out~71 hard_model~8^out~69 hard_model~8^out~67 hard_model~8^out~65 hard_model~8^out~63 hard_model~8^out~61 hard_model~8^out~59 hard_model~8^out~57 hard_model~8^out~55 hard_model~8^out~53 hard_model~8^out~51 hard_model~8^out~49 hard_model~8^out~47 hard_model~8^out~45 hard_model~8^out~43 hard_model~8^out~41 hard_model~8^out~39 hard_model~8^out~37 hard_model~8^out~68 hard_model~8^out~70 hard_model~8^out~66 hard_model~8^out~64 hard_model~8^out~62 hard_model~8^out~60 hard_model~8^out~58 hard_model~8^out~56 hard_model~8^out~54 hard_model~8^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~11^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~11^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~11^out~0 hard_model~11^out~1 hard_model~11^out~2 hard_model~11^out~3 hard_model~11^out~4 hard_model~11^out~5 hard_model~11^out~6 hard_model~11^out~7 hard_model~11^out~8 hard_model~11^out~9 hard_model~11^out~10 hard_model~11^out~11 hard_model~11^out~12 hard_model~11^out~13 hard_model~11^out~14 hard_model~11^out~15 hard_model~11^out~16 hard_model~11^out~17 hard_model~11^out~18 hard_model~11^out~19 hard_model~11^out~20 hard_model~11^out~21 hard_model~11^out~22 hard_model~11^out~23 hard_model~11^out~24 hard_model~11^out~25 hard_model~11^out~26 hard_model~11^out~27 hard_model~11^out~28 hard_model~11^out~29 hard_model~11^out~30 hard_model~11^out~31 hard_model~11^out~32 hard_model~11^out~33 hard_model~11^out~34 hard_model~11^out~35 hard_model~11^out~36 hard_model~11^out~37 hard_model~11^out~38 hard_model~11^out~39 hard_model~11^out~40 hard_model~11^out~41 hard_model~11^out~42 hard_model~11^out~43 hard_model~11^out~44 hard_model~11^out~45 hard_model~11^out~46 hard_model~11^out~47 hard_model~11^out~48 hard_model~11^out~49 hard_model~11^out~50 hard_model~11^out~51 hard_model~11^out~52 hard_model~11^out~53 hard_model~11^out~54 hard_model~11^out~55 hard_model~11^out~56 hard_model~11^out~57 hard_model~11^out~58 hard_model~11^out~59 hard_model~11^out~60 hard_model~11^out~61 hard_model~11^out~62 hard_model~11^out~63 hard_model~11^out~64 hard_model~11^out~65 hard_model~11^out~66 hard_model~11^out~67 hard_model~11^out~68 hard_model~11^out~69 hard_model~11^out~70 hard_model~11^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~14^out~0" instance="d_hard_top[10]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~11^out~0 hard_model~11^out~1 hard_model~11^out~2 hard_model~11^out~31 hard_model~11^out~3 hard_model~11^out~5 hard_model~11^out~4 hard_model~11^out~6 hard_model~11^out~33 hard_model~11^out~35 hard_model~11^out~7 hard_model~11^out~9 hard_model~11^out~11 hard_model~11^out~13 hard_model~11^out~8 hard_model~11^out~10 hard_model~11^out~12 hard_model~11^out~14 hard_model~11^out~16 hard_model~11^out~18 hard_model~11^out~20 hard_model~11^out~22 hard_model~11^out~15 hard_model~11^out~17 hard_model~11^out~19 hard_model~11^out~21 hard_model~11^out~23 hard_model~11^out~25 hard_model~11^out~27 hard_model~11^out~29 hard_model~11^out~24 hard_model~11^out~26 hard_model~11^out~28 hard_model~11^out~30 hard_model~11^out~32 hard_model~11^out~34</port>
			<port name="I_lower">hard_model~11^out~50 hard_model~11^out~48 hard_model~11^out~44 hard_model~11^out~46 hard_model~11^out~40 hard_model~11^out~42 hard_model~11^out~36 hard_model~11^out~38 hard_model~11^out~71 hard_model~11^out~69 hard_model~11^out~67 hard_model~11^out~65 hard_model~11^out~63 hard_model~11^out~61 hard_model~11^out~59 hard_model~11^out~57 hard_model~11^out~55 hard_model~11^out~53 hard_model~11^out~51 hard_model~11^out~49 hard_model~11^out~47 hard_model~11^out~45 hard_model~11^out~43 hard_model~11^out~41 hard_model~11^out~39 hard_model~11^out~37 hard_model~11^out~68 hard_model~11^out~70 hard_model~11^out~66 hard_model~11^out~64 hard_model~11^out~62 hard_model~11^out~60 hard_model~11^out~58 hard_model~11^out~56 hard_model~11^out~54 hard_model~11^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~14^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~14^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~14^out~0 hard_model~14^out~1 hard_model~14^out~2 hard_model~14^out~3 hard_model~14^out~4 hard_model~14^out~5 hard_model~14^out~6 hard_model~14^out~7 hard_model~14^out~8 hard_model~14^out~9 hard_model~14^out~10 hard_model~14^out~11 hard_model~14^out~12 hard_model~14^out~13 hard_model~14^out~14 hard_model~14^out~15 hard_model~14^out~16 hard_model~14^out~17 hard_model~14^out~18 hard_model~14^out~19 hard_model~14^out~20 hard_model~14^out~21 hard_model~14^out~22 hard_model~14^out~23 hard_model~14^out~24 hard_model~14^out~25 hard_model~14^out~26 hard_model~14^out~27 hard_model~14^out~28 hard_model~14^out~29 hard_model~14^out~30 hard_model~14^out~31 hard_model~14^out~32 hard_model~14^out~33 hard_model~14^out~34 hard_model~14^out~35 hard_model~14^out~36 hard_model~14^out~37 hard_model~14^out~38 hard_model~14^out~39 hard_model~14^out~40 hard_model~14^out~41 hard_model~14^out~42 hard_model~14^out~43 hard_model~14^out~44 hard_model~14^out~45 hard_model~14^out~46 hard_model~14^out~47 hard_model~14^out~48 hard_model~14^out~49 hard_model~14^out~50 hard_model~14^out~51 hard_model~14^out~52 hard_model~14^out~53 hard_model~14^out~54 hard_model~14^out~55 hard_model~14^out~56 hard_model~14^out~57 hard_model~14^out~58 hard_model~14^out~59 hard_model~14^out~60 hard_model~14^out~61 hard_model~14^out~62 hard_model~14^out~63 hard_model~14^out~64 hard_model~14^out~65 hard_model~14^out~66 hard_model~14^out~67 hard_model~14^out~68 hard_model~14^out~69 hard_model~14^out~70 hard_model~14^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~17^out~0" instance="d_hard_top[11]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~14^out~0 hard_model~14^out~1 hard_model~14^out~2 hard_model~14^out~31 hard_model~14^out~3 hard_model~14^out~5 hard_model~14^out~4 hard_model~14^out~6 hard_model~14^out~33 hard_model~14^out~35 hard_model~14^out~7 hard_model~14^out~9 hard_model~14^out~11 hard_model~14^out~13 hard_model~14^out~8 hard_model~14^out~10 hard_model~14^out~12 hard_model~14^out~14 hard_model~14^out~16 hard_model~14^out~18 hard_model~14^out~20 hard_model~14^out~22 hard_model~14^out~15 hard_model~14^out~17 hard_model~14^out~19 hard_model~14^out~21 hard_model~14^out~23 hard_model~14^out~25 hard_model~14^out~27 hard_model~14^out~29 hard_model~14^out~24 hard_model~14^out~26 hard_model~14^out~28 hard_model~14^out~30 hard_model~14^out~32 hard_model~14^out~34</port>
			<port name="I_lower">hard_model~14^out~50 hard_model~14^out~48 hard_model~14^out~44 hard_model~14^out~46 hard_model~14^out~40 hard_model~14^out~42 hard_model~14^out~36 hard_model~14^out~38 hard_model~14^out~71 hard_model~14^out~69 hard_model~14^out~67 hard_model~14^out~65 hard_model~14^out~63 hard_model~14^out~61 hard_model~14^out~59 hard_model~14^out~57 hard_model~14^out~55 hard_model~14^out~53 hard_model~14^out~51 hard_model~14^out~49 hard_model~14^out~47 hard_model~14^out~45 hard_model~14^out~43 hard_model~14^out~41 hard_model~14^out~39 hard_model~14^out~37 hard_model~14^out~68 hard_model~14^out~70 hard_model~14^out~66 hard_model~14^out~64 hard_model~14^out~62 hard_model~14^out~60 hard_model~14^out~58 hard_model~14^out~56 hard_model~14^out~54 hard_model~14^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~17^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~17^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~17^out~0 hard_model~17^out~1 hard_model~17^out~2 hard_model~17^out~3 hard_model~17^out~4 hard_model~17^out~5 hard_model~17^out~6 hard_model~17^out~7 hard_model~17^out~8 hard_model~17^out~9 hard_model~17^out~10 hard_model~17^out~11 hard_model~17^out~12 hard_model~17^out~13 hard_model~17^out~14 hard_model~17^out~15 hard_model~17^out~16 hard_model~17^out~17 hard_model~17^out~18 hard_model~17^out~19 hard_model~17^out~20 hard_model~17^out~21 hard_model~17^out~22 hard_model~17^out~23 hard_model~17^out~24 hard_model~17^out~25 hard_model~17^out~26 hard_model~17^out~27 hard_model~17^out~28 hard_model~17^out~29 hard_model~17^out~30 hard_model~17^out~31 hard_model~17^out~32 hard_model~17^out~33 hard_model~17^out~34 hard_model~17^out~35 hard_model~17^out~36 hard_model~17^out~37 hard_model~17^out~38 hard_model~17^out~39 hard_model~17^out~40 hard_model~17^out~41 hard_model~17^out~42 hard_model~17^out~43 hard_model~17^out~44 hard_model~17^out~45 hard_model~17^out~46 hard_model~17^out~47 hard_model~17^out~48 hard_model~17^out~49 hard_model~17^out~50 hard_model~17^out~51 hard_model~17^out~52 hard_model~17^out~53 hard_model~17^out~54 hard_model~17^out~55 hard_model~17^out~56 hard_model~17^out~57 hard_model~17^out~58 hard_model~17^out~59 hard_model~17^out~60 hard_model~17^out~61 hard_model~17^out~62 hard_model~17^out~63 hard_model~17^out~64 hard_model~17^out~65 hard_model~17^out~66 hard_model~17^out~67 hard_model~17^out~68 hard_model~17^out~69 hard_model~17^out~70 hard_model~17^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~20^out~0" instance="d_hard_top[12]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~17^out~0 hard_model~17^out~1 hard_model~17^out~2 hard_model~17^out~31 hard_model~17^out~3 hard_model~17^out~5 hard_model~17^out~4 hard_model~17^out~6 hard_model~17^out~33 hard_model~17^out~35 hard_model~17^out~7 hard_model~17^out~9 hard_model~17^out~11 hard_model~17^out~13 hard_model~17^out~8 hard_model~17^out~10 hard_model~17^out~12 hard_model~17^out~14 hard_model~17^out~16 hard_model~17^out~18 hard_model~17^out~20 hard_model~17^out~22 hard_model~17^out~15 hard_model~17^out~17 hard_model~17^out~19 hard_model~17^out~21 hard_model~17^out~23 hard_model~17^out~25 hard_model~17^out~27 hard_model~17^out~29 hard_model~17^out~24 hard_model~17^out~26 hard_model~17^out~28 hard_model~17^out~30 hard_model~17^out~32 hard_model~17^out~34</port>
			<port name="I_lower">hard_model~17^out~50 hard_model~17^out~48 hard_model~17^out~44 hard_model~17^out~46 hard_model~17^out~40 hard_model~17^out~42 hard_model~17^out~36 hard_model~17^out~38 hard_model~17^out~71 hard_model~17^out~69 hard_model~17^out~67 hard_model~17^out~65 hard_model~17^out~63 hard_model~17^out~61 hard_model~17^out~59 hard_model~17^out~57 hard_model~17^out~55 hard_model~17^out~53 hard_model~17^out~51 hard_model~17^out~49 hard_model~17^out~47 hard_model~17^out~45 hard_model~17^out~43 hard_model~17^out~41 hard_model~17^out~39 hard_model~17^out~37 hard_model~17^out~68 hard_model~17^out~70 hard_model~17^out~66 hard_model~17^out~64 hard_model~17^out~62 hard_model~17^out~60 hard_model~17^out~58 hard_model~17^out~56 hard_model~17^out~54 hard_model~17^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~20^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~20^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~20^out~0 hard_model~20^out~1 hard_model~20^out~2 hard_model~20^out~3 hard_model~20^out~4 hard_model~20^out~5 hard_model~20^out~6 hard_model~20^out~7 hard_model~20^out~8 hard_model~20^out~9 hard_model~20^out~10 hard_model~20^out~11 hard_model~20^out~12 hard_model~20^out~13 hard_model~20^out~14 hard_model~20^out~15 hard_model~20^out~16 hard_model~20^out~17 hard_model~20^out~18 hard_model~20^out~19 hard_model~20^out~20 hard_model~20^out~21 hard_model~20^out~22 hard_model~20^out~23 hard_model~20^out~24 hard_model~20^out~25 hard_model~20^out~26 hard_model~20^out~27 hard_model~20^out~28 hard_model~20^out~29 hard_model~20^out~30 hard_model~20^out~31 hard_model~20^out~32 hard_model~20^out~33 hard_model~20^out~34 hard_model~20^out~35 hard_model~20^out~36 hard_model~20^out~37 hard_model~20^out~38 hard_model~20^out~39 hard_model~20^out~40 hard_model~20^out~41 hard_model~20^out~42 hard_model~20^out~43 hard_model~20^out~44 hard_model~20^out~45 hard_model~20^out~46 hard_model~20^out~47 hard_model~20^out~48 hard_model~20^out~49 hard_model~20^out~50 hard_model~20^out~51 hard_model~20^out~52 hard_model~20^out~53 hard_model~20^out~54 hard_model~20^out~55 hard_model~20^out~56 hard_model~20^out~57 hard_model~20^out~58 hard_model~20^out~59 hard_model~20^out~60 hard_model~20^out~61 hard_model~20^out~62 hard_model~20^out~63 hard_model~20^out~64 hard_model~20^out~65 hard_model~20^out~66 hard_model~20^out~67 hard_model~20^out~68 hard_model~20^out~69 hard_model~20^out~70 hard_model~20^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~23^out~0" instance="d_hard_top[13]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~20^out~0 hard_model~20^out~1 hard_model~20^out~2 hard_model~20^out~31 hard_model~20^out~3 hard_model~20^out~5 hard_model~20^out~4 hard_model~20^out~6 hard_model~20^out~33 hard_model~20^out~35 hard_model~20^out~7 hard_model~20^out~9 hard_model~20^out~11 hard_model~20^out~13 hard_model~20^out~8 hard_model~20^out~10 hard_model~20^out~12 hard_model~20^out~14 hard_model~20^out~16 hard_model~20^out~18 hard_model~20^out~20 hard_model~20^out~22 hard_model~20^out~15 hard_model~20^out~17 hard_model~20^out~19 hard_model~20^out~21 hard_model~20^out~23 hard_model~20^out~25 hard_model~20^out~27 hard_model~20^out~29 hard_model~20^out~24 hard_model~20^out~26 hard_model~20^out~28 hard_model~20^out~30 hard_model~20^out~32 hard_model~20^out~34</port>
			<port name="I_lower">hard_model~20^out~50 hard_model~20^out~48 hard_model~20^out~44 hard_model~20^out~46 hard_model~20^out~40 hard_model~20^out~42 hard_model~20^out~36 hard_model~20^out~38 hard_model~20^out~71 hard_model~20^out~69 hard_model~20^out~67 hard_model~20^out~65 hard_model~20^out~63 hard_model~20^out~61 hard_model~20^out~59 hard_model~20^out~57 hard_model~20^out~55 hard_model~20^out~53 hard_model~20^out~51 hard_model~20^out~49 hard_model~20^out~47 hard_model~20^out~45 hard_model~20^out~43 hard_model~20^out~41 hard_model~20^out~39 hard_model~20^out~37 hard_model~20^out~68 hard_model~20^out~70 hard_model~20^out~66 hard_model~20^out~64 hard_model~20^out~62 hard_model~20^out~60 hard_model~20^out~58 hard_model~20^out~56 hard_model~20^out~54 hard_model~20^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~23^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~23^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">out_1_col~0 out_1_col~1 out_1_col~2 out_1_col~3 out_1_col~4 out_1_col~5 out_1_col~6 out_1_col~7 out_1_col~8 out_1_col~9 out_1_col~10 out_1_col~11 out_1_col~12 out_1_col~13 out_1_col~14 out_1_col~15 out_1_col~16 out_1_col~17 out_1_col~18 out_1_col~19 out_1_col~20 out_1_col~21 out_1_col~22 out_1_col~23 out_1_col~24 out_1_col~25 out_1_col~26 out_1_col~27 out_1_col~28 out_1_col~29 out_1_col~30 out_1_col~31 out_1_col~32 out_1_col~33 out_1_col~34 out_1_col~35 out_1_col~36 out_1_col~37 out_1_col~38 out_1_col~39 out_1_col~40 out_1_col~41 out_1_col~42 out_1_col~43 out_1_col~44 out_1_col~45 out_1_col~46 out_1_col~47 out_1_col~48 out_1_col~49 out_1_col~50 out_1_col~51 out_1_col~52 out_1_col~53 out_1_col~54 out_1_col~55 out_1_col~56 out_1_col~57 out_1_col~58 out_1_col~59 out_1_col~60 out_1_col~61 out_1_col~62 out_1_col~63 out_1_col~64 out_1_col~65 out_1_col~66 out_1_col~67 out_1_col~68 out_1_col~69 out_1_col~70 out_1_col~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~6^out~0" instance="d_hard_top[14]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">$sdff~0^Q~0 $sdff~0^Q~1 $sdff~0^Q~2 $sdff~0^Q~31 $sdff~0^Q~3 $sdff~0^Q~5 $sdff~0^Q~4 $sdff~0^Q~6 $sdff~0^Q~33 $sdff~0^Q~35 $sdff~0^Q~7 $sdff~0^Q~9 $sdff~0^Q~11 $sdff~0^Q~13 $sdff~0^Q~8 $sdff~0^Q~10 $sdff~0^Q~12 $sdff~0^Q~14 $sdff~0^Q~16 $sdff~0^Q~18 $sdff~0^Q~20 $sdff~0^Q~22 $sdff~0^Q~15 $sdff~0^Q~17 $sdff~0^Q~19 $sdff~0^Q~21 $sdff~0^Q~23 $sdff~0^Q~25 $sdff~0^Q~27 $sdff~0^Q~29 $sdff~0^Q~24 $sdff~0^Q~26 $sdff~0^Q~28 $sdff~0^Q~30 $sdff~0^Q~32 $sdff~0^Q~34</port>
			<port name="I_lower">open open open open open open open open open open $sdff~0^Q~36 open open open open open open open open open open open open open open gnd open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~6^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~6^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~6^out~0 hard_model~6^out~1 hard_model~6^out~2 hard_model~6^out~3 hard_model~6^out~4 hard_model~6^out~5 hard_model~6^out~6 hard_model~6^out~7 hard_model~6^out~8 hard_model~6^out~9 hard_model~6^out~10 hard_model~6^out~11 hard_model~6^out~12 hard_model~6^out~13 hard_model~6^out~14 hard_model~6^out~15 hard_model~6^out~16 hard_model~6^out~17 hard_model~6^out~18 hard_model~6^out~19 hard_model~6^out~20 hard_model~6^out~21 hard_model~6^out~22 hard_model~6^out~23 hard_model~6^out~24 hard_model~6^out~25 hard_model~6^out~26 hard_model~6^out~27 hard_model~6^out~28 hard_model~6^out~29 hard_model~6^out~30 hard_model~6^out~31 hard_model~6^out~32 hard_model~6^out~33 hard_model~6^out~34 hard_model~6^out~35 hard_model~6^out~36 hard_model~6^out~37 hard_model~6^out~38 hard_model~6^out~39 hard_model~6^out~40 hard_model~6^out~41 hard_model~6^out~42 hard_model~6^out~43 hard_model~6^out~44 hard_model~6^out~45 hard_model~6^out~46 hard_model~6^out~47 hard_model~6^out~48 hard_model~6^out~49 hard_model~6^out~50 hard_model~6^out~51 hard_model~6^out~52 hard_model~6^out~53 hard_model~6^out~54 hard_model~6^out~55 hard_model~6^out~56 hard_model~6^out~57 hard_model~6^out~58 hard_model~6^out~59 hard_model~6^out~60 hard_model~6^out~61 hard_model~6^out~62 hard_model~6^out~63 hard_model~6^out~64 hard_model~6^out~65 hard_model~6^out~66 hard_model~6^out~67 hard_model~6^out~68 hard_model~6^out~69 hard_model~6^out~70 hard_model~6^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~9^out~0" instance="d_hard_top[15]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~6^out~0 hard_model~6^out~1 hard_model~6^out~2 hard_model~6^out~31 hard_model~6^out~3 hard_model~6^out~5 hard_model~6^out~4 hard_model~6^out~6 hard_model~6^out~33 hard_model~6^out~35 hard_model~6^out~7 hard_model~6^out~9 hard_model~6^out~11 hard_model~6^out~13 hard_model~6^out~8 hard_model~6^out~10 hard_model~6^out~12 hard_model~6^out~14 hard_model~6^out~16 hard_model~6^out~18 hard_model~6^out~20 hard_model~6^out~22 hard_model~6^out~15 hard_model~6^out~17 hard_model~6^out~19 hard_model~6^out~21 hard_model~6^out~23 hard_model~6^out~25 hard_model~6^out~27 hard_model~6^out~29 hard_model~6^out~24 hard_model~6^out~26 hard_model~6^out~28 hard_model~6^out~30 hard_model~6^out~32 hard_model~6^out~34</port>
			<port name="I_lower">hard_model~6^out~50 hard_model~6^out~48 hard_model~6^out~44 hard_model~6^out~46 hard_model~6^out~40 hard_model~6^out~42 hard_model~6^out~36 hard_model~6^out~38 hard_model~6^out~71 hard_model~6^out~69 hard_model~6^out~67 hard_model~6^out~65 hard_model~6^out~63 hard_model~6^out~61 hard_model~6^out~59 hard_model~6^out~57 hard_model~6^out~55 hard_model~6^out~53 hard_model~6^out~51 hard_model~6^out~49 hard_model~6^out~47 hard_model~6^out~45 hard_model~6^out~43 hard_model~6^out~41 hard_model~6^out~39 hard_model~6^out~37 hard_model~6^out~68 hard_model~6^out~70 hard_model~6^out~66 hard_model~6^out~64 hard_model~6^out~62 hard_model~6^out~60 hard_model~6^out~58 hard_model~6^out~56 hard_model~6^out~54 hard_model~6^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~9^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~9^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~9^out~0 hard_model~9^out~1 hard_model~9^out~2 hard_model~9^out~3 hard_model~9^out~4 hard_model~9^out~5 hard_model~9^out~6 hard_model~9^out~7 hard_model~9^out~8 hard_model~9^out~9 hard_model~9^out~10 hard_model~9^out~11 hard_model~9^out~12 hard_model~9^out~13 hard_model~9^out~14 hard_model~9^out~15 hard_model~9^out~16 hard_model~9^out~17 hard_model~9^out~18 hard_model~9^out~19 hard_model~9^out~20 hard_model~9^out~21 hard_model~9^out~22 hard_model~9^out~23 hard_model~9^out~24 hard_model~9^out~25 hard_model~9^out~26 hard_model~9^out~27 hard_model~9^out~28 hard_model~9^out~29 hard_model~9^out~30 hard_model~9^out~31 hard_model~9^out~32 hard_model~9^out~33 hard_model~9^out~34 hard_model~9^out~35 hard_model~9^out~36 hard_model~9^out~37 hard_model~9^out~38 hard_model~9^out~39 hard_model~9^out~40 hard_model~9^out~41 hard_model~9^out~42 hard_model~9^out~43 hard_model~9^out~44 hard_model~9^out~45 hard_model~9^out~46 hard_model~9^out~47 hard_model~9^out~48 hard_model~9^out~49 hard_model~9^out~50 hard_model~9^out~51 hard_model~9^out~52 hard_model~9^out~53 hard_model~9^out~54 hard_model~9^out~55 hard_model~9^out~56 hard_model~9^out~57 hard_model~9^out~58 hard_model~9^out~59 hard_model~9^out~60 hard_model~9^out~61 hard_model~9^out~62 hard_model~9^out~63 hard_model~9^out~64 hard_model~9^out~65 hard_model~9^out~66 hard_model~9^out~67 hard_model~9^out~68 hard_model~9^out~69 hard_model~9^out~70 hard_model~9^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~12^out~0" instance="d_hard_top[16]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~9^out~0 hard_model~9^out~1 hard_model~9^out~2 hard_model~9^out~31 hard_model~9^out~3 hard_model~9^out~5 hard_model~9^out~4 hard_model~9^out~6 hard_model~9^out~33 hard_model~9^out~35 hard_model~9^out~7 hard_model~9^out~9 hard_model~9^out~11 hard_model~9^out~13 hard_model~9^out~8 hard_model~9^out~10 hard_model~9^out~12 hard_model~9^out~14 hard_model~9^out~16 hard_model~9^out~18 hard_model~9^out~20 hard_model~9^out~22 hard_model~9^out~15 hard_model~9^out~17 hard_model~9^out~19 hard_model~9^out~21 hard_model~9^out~23 hard_model~9^out~25 hard_model~9^out~27 hard_model~9^out~29 hard_model~9^out~24 hard_model~9^out~26 hard_model~9^out~28 hard_model~9^out~30 hard_model~9^out~32 hard_model~9^out~34</port>
			<port name="I_lower">hard_model~9^out~50 hard_model~9^out~48 hard_model~9^out~44 hard_model~9^out~46 hard_model~9^out~40 hard_model~9^out~42 hard_model~9^out~36 hard_model~9^out~38 hard_model~9^out~71 hard_model~9^out~69 hard_model~9^out~67 hard_model~9^out~65 hard_model~9^out~63 hard_model~9^out~61 hard_model~9^out~59 hard_model~9^out~57 hard_model~9^out~55 hard_model~9^out~53 hard_model~9^out~51 hard_model~9^out~49 hard_model~9^out~47 hard_model~9^out~45 hard_model~9^out~43 hard_model~9^out~41 hard_model~9^out~39 hard_model~9^out~37 hard_model~9^out~68 hard_model~9^out~70 hard_model~9^out~66 hard_model~9^out~64 hard_model~9^out~62 hard_model~9^out~60 hard_model~9^out~58 hard_model~9^out~56 hard_model~9^out~54 hard_model~9^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~12^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~12^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~12^out~0 hard_model~12^out~1 hard_model~12^out~2 hard_model~12^out~3 hard_model~12^out~4 hard_model~12^out~5 hard_model~12^out~6 hard_model~12^out~7 hard_model~12^out~8 hard_model~12^out~9 hard_model~12^out~10 hard_model~12^out~11 hard_model~12^out~12 hard_model~12^out~13 hard_model~12^out~14 hard_model~12^out~15 hard_model~12^out~16 hard_model~12^out~17 hard_model~12^out~18 hard_model~12^out~19 hard_model~12^out~20 hard_model~12^out~21 hard_model~12^out~22 hard_model~12^out~23 hard_model~12^out~24 hard_model~12^out~25 hard_model~12^out~26 hard_model~12^out~27 hard_model~12^out~28 hard_model~12^out~29 hard_model~12^out~30 hard_model~12^out~31 hard_model~12^out~32 hard_model~12^out~33 hard_model~12^out~34 hard_model~12^out~35 hard_model~12^out~36 hard_model~12^out~37 hard_model~12^out~38 hard_model~12^out~39 hard_model~12^out~40 hard_model~12^out~41 hard_model~12^out~42 hard_model~12^out~43 hard_model~12^out~44 hard_model~12^out~45 hard_model~12^out~46 hard_model~12^out~47 hard_model~12^out~48 hard_model~12^out~49 hard_model~12^out~50 hard_model~12^out~51 hard_model~12^out~52 hard_model~12^out~53 hard_model~12^out~54 hard_model~12^out~55 hard_model~12^out~56 hard_model~12^out~57 hard_model~12^out~58 hard_model~12^out~59 hard_model~12^out~60 hard_model~12^out~61 hard_model~12^out~62 hard_model~12^out~63 hard_model~12^out~64 hard_model~12^out~65 hard_model~12^out~66 hard_model~12^out~67 hard_model~12^out~68 hard_model~12^out~69 hard_model~12^out~70 hard_model~12^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~15^out~0" instance="d_hard_top[17]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~12^out~0 hard_model~12^out~1 hard_model~12^out~2 hard_model~12^out~31 hard_model~12^out~3 hard_model~12^out~5 hard_model~12^out~4 hard_model~12^out~6 hard_model~12^out~33 hard_model~12^out~35 hard_model~12^out~7 hard_model~12^out~9 hard_model~12^out~11 hard_model~12^out~13 hard_model~12^out~8 hard_model~12^out~10 hard_model~12^out~12 hard_model~12^out~14 hard_model~12^out~16 hard_model~12^out~18 hard_model~12^out~20 hard_model~12^out~22 hard_model~12^out~15 hard_model~12^out~17 hard_model~12^out~19 hard_model~12^out~21 hard_model~12^out~23 hard_model~12^out~25 hard_model~12^out~27 hard_model~12^out~29 hard_model~12^out~24 hard_model~12^out~26 hard_model~12^out~28 hard_model~12^out~30 hard_model~12^out~32 hard_model~12^out~34</port>
			<port name="I_lower">hard_model~12^out~50 hard_model~12^out~48 hard_model~12^out~44 hard_model~12^out~46 hard_model~12^out~40 hard_model~12^out~42 hard_model~12^out~36 hard_model~12^out~38 hard_model~12^out~71 hard_model~12^out~69 hard_model~12^out~67 hard_model~12^out~65 hard_model~12^out~63 hard_model~12^out~61 hard_model~12^out~59 hard_model~12^out~57 hard_model~12^out~55 hard_model~12^out~53 hard_model~12^out~51 hard_model~12^out~49 hard_model~12^out~47 hard_model~12^out~45 hard_model~12^out~43 hard_model~12^out~41 hard_model~12^out~39 hard_model~12^out~37 hard_model~12^out~68 hard_model~12^out~70 hard_model~12^out~66 hard_model~12^out~64 hard_model~12^out~62 hard_model~12^out~60 hard_model~12^out~58 hard_model~12^out~56 hard_model~12^out~54 hard_model~12^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~15^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~15^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~15^out~0 hard_model~15^out~1 hard_model~15^out~2 hard_model~15^out~3 hard_model~15^out~4 hard_model~15^out~5 hard_model~15^out~6 hard_model~15^out~7 hard_model~15^out~8 hard_model~15^out~9 hard_model~15^out~10 hard_model~15^out~11 hard_model~15^out~12 hard_model~15^out~13 hard_model~15^out~14 hard_model~15^out~15 hard_model~15^out~16 hard_model~15^out~17 hard_model~15^out~18 hard_model~15^out~19 hard_model~15^out~20 hard_model~15^out~21 hard_model~15^out~22 hard_model~15^out~23 hard_model~15^out~24 hard_model~15^out~25 hard_model~15^out~26 hard_model~15^out~27 hard_model~15^out~28 hard_model~15^out~29 hard_model~15^out~30 hard_model~15^out~31 hard_model~15^out~32 hard_model~15^out~33 hard_model~15^out~34 hard_model~15^out~35 hard_model~15^out~36 hard_model~15^out~37 hard_model~15^out~38 hard_model~15^out~39 hard_model~15^out~40 hard_model~15^out~41 hard_model~15^out~42 hard_model~15^out~43 hard_model~15^out~44 hard_model~15^out~45 hard_model~15^out~46 hard_model~15^out~47 hard_model~15^out~48 hard_model~15^out~49 hard_model~15^out~50 hard_model~15^out~51 hard_model~15^out~52 hard_model~15^out~53 hard_model~15^out~54 hard_model~15^out~55 hard_model~15^out~56 hard_model~15^out~57 hard_model~15^out~58 hard_model~15^out~59 hard_model~15^out~60 hard_model~15^out~61 hard_model~15^out~62 hard_model~15^out~63 hard_model~15^out~64 hard_model~15^out~65 hard_model~15^out~66 hard_model~15^out~67 hard_model~15^out~68 hard_model~15^out~69 hard_model~15^out~70 hard_model~15^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~18^out~0" instance="d_hard_top[18]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~15^out~0 hard_model~15^out~1 hard_model~15^out~2 hard_model~15^out~31 hard_model~15^out~3 hard_model~15^out~5 hard_model~15^out~4 hard_model~15^out~6 hard_model~15^out~33 hard_model~15^out~35 hard_model~15^out~7 hard_model~15^out~9 hard_model~15^out~11 hard_model~15^out~13 hard_model~15^out~8 hard_model~15^out~10 hard_model~15^out~12 hard_model~15^out~14 hard_model~15^out~16 hard_model~15^out~18 hard_model~15^out~20 hard_model~15^out~22 hard_model~15^out~15 hard_model~15^out~17 hard_model~15^out~19 hard_model~15^out~21 hard_model~15^out~23 hard_model~15^out~25 hard_model~15^out~27 hard_model~15^out~29 hard_model~15^out~24 hard_model~15^out~26 hard_model~15^out~28 hard_model~15^out~30 hard_model~15^out~32 hard_model~15^out~34</port>
			<port name="I_lower">hard_model~15^out~50 hard_model~15^out~48 hard_model~15^out~44 hard_model~15^out~46 hard_model~15^out~40 hard_model~15^out~42 hard_model~15^out~36 hard_model~15^out~38 hard_model~15^out~71 hard_model~15^out~69 hard_model~15^out~67 hard_model~15^out~65 hard_model~15^out~63 hard_model~15^out~61 hard_model~15^out~59 hard_model~15^out~57 hard_model~15^out~55 hard_model~15^out~53 hard_model~15^out~51 hard_model~15^out~49 hard_model~15^out~47 hard_model~15^out~45 hard_model~15^out~43 hard_model~15^out~41 hard_model~15^out~39 hard_model~15^out~37 hard_model~15^out~68 hard_model~15^out~70 hard_model~15^out~66 hard_model~15^out~64 hard_model~15^out~62 hard_model~15^out~60 hard_model~15^out~58 hard_model~15^out~56 hard_model~15^out~54 hard_model~15^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~18^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~18^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~18^out~0 hard_model~18^out~1 hard_model~18^out~2 hard_model~18^out~3 hard_model~18^out~4 hard_model~18^out~5 hard_model~18^out~6 hard_model~18^out~7 hard_model~18^out~8 hard_model~18^out~9 hard_model~18^out~10 hard_model~18^out~11 hard_model~18^out~12 hard_model~18^out~13 hard_model~18^out~14 hard_model~18^out~15 hard_model~18^out~16 hard_model~18^out~17 hard_model~18^out~18 hard_model~18^out~19 hard_model~18^out~20 hard_model~18^out~21 hard_model~18^out~22 hard_model~18^out~23 hard_model~18^out~24 hard_model~18^out~25 hard_model~18^out~26 hard_model~18^out~27 hard_model~18^out~28 hard_model~18^out~29 hard_model~18^out~30 hard_model~18^out~31 hard_model~18^out~32 hard_model~18^out~33 hard_model~18^out~34 hard_model~18^out~35 hard_model~18^out~36 hard_model~18^out~37 hard_model~18^out~38 hard_model~18^out~39 hard_model~18^out~40 hard_model~18^out~41 hard_model~18^out~42 hard_model~18^out~43 hard_model~18^out~44 hard_model~18^out~45 hard_model~18^out~46 hard_model~18^out~47 hard_model~18^out~48 hard_model~18^out~49 hard_model~18^out~50 hard_model~18^out~51 hard_model~18^out~52 hard_model~18^out~53 hard_model~18^out~54 hard_model~18^out~55 hard_model~18^out~56 hard_model~18^out~57 hard_model~18^out~58 hard_model~18^out~59 hard_model~18^out~60 hard_model~18^out~61 hard_model~18^out~62 hard_model~18^out~63 hard_model~18^out~64 hard_model~18^out~65 hard_model~18^out~66 hard_model~18^out~67 hard_model~18^out~68 hard_model~18^out~69 hard_model~18^out~70 hard_model~18^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~21^out~0" instance="d_hard_top[19]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~18^out~0 hard_model~18^out~1 hard_model~18^out~2 hard_model~18^out~31 hard_model~18^out~3 hard_model~18^out~5 hard_model~18^out~4 hard_model~18^out~6 hard_model~18^out~33 hard_model~18^out~35 hard_model~18^out~7 hard_model~18^out~9 hard_model~18^out~11 hard_model~18^out~13 hard_model~18^out~8 hard_model~18^out~10 hard_model~18^out~12 hard_model~18^out~14 hard_model~18^out~16 hard_model~18^out~18 hard_model~18^out~20 hard_model~18^out~22 hard_model~18^out~15 hard_model~18^out~17 hard_model~18^out~19 hard_model~18^out~21 hard_model~18^out~23 hard_model~18^out~25 hard_model~18^out~27 hard_model~18^out~29 hard_model~18^out~24 hard_model~18^out~26 hard_model~18^out~28 hard_model~18^out~30 hard_model~18^out~32 hard_model~18^out~34</port>
			<port name="I_lower">hard_model~18^out~50 hard_model~18^out~48 hard_model~18^out~44 hard_model~18^out~46 hard_model~18^out~40 hard_model~18^out~42 hard_model~18^out~36 hard_model~18^out~38 hard_model~18^out~71 hard_model~18^out~69 hard_model~18^out~67 hard_model~18^out~65 hard_model~18^out~63 hard_model~18^out~61 hard_model~18^out~59 hard_model~18^out~57 hard_model~18^out~55 hard_model~18^out~53 hard_model~18^out~51 hard_model~18^out~49 hard_model~18^out~47 hard_model~18^out~45 hard_model~18^out~43 hard_model~18^out~41 hard_model~18^out~39 hard_model~18^out~37 hard_model~18^out~68 hard_model~18^out~70 hard_model~18^out~66 hard_model~18^out~64 hard_model~18^out~62 hard_model~18^out~60 hard_model~18^out~58 hard_model~18^out~56 hard_model~18^out~54 hard_model~18^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~21^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~21^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">hard_model~21^out~0 hard_model~21^out~1 hard_model~21^out~2 hard_model~21^out~3 hard_model~21^out~4 hard_model~21^out~5 hard_model~21^out~6 hard_model~21^out~7 hard_model~21^out~8 hard_model~21^out~9 hard_model~21^out~10 hard_model~21^out~11 hard_model~21^out~12 hard_model~21^out~13 hard_model~21^out~14 hard_model~21^out~15 hard_model~21^out~16 hard_model~21^out~17 hard_model~21^out~18 hard_model~21^out~19 hard_model~21^out~20 hard_model~21^out~21 hard_model~21^out~22 hard_model~21^out~23 hard_model~21^out~24 hard_model~21^out~25 hard_model~21^out~26 hard_model~21^out~27 hard_model~21^out~28 hard_model~21^out~29 hard_model~21^out~30 hard_model~21^out~31 hard_model~21^out~32 hard_model~21^out~33 hard_model~21^out~34 hard_model~21^out~35 hard_model~21^out~36 hard_model~21^out~37 hard_model~21^out~38 hard_model~21^out~39 hard_model~21^out~40 hard_model~21^out~41 hard_model~21^out~42 hard_model~21^out~43 hard_model~21^out~44 hard_model~21^out~45 hard_model~21^out~46 hard_model~21^out~47 hard_model~21^out~48 hard_model~21^out~49 hard_model~21^out~50 hard_model~21^out~51 hard_model~21^out~52 hard_model~21^out~53 hard_model~21^out~54 hard_model~21^out~55 hard_model~21^out~56 hard_model~21^out~57 hard_model~21^out~58 hard_model~21^out~59 hard_model~21^out~60 hard_model~21^out~61 hard_model~21^out~62 hard_model~21^out~63 hard_model~21^out~64 hard_model~21^out~65 hard_model~21^out~66 hard_model~21^out~67 hard_model~21^out~68 hard_model~21^out~69 hard_model~21^out~70 hard_model~21^out~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="hard_model~24^out~0" instance="d_hard_top[20]" mode="d_hard_mode">
		<inputs>
			<port name="reset">reset</port>
			<port name="I_upper">hard_model~21^out~0 hard_model~21^out~1 hard_model~21^out~2 hard_model~21^out~31 hard_model~21^out~3 hard_model~21^out~5 hard_model~21^out~4 hard_model~21^out~6 hard_model~21^out~33 hard_model~21^out~35 hard_model~21^out~7 hard_model~21^out~9 hard_model~21^out~11 hard_model~21^out~13 hard_model~21^out~8 hard_model~21^out~10 hard_model~21^out~12 hard_model~21^out~14 hard_model~21^out~16 hard_model~21^out~18 hard_model~21^out~20 hard_model~21^out~22 hard_model~21^out~15 hard_model~21^out~17 hard_model~21^out~19 hard_model~21^out~21 hard_model~21^out~23 hard_model~21^out~25 hard_model~21^out~27 hard_model~21^out~29 hard_model~21^out~24 hard_model~21^out~26 hard_model~21^out~28 hard_model~21^out~30 hard_model~21^out~32 hard_model~21^out~34</port>
			<port name="I_lower">hard_model~21^out~50 hard_model~21^out~48 hard_model~21^out~44 hard_model~21^out~46 hard_model~21^out~40 hard_model~21^out~42 hard_model~21^out~36 hard_model~21^out~38 hard_model~21^out~71 hard_model~21^out~69 hard_model~21^out~67 hard_model~21^out~65 hard_model~21^out~63 hard_model~21^out~61 hard_model~21^out~59 hard_model~21^out~57 hard_model~21^out~55 hard_model~21^out~53 hard_model~21^out~51 hard_model~21^out~49 hard_model~21^out~47 hard_model~21^out~45 hard_model~21^out~43 hard_model~21^out~41 hard_model~21^out~39 hard_model~21^out~37 hard_model~21^out~68 hard_model~21^out~70 hard_model~21^out~66 hard_model~21^out~64 hard_model~21^out~62 hard_model~21^out~60 hard_model~21^out~58 hard_model~21^out~56 hard_model~21^out~54 hard_model~21^out~52</port>
		</inputs>
		<outputs>
			<port name="out">d_hard_slice[0].OUT_cfg[0]-&gt;out2out d_hard_slice[0].OUT_cfg[1]-&gt;out2out d_hard_slice[0].OUT_cfg[2]-&gt;out2out d_hard_slice[0].OUT_cfg[3]-&gt;out2out d_hard_slice[0].OUT_cfg[4]-&gt;out2out d_hard_slice[0].OUT_cfg[5]-&gt;out2out d_hard_slice[0].OUT_cfg[6]-&gt;out2out d_hard_slice[0].OUT_cfg[7]-&gt;out2out d_hard_slice[0].OUT_cfg[8]-&gt;out2out d_hard_slice[0].OUT_cfg[9]-&gt;out2out d_hard_slice[0].OUT_cfg[10]-&gt;out2out d_hard_slice[0].OUT_cfg[11]-&gt;out2out d_hard_slice[0].OUT_cfg[12]-&gt;out2out d_hard_slice[0].OUT_cfg[13]-&gt;out2out d_hard_slice[0].OUT_cfg[14]-&gt;out2out d_hard_slice[0].OUT_cfg[15]-&gt;out2out d_hard_slice[0].OUT_cfg[16]-&gt;out2out d_hard_slice[0].OUT_cfg[17]-&gt;out2out d_hard_slice[0].OUT_cfg[18]-&gt;out2out d_hard_slice[0].OUT_cfg[19]-&gt;out2out d_hard_slice[0].OUT_cfg[20]-&gt;out2out d_hard_slice[0].OUT_cfg[21]-&gt;out2out d_hard_slice[0].OUT_cfg[22]-&gt;out2out d_hard_slice[0].OUT_cfg[23]-&gt;out2out d_hard_slice[0].OUT_cfg[24]-&gt;out2out d_hard_slice[0].OUT_cfg[25]-&gt;out2out d_hard_slice[0].OUT_cfg[26]-&gt;out2out d_hard_slice[0].OUT_cfg[27]-&gt;out2out d_hard_slice[0].OUT_cfg[28]-&gt;out2out d_hard_slice[0].OUT_cfg[29]-&gt;out2out d_hard_slice[0].OUT_cfg[30]-&gt;out2out d_hard_slice[0].OUT_cfg[31]-&gt;out2out d_hard_slice[0].OUT_cfg[32]-&gt;out2out d_hard_slice[0].OUT_cfg[33]-&gt;out2out d_hard_slice[0].OUT_cfg[34]-&gt;out2out d_hard_slice[0].OUT_cfg[35]-&gt;out2out d_hard_slice[0].OUT_cfg[36]-&gt;out2out d_hard_slice[0].OUT_cfg[37]-&gt;out2out d_hard_slice[0].OUT_cfg[38]-&gt;out2out d_hard_slice[0].OUT_cfg[39]-&gt;out2out d_hard_slice[0].OUT_cfg[40]-&gt;out2out d_hard_slice[0].OUT_cfg[41]-&gt;out2out d_hard_slice[0].OUT_cfg[42]-&gt;out2out d_hard_slice[0].OUT_cfg[43]-&gt;out2out d_hard_slice[0].OUT_cfg[44]-&gt;out2out d_hard_slice[0].OUT_cfg[45]-&gt;out2out d_hard_slice[0].OUT_cfg[46]-&gt;out2out d_hard_slice[0].OUT_cfg[47]-&gt;out2out d_hard_slice[0].OUT_cfg[48]-&gt;out2out d_hard_slice[0].OUT_cfg[49]-&gt;out2out d_hard_slice[0].OUT_cfg[50]-&gt;out2out d_hard_slice[0].OUT_cfg[51]-&gt;out2out d_hard_slice[0].OUT_cfg[52]-&gt;out2out d_hard_slice[0].OUT_cfg[53]-&gt;out2out d_hard_slice[0].OUT_cfg[54]-&gt;out2out d_hard_slice[0].OUT_cfg[55]-&gt;out2out d_hard_slice[0].OUT_cfg[56]-&gt;out2out d_hard_slice[0].OUT_cfg[57]-&gt;out2out d_hard_slice[0].OUT_cfg[58]-&gt;out2out d_hard_slice[0].OUT_cfg[59]-&gt;out2out d_hard_slice[0].OUT_cfg[60]-&gt;out2out d_hard_slice[0].OUT_cfg[61]-&gt;out2out d_hard_slice[0].OUT_cfg[62]-&gt;out2out d_hard_slice[0].OUT_cfg[63]-&gt;out2out d_hard_slice[0].OUT_cfg[64]-&gt;out2out d_hard_slice[0].OUT_cfg[65]-&gt;out2out d_hard_slice[0].OUT_cfg[66]-&gt;out2out d_hard_slice[0].OUT_cfg[67]-&gt;out2out d_hard_slice[0].OUT_cfg[68]-&gt;out2out d_hard_slice[0].OUT_cfg[69]-&gt;out2out d_hard_slice[0].OUT_cfg[70]-&gt;out2out d_hard_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="hard_model~24^out~0" instance="d_hard_slice[0]" mode="default">
			<inputs>
				<port name="reset">d_hard_top.reset[0]-&gt;reset2resettop</port>
				<port name="A_cfg">d_hard_top.I_upper[0]-&gt;a2a d_hard_top.I_upper[1]-&gt;a2a d_hard_top.I_upper[2]-&gt;a2a d_hard_top.I_upper[4]-&gt;a2a d_hard_top.I_upper[6]-&gt;a2a d_hard_top.I_upper[5]-&gt;a2a d_hard_top.I_upper[7]-&gt;a2a d_hard_top.I_upper[10]-&gt;a2a d_hard_top.I_upper[14]-&gt;a2a d_hard_top.I_upper[11]-&gt;a2a d_hard_top.I_upper[15]-&gt;a2a d_hard_top.I_upper[12]-&gt;a2a d_hard_top.I_upper[16]-&gt;a2a d_hard_top.I_upper[13]-&gt;a2a d_hard_top.I_upper[17]-&gt;a2a d_hard_top.I_upper[22]-&gt;a2a d_hard_top.I_upper[18]-&gt;a2a d_hard_top.I_upper[23]-&gt;a2a d_hard_top.I_upper[19]-&gt;a2a d_hard_top.I_upper[24]-&gt;a2a d_hard_top.I_upper[20]-&gt;a2a d_hard_top.I_upper[25]-&gt;a2a d_hard_top.I_upper[21]-&gt;a2a d_hard_top.I_upper[26]-&gt;a2a d_hard_top.I_upper[30]-&gt;a2a d_hard_top.I_upper[27]-&gt;a2a d_hard_top.I_upper[31]-&gt;a2a d_hard_top.I_upper[28]-&gt;a2a d_hard_top.I_upper[32]-&gt;a2a d_hard_top.I_upper[29]-&gt;a2a d_hard_top.I_upper[33]-&gt;a2a d_hard_top.I_upper[3]-&gt;a2a d_hard_top.I_upper[34]-&gt;a2a d_hard_top.I_upper[8]-&gt;a2a d_hard_top.I_upper[35]-&gt;a2a d_hard_top.I_upper[9]-&gt;a2a</port>
				<port name="B_cfg">d_hard_top.I_lower[6]-&gt;b2b d_hard_top.I_lower[25]-&gt;b2b d_hard_top.I_lower[7]-&gt;b2b d_hard_top.I_lower[24]-&gt;b2b d_hard_top.I_lower[4]-&gt;b2b d_hard_top.I_lower[23]-&gt;b2b d_hard_top.I_lower[5]-&gt;b2b d_hard_top.I_lower[22]-&gt;b2b d_hard_top.I_lower[2]-&gt;b2b d_hard_top.I_lower[21]-&gt;b2b d_hard_top.I_lower[3]-&gt;b2b d_hard_top.I_lower[20]-&gt;b2b d_hard_top.I_lower[1]-&gt;b2b d_hard_top.I_lower[19]-&gt;b2b d_hard_top.I_lower[0]-&gt;b2b d_hard_top.I_lower[18]-&gt;b2b d_hard_top.I_lower[35]-&gt;b2b d_hard_top.I_lower[17]-&gt;b2b d_hard_top.I_lower[34]-&gt;b2b d_hard_top.I_lower[16]-&gt;b2b d_hard_top.I_lower[33]-&gt;b2b d_hard_top.I_lower[15]-&gt;b2b d_hard_top.I_lower[32]-&gt;b2b d_hard_top.I_lower[14]-&gt;b2b d_hard_top.I_lower[31]-&gt;b2b d_hard_top.I_lower[13]-&gt;b2b d_hard_top.I_lower[30]-&gt;b2b d_hard_top.I_lower[12]-&gt;b2b d_hard_top.I_lower[29]-&gt;b2b d_hard_top.I_lower[11]-&gt;b2b d_hard_top.I_lower[28]-&gt;b2b d_hard_top.I_lower[10]-&gt;b2b d_hard_top.I_lower[26]-&gt;b2b d_hard_top.I_lower[9]-&gt;b2b d_hard_top.I_lower[27]-&gt;b2b d_hard_top.I_lower[8]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">d_hard[0].out[0]-&gt;out2out d_hard[0].out[1]-&gt;out2out d_hard[0].out[2]-&gt;out2out d_hard[0].out[3]-&gt;out2out d_hard[0].out[4]-&gt;out2out d_hard[0].out[5]-&gt;out2out d_hard[0].out[6]-&gt;out2out d_hard[0].out[7]-&gt;out2out d_hard[0].out[8]-&gt;out2out d_hard[0].out[9]-&gt;out2out d_hard[0].out[10]-&gt;out2out d_hard[0].out[11]-&gt;out2out d_hard[0].out[12]-&gt;out2out d_hard[0].out[13]-&gt;out2out d_hard[0].out[14]-&gt;out2out d_hard[0].out[15]-&gt;out2out d_hard[0].out[16]-&gt;out2out d_hard[0].out[17]-&gt;out2out d_hard[0].out[18]-&gt;out2out d_hard[0].out[19]-&gt;out2out d_hard[0].out[20]-&gt;out2out d_hard[0].out[21]-&gt;out2out d_hard[0].out[22]-&gt;out2out d_hard[0].out[23]-&gt;out2out d_hard[0].out[24]-&gt;out2out d_hard[0].out[25]-&gt;out2out d_hard[0].out[26]-&gt;out2out d_hard[0].out[27]-&gt;out2out d_hard[0].out[28]-&gt;out2out d_hard[0].out[29]-&gt;out2out d_hard[0].out[30]-&gt;out2out d_hard[0].out[31]-&gt;out2out d_hard[0].out[32]-&gt;out2out d_hard[0].out[33]-&gt;out2out d_hard[0].out[34]-&gt;out2out d_hard[0].out[35]-&gt;out2out d_hard[0].out[36]-&gt;out2out d_hard[0].out[37]-&gt;out2out d_hard[0].out[38]-&gt;out2out d_hard[0].out[39]-&gt;out2out d_hard[0].out[40]-&gt;out2out d_hard[0].out[41]-&gt;out2out d_hard[0].out[42]-&gt;out2out d_hard[0].out[43]-&gt;out2out d_hard[0].out[44]-&gt;out2out d_hard[0].out[45]-&gt;out2out d_hard[0].out[46]-&gt;out2out d_hard[0].out[47]-&gt;out2out d_hard[0].out[48]-&gt;out2out d_hard[0].out[49]-&gt;out2out d_hard[0].out[50]-&gt;out2out d_hard[0].out[51]-&gt;out2out d_hard[0].out[52]-&gt;out2out d_hard[0].out[53]-&gt;out2out d_hard[0].out[54]-&gt;out2out d_hard[0].out[55]-&gt;out2out d_hard[0].out[56]-&gt;out2out d_hard[0].out[57]-&gt;out2out d_hard[0].out[58]-&gt;out2out d_hard[0].out[59]-&gt;out2out d_hard[0].out[60]-&gt;out2out d_hard[0].out[61]-&gt;out2out d_hard[0].out[62]-&gt;out2out d_hard[0].out[63]-&gt;out2out d_hard[0].out[64]-&gt;out2out d_hard[0].out[65]-&gt;out2out d_hard[0].out[66]-&gt;out2out d_hard[0].out[67]-&gt;out2out d_hard[0].out[68]-&gt;out2out d_hard[0].out[69]-&gt;out2out d_hard[0].out[70]-&gt;out2out d_hard[0].out[71]-&gt;out2out</port>
			</outputs>
			<clocks>
				<port name="clk">d_hard_top.clk[0]-&gt;clk2clktop</port>
			</clocks>
			<block name="hard_model~24^out~0" instance="d_hard[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="reset">d_hard_slice.reset[0]-&gt;reset2reset</port>
					<port name="a">d_hard_slice.A_cfg[0]-&gt;a2a d_hard_slice.A_cfg[1]-&gt;a2a d_hard_slice.A_cfg[2]-&gt;a2a d_hard_slice.A_cfg[3]-&gt;a2a d_hard_slice.A_cfg[4]-&gt;a2a d_hard_slice.A_cfg[5]-&gt;a2a d_hard_slice.A_cfg[6]-&gt;a2a d_hard_slice.A_cfg[7]-&gt;a2a d_hard_slice.A_cfg[8]-&gt;a2a d_hard_slice.A_cfg[9]-&gt;a2a d_hard_slice.A_cfg[10]-&gt;a2a d_hard_slice.A_cfg[11]-&gt;a2a d_hard_slice.A_cfg[12]-&gt;a2a d_hard_slice.A_cfg[13]-&gt;a2a d_hard_slice.A_cfg[14]-&gt;a2a d_hard_slice.A_cfg[15]-&gt;a2a d_hard_slice.A_cfg[16]-&gt;a2a d_hard_slice.A_cfg[17]-&gt;a2a d_hard_slice.A_cfg[18]-&gt;a2a d_hard_slice.A_cfg[19]-&gt;a2a d_hard_slice.A_cfg[20]-&gt;a2a d_hard_slice.A_cfg[21]-&gt;a2a d_hard_slice.A_cfg[22]-&gt;a2a d_hard_slice.A_cfg[23]-&gt;a2a d_hard_slice.A_cfg[24]-&gt;a2a d_hard_slice.A_cfg[25]-&gt;a2a d_hard_slice.A_cfg[26]-&gt;a2a d_hard_slice.A_cfg[27]-&gt;a2a d_hard_slice.A_cfg[28]-&gt;a2a d_hard_slice.A_cfg[29]-&gt;a2a d_hard_slice.A_cfg[30]-&gt;a2a d_hard_slice.A_cfg[31]-&gt;a2a d_hard_slice.A_cfg[32]-&gt;a2a d_hard_slice.A_cfg[33]-&gt;a2a d_hard_slice.A_cfg[34]-&gt;a2a d_hard_slice.A_cfg[35]-&gt;a2a</port>
					<port name="b">d_hard_slice.B_cfg[0]-&gt;b2b d_hard_slice.B_cfg[1]-&gt;b2b d_hard_slice.B_cfg[2]-&gt;b2b d_hard_slice.B_cfg[3]-&gt;b2b d_hard_slice.B_cfg[4]-&gt;b2b d_hard_slice.B_cfg[5]-&gt;b2b d_hard_slice.B_cfg[6]-&gt;b2b d_hard_slice.B_cfg[7]-&gt;b2b d_hard_slice.B_cfg[8]-&gt;b2b d_hard_slice.B_cfg[9]-&gt;b2b d_hard_slice.B_cfg[10]-&gt;b2b d_hard_slice.B_cfg[11]-&gt;b2b d_hard_slice.B_cfg[12]-&gt;b2b d_hard_slice.B_cfg[13]-&gt;b2b d_hard_slice.B_cfg[14]-&gt;b2b d_hard_slice.B_cfg[15]-&gt;b2b d_hard_slice.B_cfg[16]-&gt;b2b d_hard_slice.B_cfg[17]-&gt;b2b d_hard_slice.B_cfg[18]-&gt;b2b d_hard_slice.B_cfg[19]-&gt;b2b d_hard_slice.B_cfg[20]-&gt;b2b d_hard_slice.B_cfg[21]-&gt;b2b d_hard_slice.B_cfg[22]-&gt;b2b d_hard_slice.B_cfg[23]-&gt;b2b d_hard_slice.B_cfg[24]-&gt;b2b d_hard_slice.B_cfg[25]-&gt;b2b d_hard_slice.B_cfg[26]-&gt;b2b d_hard_slice.B_cfg[27]-&gt;b2b d_hard_slice.B_cfg[28]-&gt;b2b d_hard_slice.B_cfg[29]-&gt;b2b d_hard_slice.B_cfg[30]-&gt;b2b d_hard_slice.B_cfg[31]-&gt;b2b d_hard_slice.B_cfg[32]-&gt;b2b d_hard_slice.B_cfg[33]-&gt;b2b d_hard_slice.B_cfg[34]-&gt;b2b d_hard_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="out">out_2_col~0 out_2_col~1 out_2_col~2 out_2_col~3 out_2_col~4 out_2_col~5 out_2_col~6 out_2_col~7 out_2_col~8 out_2_col~9 out_2_col~10 out_2_col~11 out_2_col~12 out_2_col~13 out_2_col~14 out_2_col~15 out_2_col~16 out_2_col~17 out_2_col~18 out_2_col~19 out_2_col~20 out_2_col~21 out_2_col~22 out_2_col~23 out_2_col~24 out_2_col~25 out_2_col~26 out_2_col~27 out_2_col~28 out_2_col~29 out_2_col~30 out_2_col~31 out_2_col~32 out_2_col~33 out_2_col~34 out_2_col~35 out_2_col~36 out_2_col~37 out_2_col~38 out_2_col~39 out_2_col~40 out_2_col~41 out_2_col~42 out_2_col~43 out_2_col~44 out_2_col~45 out_2_col~46 out_2_col~47 out_2_col~48 out_2_col~49 out_2_col~50 out_2_col~51 out_2_col~52 out_2_col~53 out_2_col~54 out_2_col~55 out_2_col~56 out_2_col~57 out_2_col~58 out_2_col~59 out_2_col~60 out_2_col~61 out_2_col~62 out_2_col~63 out_2_col~64 out_2_col~65 out_2_col~66 out_2_col~67 out_2_col~68 out_2_col~69 out_2_col~70 out_2_col~71</port>
				</outputs>
				<clocks>
					<port name="clk">d_hard_slice.clk[0]-&gt;clk2clk</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="$add~1^ADD~0-0[0]" instance="clb[21]" mode="default">
		<inputs>
			<port name="I1">a~15 open b~13 open a~4 a~10 open open b~16 open open open a~11 a~2 open</port>
			<port name="I2">open b~17 a~17 open b~5 b~9 b~3 open open a~7 b~1 open open b~15 open</port>
			<port name="I3">a~8 a~12 b~12 a~0 gnd a~1 b~10 open open open b~4 open open b~14 a~16</port>
			<port name="I4">b~8 b~11 a~3 a~9 b~7 a~18 a~5 a~14 b~6 open a~6 a~13 b~2 b~0 b~18</port>
			<port name="cin">gnd</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">lab[0].cout[0]-&gt;carry_out</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$add~1^ADD~0-0[0]" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[13]-&gt;Input_feedback_I1 open open open open open open clb.I1[8]-&gt;Input_feedback_I1 clb.I1[2]-&gt;Input_feedback_I1 clb.I1[5]-&gt;Input_feedback_I1 clb.I1[12]-&gt;Input_feedback_I1 clb.I1[0]-&gt;Input_feedback_I1 open open clb.I1[4]-&gt;Input_feedback_I1</port>
				<port name="I2">open open open open open open clb.I2[1]-&gt;Input_feedback_I2 clb.I2[13]-&gt;Input_feedback_I2 clb.I2[5]-&gt;Input_feedback_I2 open clb.I2[9]-&gt;Input_feedback_I2 clb.I2[6]-&gt;Input_feedback_I2 clb.I2[4]-&gt;Input_feedback_I2 clb.I2[10]-&gt;Input_feedback_I2 clb.I2[2]-&gt;Input_feedback_I2</port>
				<port name="I3">open clb.I3[6]-&gt;Input_feedback_I3 open clb.I3[2]-&gt;Input_feedback_I3 open open open clb.I3[1]-&gt;Input_feedback_I3 clb.I3[5]-&gt;Input_feedback_I3 clb.I3[13]-&gt;Input_feedback_I3 clb.I3[10]-&gt;Input_feedback_I3 clb.I3[14]-&gt;Input_feedback_I3 clb.I3[0]-&gt;Input_feedback_I3 clb.I3[4]-&gt;Input_feedback_I3 clb.I3[3]-&gt;Input_feedback_I3</port>
				<port name="I4">clb.I4[0]-&gt;Input_feedback_I4 clb.I4[3]-&gt;Input_feedback_I4 clb.I4[1]-&gt;Input_feedback_I4 clb.I4[10]-&gt;Input_feedback_I4 clb.I4[2]-&gt;Input_feedback_I4 clb.I4[6]-&gt;Input_feedback_I4 clb.I4[11]-&gt;Input_feedback_I4 clb.I4[7]-&gt;Input_feedback_I4 clb.I4[13]-&gt;Input_feedback_I4 open clb.I4[12]-&gt;Input_feedback_I4 clb.I4[14]-&gt;Input_feedback_I4 clb.I4[5]-&gt;Input_feedback_I4 clb.I4[8]-&gt;Input_feedback_I4 clb.I4[4]-&gt;Input_feedback_I4</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open open fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">fle[9].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$add~1^ADD~0-0[0]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[13]-&gt;lutA open open open open lab.I4[8]-&gt;lutF lab.I3[14]-&gt;lutG open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-0[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-0[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="vcc" instance="lut4[0]" mode="lut4">
							<inputs>
								<port name="in">open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
							</outputs>
							<clocks />
							<block name="vcc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open</port>
								</inputs>
								<outputs>
									<port name="out">vcc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-0[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-1[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-1[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-1[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-1[0]</port>
								<port name="sumout">$add~1^ADD~0-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-2[0]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[8]-&gt;lutA open open lab.I2[13]-&gt;lutD open lab.I1[0]-&gt;lutF lab.I4[10]-&gt;lutG open</port>
					<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-2[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-2[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-2[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-2[0]</port>
								<port name="sumout">$add~1^ADD~0-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-3[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-3[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-3[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-3[0]</port>
								<port name="sumout">$add~1^ADD~0-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-4[0]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[4]-&gt;lutA open lab.I2[11]-&gt;lutC open open lab.I1[14]-&gt;lutF lab.I3[10]-&gt;lutG open</port>
					<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-4[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-4[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-4[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-4[0]</port>
								<port name="sumout">$add~1^ADD~0-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-5[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-5[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-5[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-5[0]</port>
								<port name="sumout">$add~1^ADD~0-5[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-6[0]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[12]-&gt;lutC lab.I4[5]-&gt;lutD open lab.I4[3]-&gt;lutF lab.I4[13]-&gt;lutG open</port>
					<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-6[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-6[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-6[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-6[0]</port>
								<port name="sumout">$add~1^ADD~0-6[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-7[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-7[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-7[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-7[0]</port>
								<port name="sumout">$add~1^ADD~0-7[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-8[0]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[10]-&gt;lutC lab.I4[14]-&gt;lutD open lab.I4[0]-&gt;lutF lab.I3[12]-&gt;lutG open</port>
					<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-8[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-8[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-8[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-8[0]</port>
								<port name="sumout">$add~1^ADD~0-8[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-9[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-9[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-9[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-9[0]</port>
								<port name="sumout">$add~1^ADD~0-9[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-10[0]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[8]-&gt;lutC lab.I4[1]-&gt;lutD open lab.I1[9]-&gt;lutF lab.I3[1]-&gt;lutG open</port>
					<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-10[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-10[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-10[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-10[0]</port>
								<port name="sumout">$add~1^ADD~0-10[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-11[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-11[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-11[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-11[0]</port>
								<port name="sumout">$add~1^ADD~0-11[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-12[0]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[7]-&gt;lutB lab.I1[10]-&gt;lutC lab.I4[2]-&gt;lutD open open lab.I3[3]-&gt;lutG open</port>
					<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-12[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-12[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-12[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-12[0]</port>
								<port name="sumout">$add~1^ADD~0-12[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-13[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-13[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-13[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-13[0]</port>
								<port name="sumout">$add~1^ADD~0-13[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-14[0]" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[8]-&gt;lutC lab.I4[6]-&gt;lutD open lab.I4[7]-&gt;lutF lab.I3[9]-&gt;lutG open</port>
					<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-14[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-14[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-14[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-14[0]</port>
								<port name="sumout">$add~1^ADD~0-14[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-15[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-15[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-15[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-15[0]</port>
								<port name="sumout">$add~1^ADD~0-15[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-16[0]" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[11]-&gt;lutC lab.I2[7]-&gt;lutD open lab.I1[7]-&gt;lutF lab.I3[11]-&gt;lutG open</port>
					<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-16[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-16[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-16[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-16[0]</port>
								<port name="sumout">$add~1^ADD~0-16[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-17[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-17[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-17[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-17[0]</port>
								<port name="sumout">$add~1^ADD~0-17[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-18[0]" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[14]-&gt;lutC lab.I2[6]-&gt;lutD open lab.I4[12]-&gt;lutF lab.I4[11]-&gt;lutG open</port>
					<port name="cin">fle[8].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-18[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-18[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-18[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-18[0]</port>
								<port name="sumout">$add~1^ADD~0-18[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-19[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-19[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-19[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-19[0]</port>
								<port name="sumout">$add~1^ADD~0-19[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$add~1^ADD~0-20[0]" instance="clb[22]" mode="default">
		<inputs>
			<port name="I1">open open a~19 open a~21 a~20 open a~26 open a~23 open a~31 open open open</port>
			<port name="I2">b~29 open b~35 open open open b~25 b~31 a~27 open gnd b~33 a~29 a~33 open</port>
			<port name="I3">a~30 open open a~34 b~22 b~34 b~32 a~24 a~35 open b~20 a~28 a~25 open open</port>
			<port name="I4">open b~28 b~27 b~24 open b~23 b~21 open reset b~19 a~32 b~26 a~22 open b~30</port>
			<port name="cin">$add~1^ADD~0-19[0]</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output open lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output open lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$add~1^ADD~0-20[0]" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[5]-&gt;Input_feedback_I1 clb.I1[2]-&gt;Input_feedback_I1 open open open open open open clb.I1[11]-&gt;Input_feedback_I1 open open open clb.I1[4]-&gt;Input_feedback_I1 clb.I1[9]-&gt;Input_feedback_I1 clb.I1[7]-&gt;Input_feedback_I1</port>
				<port name="I2">open open open clb.I2[13]-&gt;Input_feedback_I2 open open open clb.I2[2]-&gt;Input_feedback_I2 clb.I2[11]-&gt;Input_feedback_I2 clb.I2[10]-&gt;Input_feedback_I2 clb.I2[7]-&gt;Input_feedback_I2 clb.I2[0]-&gt;Input_feedback_I2 clb.I2[6]-&gt;Input_feedback_I2 clb.I2[8]-&gt;Input_feedback_I2 clb.I2[12]-&gt;Input_feedback_I2</port>
				<port name="I3">open lab[0].O[8]-&gt;Input_feedback_I3 open clb.I3[6]-&gt;Input_feedback_I3 open clb.I3[8]-&gt;Input_feedback_I3 clb.I3[3]-&gt;Input_feedback_I3 clb.I3[5]-&gt;Input_feedback_I3 clb.I3[4]-&gt;Input_feedback_I3 clb.I3[7]-&gt;Input_feedback_I3 open clb.I3[12]-&gt;Input_feedback_I3 clb.I3[10]-&gt;Input_feedback_I3 clb.I3[0]-&gt;Input_feedback_I3 clb.I3[11]-&gt;Input_feedback_I3</port>
				<port name="I4">clb.I4[14]-&gt;Input_feedback_I4 lab[0].O[28]-&gt;Input_feedback_I4 clb.I4[10]-&gt;Input_feedback_I4 clb.I4[2]-&gt;Input_feedback_I4 clb.I4[3]-&gt;Input_feedback_I4 clb.I4[12]-&gt;Input_feedback_I4 open open clb.I4[8]-&gt;Input_feedback_I4 clb.I4[9]-&gt;Input_feedback_I4 clb.I4[5]-&gt;Input_feedback_I4 clb.I4[6]-&gt;Input_feedback_I4 clb.I4[1]-&gt;Input_feedback_I4 open clb.I4[11]-&gt;Input_feedback_I4</port>
				<port name="cin">clb.cin[0]-&gt;carry_in</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open fle[8].out[0]-&gt;labouts1 open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 open fle[9].out[1]-&gt;labouts2 open open open open open open open open fle[8].out[2]-&gt;labouts3 open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 open fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="$add~1^ADD~0-20[0]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[1]-&gt;lutC lab.I4[9]-&gt;lutD open lab.I1[0]-&gt;lutF lab.I3[12]-&gt;lutG open</port>
					<port name="cin">lab.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-20[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-20[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-20[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-20[0]</port>
								<port name="sumout">$add~1^ADD~0-20[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-21[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-21[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-21[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-21[0]</port>
								<port name="sumout">$add~1^ADD~0-21[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-22[0]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[12]-&gt;lutC lab.I4[11]-&gt;lutD open lab.I4[5]-&gt;lutF lab.I3[8]-&gt;lutG open</port>
					<port name="cin">fle[0].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-22[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-22[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-22[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-22[0]</port>
								<port name="sumout">$add~1^ADD~0-22[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-23[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-23[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-23[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-23[0]</port>
								<port name="sumout">$add~1^ADD~0-23[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-24[0]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[13]-&gt;lutC lab.I4[10]-&gt;lutD open lab.I4[4]-&gt;lutF lab.I3[9]-&gt;lutG open</port>
					<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-24[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-24[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-24[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-24[0]</port>
								<port name="sumout">$add~1^ADD~0-24[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-25[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-25[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-25[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-25[0]</port>
								<port name="sumout">$add~1^ADD~0-25[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-26[0]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[11]-&gt;lutB lab.I2[12]-&gt;lutC open open lab.I1[14]-&gt;lutF lab.I4[14]-&gt;lutG open</port>
					<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-26[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-26[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-26[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-26[0]</port>
								<port name="sumout">$add~1^ADD~0-26[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-27[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-27[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-27[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-27[0]</port>
								<port name="sumout">$add~1^ADD~0-27[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-28[0]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[13]-&gt;lutC lab.I4[3]-&gt;lutD open lab.I4[12]-&gt;lutF lab.I3[14]-&gt;lutG open</port>
					<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-28[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-28[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-28[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-28[0]</port>
								<port name="sumout">$add~1^ADD~0-28[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-29[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-29[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-29[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-29[0]</port>
								<port name="sumout">$add~1^ADD~0-29[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-30[0]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I2[14]-&gt;lutC lab.I2[11]-&gt;lutD open lab.I4[0]-&gt;lutF lab.I3[13]-&gt;lutG open</port>
					<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-30[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-30[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-30[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-30[0]</port>
								<port name="sumout">$add~1^ADD~0-30[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-31[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-31[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-31[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-31[0]</port>
								<port name="sumout">$add~1^ADD~0-31[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-32[0]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open lab.I1[8]-&gt;lutC lab.I2[10]-&gt;lutD open lab.I4[2]-&gt;lutF lab.I3[3]-&gt;lutG open</port>
					<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-32[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-32[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-32[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-32[0]</port>
								<port name="sumout">$add~1^ADD~0-32[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-33[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[5]-&gt;lut5_inputs_22 fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-33[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-33[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-33[0]</port>
								<port name="sumout">$add~1^ADD~0-33[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-34[0]" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open lab.I2[3]-&gt;lutC lab.I2[8]-&gt;lutD open open lab.I3[7]-&gt;lutG open</port>
					<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-34[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;lut5_inputs_1 fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-34[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut4_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-34[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-34[0]</port>
								<port name="sumout">$add~1^ADD~0-34[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-35[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">open arithmetic[0].out[1]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-35[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">open adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut4_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-35[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-35[0]</port>
								<port name="sumout">$add~1^ADD~0-35[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="$add~1^ADD~0-36[0]" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[5]-&gt;lutA lab.I2[9]-&gt;lutB open lab.I2[7]-&gt;lutD open open open open</port>
					<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;lut5_outputs_1 open ble5[1].out[0]-&gt;lut5_outputs_2 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$add~1^ADD~0-36[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">fle.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-36[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut4_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-36[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">$add~1^ADD~0-36[0]</port>
								<port name="sumout">$add~1^ADD~0-36[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$add~1^ADD~0-37~dummy_output~37~0" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3 open</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$add~1^ADD~0-37~dummy_output~37~0" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout open</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut4_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="$add~1^ADD~0-37~dummy_output~37~0" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">$add~1^ADD~0-37[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
			<block name="n2138" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[8]-&gt;lutA open open lab.I4[1]-&gt;lutD open open lab.I3[1]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n2138" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2138" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2138" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2138" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2138</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~36" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~36</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2133" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2133" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2133" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2133" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2133</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~35" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~35</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="dual_port_ram^MEM~1^out1~0" instance="memory[23]" mode="mem_1024x20_dp">
		<inputs>
			<port name="addr1">open open open open open open open open open open open</port>
			<port name="addr2">open open open open open open open open open open open</port>
			<port name="data">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="we1">open</port>
			<port name="we2">open</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open mem_1024x20_dp[0].out1[12]-&gt;dataout1 open open open open open open open open open open open open open open open open open open open mem_1024x20_dp[0].out2[12]-&gt;dataout2 open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dual_port_ram^MEM~1^out1~0" instance="mem_1024x20_dp[0]" mode="memory_slice">
			<inputs>
				<port name="addr1">open open open open open open open open open open</port>
				<port name="addr2">open open open open open open open open open open</port>
				<port name="data1">open open open open open open open open open open open open open open open open open open open open</port>
				<port name="data2">open open open open open open open open open open open open open open open open open open open open</port>
				<port name="we1">open</port>
				<port name="we2">open</port>
			</inputs>
			<outputs>
				<port name="out1">open open open open open open open open open open open open memory_slice[12].out1[0]-&gt;direct82 open open open open open open open</port>
				<port name="out2">open open open open open open open open open open open open memory_slice[12].out2[0]-&gt;direct83 open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="clk">memory.clk[0]-&gt;clk</port>
			</clocks>
			<block name="open" instance="memory_slice[0]" />
			<block name="open" instance="memory_slice[1]" />
			<block name="open" instance="memory_slice[2]" />
			<block name="open" instance="memory_slice[3]" />
			<block name="open" instance="memory_slice[4]" />
			<block name="open" instance="memory_slice[5]" />
			<block name="open" instance="memory_slice[6]" />
			<block name="open" instance="memory_slice[7]" />
			<block name="open" instance="memory_slice[8]" />
			<block name="open" instance="memory_slice[9]" />
			<block name="open" instance="memory_slice[10]" />
			<block name="open" instance="memory_slice[11]" />
			<block name="dual_port_ram^MEM~1^out1~0" instance="memory_slice[12]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">open open open open open open open open open open</port>
					<port name="addr2">open open open open open open open open open open</port>
					<port name="data1">open</port>
					<port name="data2">open</port>
					<port name="we1">open</port>
					<port name="we2">open</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~1^out1~0</port>
					<port name="out2">dual_port_ram^MEM~1^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct96_12</port>
				</clocks>
			</block>
			<block name="open" instance="memory_slice[13]" />
			<block name="open" instance="memory_slice[14]" />
			<block name="open" instance="memory_slice[15]" />
			<block name="open" instance="memory_slice[16]" />
			<block name="open" instance="memory_slice[17]" />
			<block name="open" instance="memory_slice[18]" />
			<block name="open" instance="memory_slice[19]" />
		</block>
	</block>
	<block name="dual_port_ram^MEM~2^out1~0" instance="memory[24]" mode="mem_1024x20_dp">
		<inputs>
			<port name="addr1">open open open open open open open open open open open</port>
			<port name="addr2">open open open open open open open open open open open</port>
			<port name="data">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="we1">open</port>
			<port name="we2">open</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open mem_1024x20_dp[0].out1[12]-&gt;dataout1 open open open open open open open open open open open open open open open open open open open mem_1024x20_dp[0].out2[12]-&gt;dataout2 open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dual_port_ram^MEM~2^out1~0" instance="mem_1024x20_dp[0]" mode="memory_slice">
			<inputs>
				<port name="addr1">open open open open open open open open open open</port>
				<port name="addr2">open open open open open open open open open open</port>
				<port name="data1">open open open open open open open open open open open open open open open open open open open open</port>
				<port name="data2">open open open open open open open open open open open open open open open open open open open open</port>
				<port name="we1">open</port>
				<port name="we2">open</port>
			</inputs>
			<outputs>
				<port name="out1">open open open open open open open open open open open open memory_slice[12].out1[0]-&gt;direct82 open open open open open open open</port>
				<port name="out2">open open open open open open open open open open open open memory_slice[12].out2[0]-&gt;direct83 open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="clk">memory.clk[0]-&gt;clk</port>
			</clocks>
			<block name="open" instance="memory_slice[0]" />
			<block name="open" instance="memory_slice[1]" />
			<block name="open" instance="memory_slice[2]" />
			<block name="open" instance="memory_slice[3]" />
			<block name="open" instance="memory_slice[4]" />
			<block name="open" instance="memory_slice[5]" />
			<block name="open" instance="memory_slice[6]" />
			<block name="open" instance="memory_slice[7]" />
			<block name="open" instance="memory_slice[8]" />
			<block name="open" instance="memory_slice[9]" />
			<block name="open" instance="memory_slice[10]" />
			<block name="open" instance="memory_slice[11]" />
			<block name="dual_port_ram^MEM~2^out1~0" instance="memory_slice[12]">
				<attributes />
				<parameters />
				<inputs>
					<port name="addr1">open open open open open open open open open open</port>
					<port name="addr2">open open open open open open open open open open</port>
					<port name="data1">open</port>
					<port name="data2">open</port>
					<port name="we1">open</port>
					<port name="we2">open</port>
				</inputs>
				<outputs>
					<port name="out1">dual_port_ram^MEM~2^out1~0</port>
					<port name="out2">dual_port_ram^MEM~2^out2~1</port>
				</outputs>
				<clocks>
					<port name="clk">mem_1024x20_dp.clk[0]-&gt;direct96_12</port>
				</clocks>
			</block>
			<block name="open" instance="memory_slice[13]" />
			<block name="open" instance="memory_slice[14]" />
			<block name="open" instance="memory_slice[15]" />
			<block name="open" instance="memory_slice[16]" />
			<block name="open" instance="memory_slice[17]" />
			<block name="open" instance="memory_slice[18]" />
			<block name="open" instance="memory_slice[19]" />
		</block>
	</block>
	<block name="n1958" instance="clb[25]" mode="default">
		<inputs>
			<port name="I1">open $add~1^ADD~0-14[1] open $add~1^ADD~0-16[1] open $add~1^ADD~0-18[1] open $add~1^ADD~0-8[1] open $add~1^ADD~0-6[1] open $add~1^ADD~0-11[1] open $add~1^ADD~0-7[1] open</port>
			<port name="I2">open open $add~1^ADD~0-12[1] open $add~1^ADD~0-15[1] $add~1^ADD~0-35[1] $add~1^ADD~0-19[1] open $add~1^ADD~0-10[1] open open open $add~1^ADD~0-1[1] open open</port>
			<port name="I3">open $add~1^ADD~0-17[1] open $add~1^ADD~0-5[1] open $add~1^ADD~0-9[1] open open open $add~1^ADD~0-2[1] open open open reset open</port>
			<port name="I4">open open open open open open open open $add~1^ADD~0-4[1] open $add~1^ADD~0-3[1] open $add~1^ADD~0-13[1] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output lab[0].O[17]-&gt;output lab[0].O[18]-&gt;output lab[0].O[19]-&gt;output open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output lab[0].O[38]-&gt;output lab[0].O[39]-&gt;output</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="n1958" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[11]-&gt;Input_feedback_I1 clb.I1[3]-&gt;Input_feedback_I1 open open open open clb.I1[9]-&gt;Input_feedback_I1 open open open open clb.I1[5]-&gt;Input_feedback_I1 clb.I1[1]-&gt;Input_feedback_I1 clb.I1[13]-&gt;Input_feedback_I1 clb.I1[7]-&gt;Input_feedback_I1</port>
				<port name="I2">clb.I2[5]-&gt;Input_feedback_I2 open open open open clb.I2[12]-&gt;Input_feedback_I2 clb.I2[2]-&gt;Input_feedback_I2 open clb.I2[6]-&gt;Input_feedback_I2 open open clb.I2[8]-&gt;Input_feedback_I2 clb.I2[4]-&gt;Input_feedback_I2 open open</port>
				<port name="I3">clb.I3[5]-&gt;Input_feedback_I3 open clb.I3[3]-&gt;Input_feedback_I3 open clb.I3[9]-&gt;Input_feedback_I3 open clb.I3[13]-&gt;Input_feedback_I3 open open open open open clb.I3[1]-&gt;Input_feedback_I3 open open</port>
				<port name="I4">open open open open open open open open open open open clb.I4[12]-&gt;Input_feedback_I4 open clb.I4[8]-&gt;Input_feedback_I4 clb.I4[10]-&gt;Input_feedback_I4</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 fle[7].out[1]-&gt;labouts2 fle[8].out[1]-&gt;labouts2 fle[9].out[1]-&gt;labouts2 open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 fle[8].out[3]-&gt;labouts4 fle[9].out[3]-&gt;labouts4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="n1958" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open open lab.I2[5]-&gt;lutD open open open lab.I2[8]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n1958" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n1958" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1958" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1958" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1958</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~0" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2048" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2048" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2048" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2048" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2048</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~18" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~18</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n2043" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open lab.I1[11]-&gt;lutC open open open open lab.I3[12]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n2043" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2043" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2043" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2043" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2043</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~17" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~17</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2038" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2038" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2038" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2038" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2038</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~16" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~16</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n2033" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open lab.I1[1]-&gt;lutC open open open open lab.I2[12]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n2033" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2033" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2033" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2033" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2033</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~15" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~15</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2028" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2028" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2028" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2028" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2028</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~14" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~14</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n2023" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open lab.I1[12]-&gt;lutC open open open lab.I4[11]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n2023" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2023" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2023" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2023" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2023</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~13" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~13</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2018" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2018" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2018" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2018" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2018</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~12" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~12</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n2013" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open open lab.I2[6]-&gt;lutD open lab.I1[0]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n2013" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2013" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2013" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2013" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2013</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~11" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~11</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2008" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2008" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2008" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2008" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2008</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~10" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~10</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n1993" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open lab.I3[6]-&gt;lutB open open lab.I1[13]-&gt;lutE lab.I1[14]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n1988" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[1]-&gt;lut5_reg2 open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n1988" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1988" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1988" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1988</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~6" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~6</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n1993" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">fle.in[1]-&gt;lut5_reg2 open fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n1993" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1993" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1993" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1993</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~7" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~7</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n2003" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open open lab.I2[11]-&gt;lutD open open lab.I3[0]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n2003" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2003" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2003" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2003" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2003</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~9" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~9</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n1998" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n1998" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1998" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1998" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1998</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~8" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~8</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n1983" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open lab.I1[6]-&gt;lutC open open open open lab.I3[2]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n1983" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n1983" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1983" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1983" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1983</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~5" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~5</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n1978" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n1978" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1978" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1978" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1978</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~4" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~4</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n1973" instance="fle[8]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open open lab.I4[13]-&gt;lutD open open lab.I4[14]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n1973" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n1973" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1973" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1973" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1973</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~3" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n1968" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n1968" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1968" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1968" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1968</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~2" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n1963" instance="fle[9]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I3[6]-&gt;lutA open open open lab.I3[4]-&gt;lutE open open lab.I2[0]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n1963" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n1963" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n1963" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n1963" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n1963</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~1" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2128" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2128" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2128" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2128" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2128</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~34" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~34</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n2053" instance="clb[26]" mode="default">
		<inputs>
			<port name="I1">open $add~1^ADD~0-24[1] open $add~1^ADD~0-20[1] open open open $add~1^ADD~0-29[1] open $add~1^ADD~0-31[1] open $add~1^ADD~0-27[1] open $add~1^ADD~0-25[1] open</port>
			<port name="I2">open open $add~1^ADD~0-33[1] open $add~1^ADD~0-34[1] open $add~1^ADD~0-30[1] open open open open open $add~1^ADD~0-26[1] open open</port>
			<port name="I3">open open open open open open open $add~1^ADD~0-32[1] open open open $add~1^ADD~0-22[1] open open open</port>
			<port name="I4">open open open open open open $add~1^ADD~0-23[1] open open open $add~1^ADD~0-28[1] reset open open $add~1^ADD~0-21[1]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output lab[0].O[11]-&gt;output lab[0].O[12]-&gt;output lab[0].O[13]-&gt;output lab[0].O[14]-&gt;output lab[0].O[15]-&gt;output lab[0].O[16]-&gt;output open open open open open open open open open open open open open lab[0].O[30]-&gt;output lab[0].O[31]-&gt;output lab[0].O[32]-&gt;output lab[0].O[33]-&gt;output lab[0].O[34]-&gt;output lab[0].O[35]-&gt;output lab[0].O[36]-&gt;output lab[0].O[37]-&gt;output open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="n2053" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">clb.I1[11]-&gt;Input_feedback_I1 clb.I1[9]-&gt;Input_feedback_I1 open open open open open open open open open clb.I1[3]-&gt;Input_feedback_I1 clb.I1[7]-&gt;Input_feedback_I1 clb.I1[1]-&gt;Input_feedback_I1 clb.I1[13]-&gt;Input_feedback_I1</port>
				<port name="I2">open open clb.I2[2]-&gt;Input_feedback_I2 open open clb.I2[12]-&gt;Input_feedback_I2 open open clb.I2[4]-&gt;Input_feedback_I2 open open open clb.I2[6]-&gt;Input_feedback_I2 open open</port>
				<port name="I3">open open open open open clb.I3[7]-&gt;Input_feedback_I3 open clb.I3[11]-&gt;Input_feedback_I3 open open open open open open open</port>
				<port name="I4">open clb.I4[11]-&gt;Input_feedback_I4 open open open open open open open open open clb.I4[10]-&gt;Input_feedback_I4 open clb.I4[6]-&gt;Input_feedback_I4 clb.I4[14]-&gt;Input_feedback_I4</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 fle[1].out[1]-&gt;labouts2 fle[2].out[1]-&gt;labouts2 fle[3].out[1]-&gt;labouts2 fle[4].out[1]-&gt;labouts2 fle[5].out[1]-&gt;labouts2 fle[6].out[1]-&gt;labouts2 open open open open open open open open open open open open open fle[0].out[3]-&gt;labouts4 fle[1].out[3]-&gt;labouts4 fle[2].out[3]-&gt;labouts4 fle[3].out[3]-&gt;labouts4 fle[4].out[3]-&gt;labouts4 fle[5].out[3]-&gt;labouts4 fle[6].out[3]-&gt;labouts4 fle[7].out[3]-&gt;labouts4 open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clock</port>
			</clocks>
			<block name="n2053" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open open open lab.I1[11]-&gt;lutE open open lab.I2[8]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n2053" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2053" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2053" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2053" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2053</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~19" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~19</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2123" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2123" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2123" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2123" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2123</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~33" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~33</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n2118" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open lab.I2[2]-&gt;lutC open open open lab.I3[5]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n2118" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2118" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2118" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2118" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2118</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~32" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~32</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2113" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2113" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2113" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2113" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2113</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~31" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~31</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n2108" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open lab.I1[1]-&gt;lutC open open open open lab.I2[12]-&gt;lutH</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n2108" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2108" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2108" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2108" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2108</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~30" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~30</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2103" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open open fle.in[7]-&gt;lut5_inputs_22</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2103" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2103" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2103" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2103</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~29" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~29</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n2098" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open lab.I1[12]-&gt;lutC open open open lab.I4[11]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n2098" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open fle.in[2]-&gt;lut5_inputs_1 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2098" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2098" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2098" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2098</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~28" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~28</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2093" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2093" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2093" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2093" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2093</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~27" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~27</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n2088" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open open lab.I2[5]-&gt;lutD open lab.I1[0]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n2083" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open fle.in[3]-&gt;lut5_inputs_1 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2083" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2083" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2083" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2083</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~25" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~25</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2088" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2088" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2088" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2088" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2088</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~26" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~26</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n2078" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open open open lab.I1[14]-&gt;lutE lab.I1[13]-&gt;lutF open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n2078" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2078" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2078" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2078" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2078</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~24" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~24</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2073" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 fle.in[5]-&gt;lut5_inputs_22 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2073" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2073" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in flut5.in[2]-&gt;lut5_in open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2073" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2073</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~23" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~23</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n2068" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open open open lab.I3[7]-&gt;lutE open lab.I4[13]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="n2063" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">fle.in[0]-&gt;lut5_reg1 open open open fle.in[4]-&gt;lut5_inputs_1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2063" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2063" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;lut5_in open open open flut5.in[4]-&gt;lut5_in</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2063" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2063</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~21" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~21</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n2068" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2068" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2068" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2068" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2068</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~22" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~22</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="n2058" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">lab.I4[1]-&gt;lutA open open open open open lab.I4[14]-&gt;lutG open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open open open ble5[1].out[1]-&gt;lut5_outputs_2</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">lab.clk[0]-&gt;clks</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n2058" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open fle.in[0]-&gt;lut5_reg1 open fle.in[6]-&gt;lut5_inputs_22 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clock</port>
					</clocks>
					<block name="n2058" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">open ff[1].Q[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n2058" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;lut5_in open flut5.in[3]-&gt;lut5_in open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n2058" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n2058</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="$sdff~0^Q~20" instance="ff[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;lut5_ff</port>
							</inputs>
							<outputs>
								<port name="Q">$sdff~0^Q~20</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="gnd" instance="clb[27]" mode="default">
		<inputs>
			<port name="I1">open open open open open open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open lab[0].O[10]-&gt;output open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="gnd" instance="lab[0]" mode="default">
			<inputs>
				<port name="I1">open open open open open open open open open open open open open open open</port>
				<port name="I2">open open open open open open open open open open open open open open open</port>
				<port name="I3">open open open open open open open open open open open open open open open</port>
				<port name="I4">open open open open open open open open open open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;labouts2 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="gnd" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[0].out[1]-&gt;lut5_outputs_1 open open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="gnd" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open flut5[0].out[1]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="gnd" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">open lut5[0].out[0]-&gt;out_mux</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="gnd" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="gnd" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">gnd</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
						<block name="open" instance="ff[1]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
			<block name="open" instance="fle[1]" />
			<block name="open" instance="fle[2]" />
			<block name="open" instance="fle[3]" />
			<block name="open" instance="fle[4]" />
			<block name="open" instance="fle[5]" />
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
			<block name="open" instance="fle[8]" />
			<block name="open" instance="fle[9]" />
		</block>
	</block>
	<block name="out:out_0_col~31" instance="io[28]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~12" instance="io[29]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~11" instance="io[30]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~32" instance="io[31]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~32</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~32" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~33" instance="io[32]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~33</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~33" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~10" instance="io[33]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~28" instance="io[34]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~9" instance="io[35]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~29" instance="io[36]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~27" instance="io[37]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~30" instance="io[38]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~8" instance="io[39]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~25" instance="io[40]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~26" instance="io[41]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~54" instance="io[42]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~54</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~54" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~53" instance="io[43]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~53</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~53" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~19" instance="io[44]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~52" instance="io[45]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~52</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~52" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~17" instance="io[46]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~1" instance="io[47]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~7" instance="io[48]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~51" instance="io[49]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~51</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~51" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~23" instance="io[50]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~50" instance="io[51]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~50</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~50" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~24" instance="io[52]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~61" instance="io[53]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~61</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~61" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~58" instance="io[54]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~58</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~58" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~60" instance="io[55]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~60</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~60" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~18" instance="io[56]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~59" instance="io[57]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~59</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~59" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~49" instance="io[58]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~49</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~49" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~64" instance="io[59]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~64</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~64" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~63" instance="io[60]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~63</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~63" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~62" instance="io[61]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~62</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~62" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~8" instance="io[62]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~6" instance="io[63]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~5" instance="io[64]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~4" instance="io[65]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~3" instance="io[66]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~2" instance="io[67]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~1" instance="io[68]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~0" instance="io[69]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~9" instance="io[70]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~0" instance="io[71]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~71" instance="io[72]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~71</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~71" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~70" instance="io[73]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~70</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~70" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~69" instance="io[74]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~69</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~69" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~68" instance="io[75]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~68</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~68" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~67" instance="io[76]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~67</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~67" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~66" instance="io[77]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~66</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~66" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~7" instance="io[78]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~65" instance="io[79]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~65</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~65" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~43" instance="io[80]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~43</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~43" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~44" instance="io[81]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~44</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~44" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~45" instance="io[82]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~45</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~45" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~46" instance="io[83]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~46</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~46" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~47" instance="io[84]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~47</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~47" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~48" instance="io[85]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~48</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~48" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~57" instance="io[86]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~57</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~57" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~3" instance="io[87]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~4" instance="io[88]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~35" instance="io[89]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~35</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~35" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~36" instance="io[90]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~36</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~36" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~37" instance="io[91]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~37</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~37" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~41" instance="io[92]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~41</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~41" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~56" instance="io[93]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~56</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~56" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~2" instance="io[94]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~5" instance="io[95]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~6" instance="io[96]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~38" instance="io[97]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~38</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~38" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~39" instance="io[98]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~39</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~39" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~40" instance="io[99]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~40</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~40" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~42" instance="io[100]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~42</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~42" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~10" instance="io[101]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~71" instance="io[102]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~71</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~71" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~70" instance="io[103]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~70</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~70" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~69" instance="io[104]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~69</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~69" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~68" instance="io[105]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~68</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~68" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~67" instance="io[106]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~67</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~67" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~66" instance="io[107]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~66</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~66" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~65" instance="io[108]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~65</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~65" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~64" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~64</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~64" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~63" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~63</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~63" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~62" instance="io[111]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~62</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~62" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~61" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~61</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~61" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~60" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~60</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~60" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~59" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~59</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~59" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~58" instance="io[115]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~58</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~58" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~57" instance="io[116]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~57</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~57" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~56" instance="io[117]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~56</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~56" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~55" instance="io[118]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~55</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~55" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~54" instance="io[119]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~54</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~54" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~53" instance="io[120]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~53</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~53" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~52" instance="io[121]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~52</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~52" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~51" instance="io[122]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~51</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~51" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~50" instance="io[123]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~50</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~50" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~11" instance="io[124]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~49" instance="io[125]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~49</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~49" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~48" instance="io[126]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~48</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~48" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~47" instance="io[127]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~47</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~47" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~46" instance="io[128]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~46</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~46" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~45" instance="io[129]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~45</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~45" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~44" instance="io[130]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~44</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~44" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~43" instance="io[131]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~43</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~43" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~42" instance="io[132]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~42</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~42" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~41" instance="io[133]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~41</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~41" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~40" instance="io[134]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~40</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~40" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~39" instance="io[135]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~39</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~39" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~38" instance="io[136]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~38</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~38" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~37" instance="io[137]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~37</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~37" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~36" instance="io[138]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~36</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~36" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~35" instance="io[139]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~35</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~35" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~34" instance="io[140]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~34</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~34" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~33" instance="io[141]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~33</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~33" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~32" instance="io[142]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~32</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~32" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~31" instance="io[143]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~30" instance="io[144]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~29" instance="io[145]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~28" instance="io[146]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~27" instance="io[147]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~26" instance="io[148]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~25" instance="io[149]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~24" instance="io[150]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~23" instance="io[151]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~22" instance="io[152]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~21" instance="io[153]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~20" instance="io[154]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~19" instance="io[155]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~18" instance="io[156]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~12" instance="io[157]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~17" instance="io[158]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~16" instance="io[159]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~15" instance="io[160]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~14" instance="io[161]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~13" instance="io[162]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~12" instance="io[163]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~11" instance="io[164]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~10" instance="io[165]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~9" instance="io[166]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~8" instance="io[167]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~7" instance="io[168]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~6" instance="io[169]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~13" instance="io[170]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~5" instance="io[171]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~4" instance="io[172]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~3" instance="io[173]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~2" instance="io[174]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~1" instance="io[175]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_2_col~0" instance="io[176]" mode="outpad">
		<inputs>
			<port name="outpad">out_2_col~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_2_col~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~71" instance="io[177]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~71</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~71" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~70" instance="io[178]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~70</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~70" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~69" instance="io[179]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~69</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~69" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~68" instance="io[180]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~68</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~68" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~67" instance="io[181]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~67</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~67" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~66" instance="io[182]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~66</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~66" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~65" instance="io[183]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~65</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~65" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~64" instance="io[184]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~64</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~64" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~63" instance="io[185]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~63</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~63" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~62" instance="io[186]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~62</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~62" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~61" instance="io[187]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~61</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~61" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~60" instance="io[188]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~60</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~60" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~59" instance="io[189]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~59</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~59" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~58" instance="io[190]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~58</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~58" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~57" instance="io[191]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~57</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~57" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~56" instance="io[192]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~56</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~56" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~55" instance="io[193]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~55</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~55" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~54" instance="io[194]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~54</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~54" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~53" instance="io[195]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~53</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~53" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~52" instance="io[196]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~52</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~52" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~51" instance="io[197]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~51</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~51" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~50" instance="io[198]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~50</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~50" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~49" instance="io[199]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~49</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~49" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~48" instance="io[200]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~48</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~48" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~47" instance="io[201]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~47</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~47" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~46" instance="io[202]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~46</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~46" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~14" instance="io[203]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~45" instance="io[204]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~45</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~45" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~44" instance="io[205]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~44</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~44" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~43" instance="io[206]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~43</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~43" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~42" instance="io[207]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~42</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~42" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~41" instance="io[208]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~41</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~41" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~40" instance="io[209]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~40</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~40" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~39" instance="io[210]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~39</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~39" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~38" instance="io[211]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~38</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~38" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~37" instance="io[212]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~37</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~37" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~36" instance="io[213]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~36</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~36" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~35" instance="io[214]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~35</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~35" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~34" instance="io[215]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~34</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~34" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~33" instance="io[216]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~33</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~33" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~32" instance="io[217]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~32</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~32" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~31" instance="io[218]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~30" instance="io[219]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~29" instance="io[220]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~28" instance="io[221]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~27" instance="io[222]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~26" instance="io[223]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~25" instance="io[224]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~24" instance="io[225]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~23" instance="io[226]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~22" instance="io[227]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~21" instance="io[228]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~20" instance="io[229]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~19" instance="io[230]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~18" instance="io[231]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~17" instance="io[232]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~16" instance="io[233]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_1_col~15" instance="io[234]" mode="outpad">
		<inputs>
			<port name="outpad">out_1_col~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_1_col~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~16" instance="io[235]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~15" instance="io[236]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~21" instance="io[237]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~22" instance="io[238]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~14" instance="io[239]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~13" instance="io[240]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~55" instance="io[241]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~55</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~55" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~20" instance="io[242]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:out_0_col~34" instance="io[243]" mode="outpad">
		<inputs>
			<port name="outpad">out_0_col~34</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:out_0_col~34" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="b~34" instance="io[244]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~34" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~34</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~35" instance="io[245]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~35" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~35</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="reset" instance="io[246]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="reset" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">reset</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~33" instance="io[247]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~33" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~33</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~8" instance="io[248]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~19" instance="io[249]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~30" instance="io[250]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~5" instance="io[251]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~16" instance="io[252]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~27" instance="io[253]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~30" instance="io[254]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~31" instance="io[255]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~32" instance="io[256]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~32" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~32</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~0" instance="io[257]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~1" instance="io[258]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~2" instance="io[259]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~3" instance="io[260]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~4" instance="io[261]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~5" instance="io[262]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~6" instance="io[263]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~7" instance="io[264]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~9" instance="io[265]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~10" instance="io[266]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~11" instance="io[267]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~12" instance="io[268]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~13" instance="io[269]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~14" instance="io[270]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~15" instance="io[271]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~16" instance="io[272]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~17" instance="io[273]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~18" instance="io[274]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~20" instance="io[275]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~21" instance="io[276]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~22" instance="io[277]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~23" instance="io[278]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~24" instance="io[279]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~25" instance="io[280]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~26" instance="io[281]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~27" instance="io[282]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~28" instance="io[283]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~29" instance="io[284]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~31" instance="io[285]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~32" instance="io[286]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~32" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~32</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~33" instance="io[287]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~33" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~33</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~34" instance="io[288]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~34" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~34</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a~35" instance="io[289]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="a~35" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a~35</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~0" instance="io[290]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~1" instance="io[291]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~2" instance="io[292]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~3" instance="io[293]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~4" instance="io[294]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~6" instance="io[295]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~7" instance="io[296]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~8" instance="io[297]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~9" instance="io[298]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~10" instance="io[299]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~11" instance="io[300]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~12" instance="io[301]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~13" instance="io[302]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~14" instance="io[303]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~15" instance="io[304]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~17" instance="io[305]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~18" instance="io[306]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~19" instance="io[307]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~20" instance="io[308]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~21" instance="io[309]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~22" instance="io[310]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~23" instance="io[311]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~24" instance="io[312]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~25" instance="io[313]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~26" instance="io[314]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~28" instance="io[315]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b~29" instance="io[316]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="b~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="clk" instance="io[317]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
