           
           Efinix FPGA Placement and Routing.
           Version: 2024.1.163 
           Compiled: Jun 25 2024.
           
           Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.

           
           The Tool Is Based on VPR of University of Toronto,
           a free open source code under MIT license.
           
           
INFO     : Running Placement and Routing for Family "Trion", Device "T120F324" ...
           
           ***** Beginning stage netlist pre-processing ... *****
INFO     : Successfully Read in Verific binary Netlist dump file "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.vdb".
INFO     : ***** Beginning VDB Netlist Checker ... *****
INFO     : VDB Netlist Checker took 0.00120024 seconds.
INFO     : 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 253.548 MB, end = 253.548 MB, delta = 0 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 130.988 MB, end = 130.988 MB, delta = 0 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 2499.46 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Reading core interface constraints file "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.interface.csv"
INFO     : Successfully read core interface constraints file "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.interface.csv"
INFO     : Found 0 constant generator nets.
INFO     : Pass 0: Swept away 0 nets with no fanout.
INFO     : Pass 0: Swept away 0 blocks with no fanout.
INFO     : Swept away 0 nets and 0 blocks in total.
INFO     : Removed 0 LUT buffers
INFO     : Successfully created VPR logical netlist from Verific binary DataBase file "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.vdb".
INFO     : Netlist pre-processing took 0.00360442 seconds.
INFO     : 	Netlist pre-processing took 0 seconds (approximately) in total CPU time.
INFO     : Netlist pre-processing virtual memory usage: begin = 253.548 MB, end = 253.548 MB, delta = 0 MB
INFO     : Netlist pre-processing resident set memory usage: begin = 130.36 MB, end = 130.988 MB, delta = 0.628 MB
INFO     : 	Netlist pre-processing peak resident set memory usage = 2499.46 MB
           ***** Ending stage netlist pre-processing *****
           
           ***** Beginning stage pre-packing ... *****
           ***** Ending stage pre-packing *****
           
           ***** Beginning stage packing ... *****
INFO     : Generate proto netlist for file "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/work_pnr/LED_BLINKING_DEMO.net_proto" took 0.000204 seconds
INFO     : Creating IO constraints file '/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/work_pnr/LED_BLINKING_DEMO.io_place'
INFO     : Packing took 0.00409624 seconds.
INFO     : 	Packing took 0 seconds (approximately) in total CPU time.
INFO     : Packing virtual memory usage: begin = 253.548 MB, end = 253.548 MB, delta = 0 MB
INFO     : Packing resident set memory usage: begin = 131.116 MB, end = 131.116 MB, delta = 0 MB
INFO     : 	Packing peak resident set memory usage = 2499.46 MB
           ***** Ending stage packing *****
           
           ***** Beginning stage packed netlist loading ... *****
INFO     : Read proto netlist file /home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/work_pnr/LED_BLINKING_DEMO.net_proto
INFO     : Read proto netlist for file "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/work_pnr/LED_BLINKING_DEMO.net_proto" took 4.9e-05 seconds
INFO     : Setup net and block data structure took 0.001241 seconds
INFO     : Packed netlist loading took 0.0140678 seconds.
INFO     : 	Packed netlist loading took 0.01 seconds (approximately) in total CPU time.
INFO     : Packed netlist loading virtual memory usage: begin = 253.548 MB, end = 253.548 MB, delta = 0 MB
INFO     : Packed netlist loading resident set memory usage: begin = 131.116 MB, end = 131.3 MB, delta = 0.184 MB
INFO     : 	Packed netlist loading peak resident set memory usage = 2499.46 MB
           ***** Ending stage packed netlist loading *****
           
           ***** Beginning stage pre-placement ... *****
           
           ***** Ending stage pre-placement *****
           
INFO     : No SDC file found.  Using default timing constraint of 1 ns.
INFO     : NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.
INFO     : Creating clock 'clk_in' with 1 sources
           ***** Beginning stage initial placement ... *****
INFO     : Reading core interface constraints file "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.interface.csv"
INFO     : Successfully read core interface constraints file "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.interface.csv"
INFO     : Writing IO placement constraints to "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.interface.io"
INFO     : Reading placement constraints from '/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.interface.io'.
INFO     : Reading placement constraints from '/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/work_pnr/LED_BLINKING_DEMO.io_place'.
           ***** Ending stage initial placement *****
           
           ***** Beginning stage placement ... *****
INFO     : Create /home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO_after_qp.qdelay
INFO     : QPLACER STATIC DB USAGE DISABLED
INFO     : Starting Global Placer with 6 threads ...
            ----------     -------  --------------     -------
             Iteration       WHPWL Worst Slack (ps) Convergence
            ----------     -------  --------------     -------
INFO     :           1          72           -2015        93.5%
INFO     :           2          73           -2015        93.5%
INFO     :           3          72           -1634        94.2%
INFO     :           4          72           -2015        94.2%
INFO     :           5          74           -2015        94.2%
INFO     :           6          74           -2015        94.2%
INFO     :           7          72           -2015        94.2%
INFO     :           8          73           -2015        94.2%
INFO     :           9          75           -2015        94.2%
INFO     :          10          73           -2015        95.2%
INFO     :          11          72           -2050        96.9%
INFO     :          12          72           -2050        98.9%
INFO     :          13          72           -2572        99.9%
INFO     :          14          72           -2572        99.9%
INFO     :          15          72           -2572       100.0%
INFO     :          16          72           -2571       100.0%
INFO     :          17          72           -2571       100.0%
INFO     : Starting Annealer
            ----------     -------  --------------     -------
             Iteration       WHPWL  Delay Max (ps)     R Limit
            ----------     -------  --------------     -------
INFO     :           0          72            3415        30.0
INFO     :           1          81            2858        30.0
INFO     :           2         104            2858        30.0
INFO     :           3         102            2858        30.0
INFO     :           4         107            2858        30.0
INFO     :           5         112            2858        30.0
INFO     :           6         114            2858        30.0
INFO     :           7         114            2858        30.0
INFO     :           8         114            2858        30.0
INFO     :           9         115            2858        30.0
INFO     :          10         115            2858        30.0
INFO     :          11         115            2858        30.0
INFO     :          12         115            2858        30.0
INFO     :          13         114            2858        30.0
INFO     :          14         115            2858        30.0
INFO     :          15         116            2858        30.0
INFO     :          16         116            2858        30.0
INFO     :          17         116            2858        30.0
INFO     :          18         116            2858        30.0
INFO     :          19         116            2858        30.0
INFO     :          20         112            2858        30.0
INFO     :          21         107            2858        30.0
INFO     :          22         108            2858        30.0
INFO     :          23         113            2858        30.0
INFO     :          24         114            2858        30.0
INFO     :          25         114            2858        30.0
INFO     :          26         109            2858        30.0
INFO     :          27         106            2858        30.0
INFO     :          28         110            2858        30.0
INFO     :          29         110            2858        30.0
INFO     :          30         110            2858        30.0
INFO     :          31         109            2858        30.0
INFO     :          32         106            2858        30.0
INFO     : Generate /home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO_after_qp.qdelay
INFO     : Placement successful: 40 cells are placed
INFO     : Peak congestion smeared over 1/4 of the chip is 0.00293752 at 2,0
INFO     : Congestion-weighted HPWL per net: 1.23324
INFO     : Reading placement constraints from '/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.qplace'.
INFO     : Finished Realigning Types (1 blocks needed type change)
INFO     : Completed placement consistency check successfully.
INFO     : Successfully created FPGA place file '/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.place'
INFO     : Placement took 3.10211 seconds.
INFO     : 	Placement took 4.3 seconds (approximately) in total CPU time.
INFO     : Placement virtual memory usage: begin = 253.548 MB, end = 733.492 MB, delta = 479.944 MB
INFO     : Placement resident set memory usage: begin = 133.592 MB, end = 545.576 MB, delta = 411.984 MB
INFO     : 	Placement peak resident set memory usage = 2499.46 MB
           ***** Ending stage placement *****
           
