{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1592619649346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1592619649346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 23:20:49 2020 " "Processing started: Fri Jun 19 23:20:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1592619649346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1592619649346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica_7 -c pratica_7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica_7 -c pratica_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1592619649346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1592619649656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pratica_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pratica_7-PrimeiraParte " "Found design unit 1: pratica_7-PrimeiraParte" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1592619650051 ""} { "Info" "ISGN_ENTITY_NAME" "1 pratica_7 " "Found entity 1: pratica_7" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592619650051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592619650051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica_7 " "Elaborating entity \"pratica_7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1592619650080 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SAIDA pratica_7.vhd(18) " "VHDL Process Statement warning at pratica_7.vhd(18): inferring latch(es) for signal or variable \"SAIDA\", which holds its previous value in one or more paths through the process" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1592619650185 "|pratica_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[0\] pratica_7.vhd(18) " "Inferred latch for \"SAIDA\[0\]\" at pratica_7.vhd(18)" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592619650185 "|pratica_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[1\] pratica_7.vhd(18) " "Inferred latch for \"SAIDA\[1\]\" at pratica_7.vhd(18)" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592619650185 "|pratica_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[2\] pratica_7.vhd(18) " "Inferred latch for \"SAIDA\[2\]\" at pratica_7.vhd(18)" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592619650185 "|pratica_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[3\] pratica_7.vhd(18) " "Inferred latch for \"SAIDA\[3\]\" at pratica_7.vhd(18)" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592619650185 "|pratica_7"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[0\] GND " "Pin \"SAIDA\[0\]\" is stuck at GND" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1592619651962 "|pratica_7|SAIDA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[1\] GND " "Pin \"SAIDA\[1\]\" is stuck at GND" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1592619651962 "|pratica_7|SAIDA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[2\] GND " "Pin \"SAIDA\[2\]\" is stuck at GND" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1592619651962 "|pratica_7|SAIDA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[3\] GND " "Pin \"SAIDA\[3\]\" is stuck at GND" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1592619651962 "|pratica_7|SAIDA[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1592619651962 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1592619652704 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1592619652704 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data\[0\] " "No output dependent on input pin \"Data\[0\]\"" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1592619652879 "|pratica_7|Data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data\[1\] " "No output dependent on input pin \"Data\[1\]\"" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1592619652879 "|pratica_7|Data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data\[2\] " "No output dependent on input pin \"Data\[2\]\"" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1592619652879 "|pratica_7|Data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data\[3\] " "No output dependent on input pin \"Data\[3\]\"" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1592619652879 "|pratica_7|Data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1592619652879 "|pratica_7|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLR " "No output dependent on input pin \"CLR\"" {  } { { "pratica_7.vhd" "" { Text "G:/Zenith/VHDL_Projects/pratica_7/pratica_7.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1592619652879 "|pratica_7|CLR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1592619652879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1592619652901 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1592619652901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1592619652901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1592619652979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 23:20:52 2020 " "Processing ended: Fri Jun 19 23:20:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1592619652979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1592619652979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1592619652979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1592619652979 ""}
