<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="MGCChapter" />
<meta name="DC.Title" content="Chip-Level Verification" />
<meta name="abstract" content="Chip-level verification for recent design nodes has become steadily more complex and time-consuming. DRC results counts have increased geometrically and LVS errors are difficult to debug. The Calibre chip-level verification tools provide a way to run quick turn-around verification at an early stage in the design process. Finding and fixing errors at an early stage in the design process can shorten the overall physical verification time." />
<meta name="description" content="Chip-level verification for recent design nodes has become steadily more complex and time-consuming. DRC results counts have increased geometrically and LVS errors are difficult to debug. The Calibre chip-level verification tools provide a way to run quick turn-around verification at an early stage in the design process. Finding and fixing errors at an early stage in the design process can shorten the overall physical verification time." />
<meta name="prodname" content="Calibre Solutions for Physical Verification" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-13" />
<meta name="Topline" content="Siemens EDA" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="HighlightChanges" content="Yes" />
<meta name="HighlightColor" content="mgc_light_blue" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_solns_pv_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="March 16, 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Solutions for Physical Verification" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11802,product.id.P11801,product.id.P11426,product.id.P10099,product.id.P10096,product.id.P11493,product.id.P11347,product.id.P11713,product.id.P10294" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id834b6f91-fafe-4bd4-9fae-0f21b7327b99" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Chip-Level Verification</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Chip-Level Verification" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11802,product.id.P11801,product.id.P11426,product.id.P10099,product.id.P10096,product.id.P11493,product.id.P11347,product.id.P11713,product.id.P10294" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id834b6f91-fafe-4bd4-9fae-0f21b7327b99">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1"> Chip-Level Verification</h1>
<div class="body MGCBody"><div class="abstract MGCAbstract"><span class="shortdesc">Chip-level verification
for recent design nodes has become steadily more complex and time-consuming.
DRC results counts have increased geometrically and LVS errors are
difficult to debug. The Calibre chip-level verification tools provide
a way to run quick turn-around verification at an early stage in
the design process. Finding and fixing errors at an early stage
in the design process can shorten the overall physical verification
time. </span>
</div>
<p class="p"><span class="ph FontProperty HeadingLabel">Calibre nmDRC Reconnaissance and DRC Analyze Modes</span></p>
<p class="p BlockIndent">Chip-level verification for recent
design nodes has resulted in DRC results counts increasing geometrically.
This necessitates identifying regions of concern in a layout early
in the physical design cycle. Calibre supports two run modes for
addressing this issue: Calibre nmDRC Reconnaissance mode and DRC
Analyze mode. To use Calibre nmDRC Recon or DRC Analyze, you need
a layout, a rule file (typically a foundry deck), and a Calibre
RealTime Digital license. No additional configuration of an existing Calibre nmDRC
verification environment is needed. </p>
<p class="p BlockIndent">The Calibre nmDRC Recon tool performs
automated rule check selection that provides fast feedback to help
designers identify systemic design issues that may result in many
errors. A Calibre nmDRC Recon run primarily excludes context-dependent
rules, such as connectivity, delta v, and multi-patterning rule
checks, which are likely to result in long run times and are unlikely
to provide actionable results for an unfinished layout. The excluded rule
checks require significant context awareness and usually generate
hundreds or thousands of violations at different locations across
the chip; usually such violations are resolved indirectly as the
design matures. By contrast, a Calibre nmDRC Recon run is fast and
identifies results that are typically closely related to the source
of the design flaw. The faster and more targeted Calibre nmDRC Recon
run enables you to identify and fix significant issues in your layout
before performing sign-off verification runs.</p>
<p class="p BlockIndent">Calibre nmDRC Recon mode is intended
for full-chip runs, but it can also be used on blocks. Simply specify
‑recon on the hierarchical DRC command line—no special rule file configuration
needs to occur. This mode is designed to give a general idea of
how “dirty” the design is. Debugging of results is the same as for
other DRC runs.</p>
<p class="p BlockIndent">You can customize the set of checks
that are run by Calibre nmDRC Recon. As the design becomes more
complete, you can gradually add more rule checks. See “<a class="xref fm:HeadingAndPage" href="TaskTop_SelectingChecksInCalibreNmdrcRecon_id3d41bd69.html#id3d41bd69-802f-4f38-9a49-8a6d2144d60e__TaskTop_SelectingChecksInCalibreNmdrcRecon_id3d41bd69.xml#id3d41bd69-802f-4f38-9a49-8a6d2144d60e" title="By default, Calibre nmDRC Recon automatically enables a set of rule checks that run fast and are not context-dependent. You can customize the checks that are run, depending on where you are in the design cycle.">Selecting Checks in Calibre nmDRC Recon</a>”.</p>
<p class="p BlockIndent">Calibre DRC Analyze is a run mode intended for full-chip
DRC error distribution analysis. Simply specify ‑analyze on the
hierarchical DRC command line to use this mode. This functionality
produces a DFM database containing rule check results that allow
you to quickly determine areas of a chip requiring the most attention
to enhance layout quality. Using ‑analyze can have a minor performance
impact.</p>
<p class="p BlockIndent">DRC Analyze results support the construction of histograms
and colormaps to see rule violation “hotspots” in the design. The
results are similar to those seen in a DFM Report Card or a Density
RDB. The results can be analyzed in Calibre RVE by layer, rule check, check
set, cell, and data capture window.</p>
<p class="p"><span class="ph FontProperty HeadingLabel">Calibre nmLVS Reconnaissance Short Isolation and Soft Connection Checking</span> </p>
<p class="p BlockIndent">Calibre nmLVS Recon SI provides stand-alone layout
short isolation. This short isolation is performed independently
of an LVS run. Calibre nmLVS Recon SI runs have proven to be very
fast, and using this flow early in the design verification process
can prevent various LVS problems later on.</p>
<p class="p BlockIndent">There are two primary short isolation flows: the rule
file flow and the Mask SVDB Directory flow. The rule file flow performs
short isolation using LVS circuit extraction rules and a layout
as inputs. The Mask SVDB Directory flow loads an SVDB from a previous LVS
circuit extraction run or a previous Calibre nmLVS Recon SI run,
and performs short isolation on that data. Only connectivity extraction
and short isolation are performed (no device extraction or anything
dependent upon it). </p>
<p class="p BlockIndent">Calibre nmLVS Recon Softchk provides
stand-alone soft-connection checking similar to LVS Softchk. Like
Calibre nmLVS Recon SI, Calibre nmLVS Recon Softchk is performed independently
of an LVS run. Calibre nmLVS Recon Softchk is only performed on
a Mask SVDB Directory from a circuit extraction run.</p>
<p class="p BlockIndent">These stand-alone runs require a Calibre nmLVS Reconnaissance
license and a Calibre nmLVS-H license pair. Depending on the flow
used, a Calibre Query Server license may also be required.</p>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_RunningCalibreDRCRecon_id0d56fef8.html" title="Run Calibre nmDRC Reconnaissance mode to automatically execute a subset of rule checks in a rule file.">Running Calibre nmDRC Recon</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_SelectingChecksInCalibreNmdrcRecon_id3d41bd69.html" title="By default, Calibre nmDRC Recon automatically enables a set of rule checks that run fast and are not context-dependent. You can customize the checks that are run, depending on where you are in the design cycle. ">Selecting Checks in Calibre nmDRC Recon</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_RunningCalibreDrcAnalyze_iddddc07b6.html" title="Run Calibre DRC Analyze to get error distribution results data for gross analysis of areas of a design that require attention.">Running Calibre DRC Analyze</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_CalibreRveFeatureOverview_id8c5d09e0.html" title="Calibre RVE for DFM is used to access the DRC Analyze results. The functionality is similar to that in a DFM Report Card. The main difference is, DFM Analyze data is concerned with rule check results counts and not other statistics in a DFM Report Card.">Calibre RVE Feature Overview</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_ReviewingDrcAnalyzeResults_id60cdbcc8.html" title="Calibre RVE for DFM allows review of DRC Analyze results. The presentation is similar to DFM Report Card and Density RDB results. This topic shows some of the more commonly used features.">Reviewing DRC Analyze Results</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_RunningCalibreNmLVSReconSI_id09e694ba.html" title="Calibre nmLVS Recon SI performs stand-alone short isolation independent of an LVS run. Such runs are typically very fast and can be used early in the design verification process to avoid various problems in later LVS runs. ">Running Calibre nmLVS Recon SI</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_RunningCalibreNmLVSReconSoftchk_ide1309999.html" title="Calibre nmLVS Recon Softchk performs stand-alone Sconnect stamping conflict (soft connection) checks independent of an LVS run. This permits conducting these checks in parallel with things like stand-alone short isolation. ">Running Calibre nmLVS Recon Softchk</a></strong></li>
</ul>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_solns_pv_user"
                DocTitle = "Calibre® Solutions for Physical Verification"
                PageTitle = "Chip-Level Verification"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/MGCChap_ChipLevelVerification_id834b6f91.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Solutions for Physical Verification, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>