{
  "module_name": "display_rq_dlg_calc_30.c",
  "hash_id": "cecd7ac8c11d57025a190f134a948be877cc2eca2bb267bd408a7d92d48b6ccc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dml/dcn30/display_rq_dlg_calc_30.c",
  "human_readable_source": " \n\n#include \"../display_mode_lib.h\"\n#include \"../display_mode_vba.h\"\n#include \"../dml_inline_defs.h\"\n#include \"display_rq_dlg_calc_30.h\"\n#include \"display_mode_vba_30.h\"\n\nstatic bool is_dual_plane(enum source_format_class source_format)\n{\n\tbool ret_val = 0;\n\n\tif ((source_format == dm_420_12) || (source_format == dm_420_8) || (source_format == dm_420_10) || (source_format == dm_rgbe_alpha))\n\t\tret_val = 1;\n\n\treturn ret_val;\n}\n\nstatic double get_refcyc_per_delivery(struct display_mode_lib *mode_lib,\n\tdouble refclk_freq_in_mhz,\n\tdouble pclk_freq_in_mhz,\n\tunsigned int odm_combine,\n\tunsigned int recout_width,\n\tunsigned int hactive,\n\tdouble vratio,\n\tdouble hscale_pixel_rate,\n\tunsigned int delivery_width,\n\tunsigned int req_per_swath_ub)\n{\n\tdouble refcyc_per_delivery = 0.0;\n\n\tif (vratio <= 1.0) {\n\t\tif (odm_combine)\n\t\t\trefcyc_per_delivery = (double)refclk_freq_in_mhz * (double)((unsigned int)odm_combine*2)\n\t\t\t* dml_min((double)recout_width, (double)hactive / ((unsigned int)odm_combine*2))\n\t\t\t/ pclk_freq_in_mhz / (double)req_per_swath_ub;\n\t\telse\n\t\t\trefcyc_per_delivery = (double)refclk_freq_in_mhz * (double)recout_width\n\t\t\t/ pclk_freq_in_mhz / (double)req_per_swath_ub;\n\t} else {\n\t\trefcyc_per_delivery = (double)refclk_freq_in_mhz * (double)delivery_width\n\t\t\t/ (double)hscale_pixel_rate / (double)req_per_swath_ub;\n\t}\n\n\tdml_print(\"DML_DLG: %s: refclk_freq_in_mhz = %3.2f\\n\", __func__, refclk_freq_in_mhz);\n\tdml_print(\"DML_DLG: %s: pclk_freq_in_mhz   = %3.2f\\n\", __func__, pclk_freq_in_mhz);\n\tdml_print(\"DML_DLG: %s: recout_width       = %d\\n\", __func__, recout_width);\n\tdml_print(\"DML_DLG: %s: vratio             = %3.2f\\n\", __func__, vratio);\n\tdml_print(\"DML_DLG: %s: req_per_swath_ub   = %d\\n\", __func__, req_per_swath_ub);\n\tdml_print(\"DML_DLG: %s: refcyc_per_delivery= %3.2f\\n\", __func__, refcyc_per_delivery);\n\n\treturn refcyc_per_delivery;\n\n}\n\nstatic unsigned int get_blk_size_bytes(const enum source_macro_tile_size tile_size)\n{\n\tif (tile_size == dm_256k_tile)\n\t\treturn (256 * 1024);\n\telse if (tile_size == dm_64k_tile)\n\t\treturn (64 * 1024);\n\telse\n\t\treturn (4 * 1024);\n}\n\nstatic void extract_rq_sizing_regs(struct display_mode_lib *mode_lib,\n\tdisplay_data_rq_regs_st *rq_regs,\n\tconst display_data_rq_sizing_params_st *rq_sizing)\n{\n\tdml_print(\"DML_DLG: %s: rq_sizing param\\n\", __func__);\n\tprint__data_rq_sizing_params_st(mode_lib, rq_sizing);\n\n\trq_regs->chunk_size = dml_log2(rq_sizing->chunk_bytes) - 10;\n\n\tif (rq_sizing->min_chunk_bytes == 0)\n\t\trq_regs->min_chunk_size = 0;\n\telse\n\t\trq_regs->min_chunk_size = dml_log2(rq_sizing->min_chunk_bytes) - 8 + 1;\n\n\trq_regs->meta_chunk_size = dml_log2(rq_sizing->meta_chunk_bytes) - 10;\n\tif (rq_sizing->min_meta_chunk_bytes == 0)\n\t\trq_regs->min_meta_chunk_size = 0;\n\telse\n\t\trq_regs->min_meta_chunk_size = dml_log2(rq_sizing->min_meta_chunk_bytes) - 6 + 1;\n\n\trq_regs->dpte_group_size = dml_log2(rq_sizing->dpte_group_bytes) - 6;\n\trq_regs->mpte_group_size = dml_log2(rq_sizing->mpte_group_bytes) - 6;\n}\n\nstatic void extract_rq_regs(struct display_mode_lib *mode_lib,\n\tdisplay_rq_regs_st *rq_regs,\n\tconst display_rq_params_st *rq_param)\n{\n\tunsigned int detile_buf_size_in_bytes = mode_lib->ip.det_buffer_size_kbytes * 1024;\n\tunsigned int detile_buf_plane1_addr = 0;\n\n\textract_rq_sizing_regs(mode_lib, &(rq_regs->rq_regs_l), &rq_param->sizing.rq_l);\n\n\trq_regs->rq_regs_l.pte_row_height_linear = dml_floor(dml_log2(rq_param->dlg.rq_l.dpte_row_height),\n\t\t1) - 3;\n\n\tif (rq_param->yuv420) {\n\t\textract_rq_sizing_regs(mode_lib, &(rq_regs->rq_regs_c), &rq_param->sizing.rq_c);\n\t\trq_regs->rq_regs_c.pte_row_height_linear = dml_floor(dml_log2(rq_param->dlg.rq_c.dpte_row_height),\n\t\t\t1) - 3;\n\t}\n\n\trq_regs->rq_regs_l.swath_height = dml_log2(rq_param->dlg.rq_l.swath_height);\n\trq_regs->rq_regs_c.swath_height = dml_log2(rq_param->dlg.rq_c.swath_height);\n\n\t\n\t\n\tif (rq_param->sizing.rq_l.chunk_bytes >= 32 * 1024 || (rq_param->yuv420 && rq_param->sizing.rq_c.chunk_bytes >= 32 * 1024)) { \n\t\trq_regs->drq_expansion_mode = 0;\n\t} else {\n\t\trq_regs->drq_expansion_mode = 2;\n\t}\n\trq_regs->prq_expansion_mode = 1;\n\trq_regs->mrq_expansion_mode = 1;\n\trq_regs->crq_expansion_mode = 1;\n\n\tif (rq_param->yuv420) {\n\tif ((double)rq_param->misc.rq_l.stored_swath_bytes\n\t\t\t/ (double)rq_param->misc.rq_c.stored_swath_bytes <= 1.5) {\n\t\t\tdetile_buf_plane1_addr = (detile_buf_size_in_bytes / 2.0 / 64.0); \n\t\t} else {\n\t\t\tdetile_buf_plane1_addr = dml_round_to_multiple((unsigned int)((2.0 * detile_buf_size_in_bytes) / 3.0),\n\t\t\t\t256,\n\t\t\t\t0) / 64.0; \n\t\t}\n\t}\n\trq_regs->plane1_base_address = detile_buf_plane1_addr;\n}\n\nstatic void handle_det_buf_split(struct display_mode_lib *mode_lib,\n\tdisplay_rq_params_st *rq_param,\n\tconst display_pipe_source_params_st *pipe_src_param)\n{\n\tunsigned int total_swath_bytes = 0;\n\tunsigned int swath_bytes_l = 0;\n\tunsigned int swath_bytes_c = 0;\n\tunsigned int full_swath_bytes_packed_l = 0;\n\tunsigned int full_swath_bytes_packed_c = 0;\n\tbool req128_l = false;\n\tbool req128_c = false;\n\tbool surf_linear = (pipe_src_param->sw_mode == dm_sw_linear);\n\tbool surf_vert = (pipe_src_param->source_scan == dm_vert);\n\tunsigned int log2_swath_height_l = 0;\n\tunsigned int log2_swath_height_c = 0;\n\tunsigned int detile_buf_size_in_bytes = mode_lib->ip.det_buffer_size_kbytes * 1024;\n\n\tfull_swath_bytes_packed_l = rq_param->misc.rq_l.full_swath_bytes;\n\tfull_swath_bytes_packed_c = rq_param->misc.rq_c.full_swath_bytes;\n\n\tif (rq_param->yuv420_10bpc) {\n\t\tfull_swath_bytes_packed_l = dml_round_to_multiple(rq_param->misc.rq_l.full_swath_bytes * 2.0 / 3.0,\n\t\t\t256,\n\t\t\t1) + 256;\n\t\tfull_swath_bytes_packed_c = dml_round_to_multiple(rq_param->misc.rq_c.full_swath_bytes * 2.0 / 3.0,\n\t\t\t256,\n\t\t\t1) + 256;\n\t}\n\n\tif (rq_param->yuv420)\n\t\ttotal_swath_bytes = 2 * full_swath_bytes_packed_l + 2 * full_swath_bytes_packed_c;\n\telse\n\t\ttotal_swath_bytes = 2 * full_swath_bytes_packed_l;\n\n\tif (total_swath_bytes <= detile_buf_size_in_bytes) { \n\t\treq128_l = false;\n\t\treq128_c = false;\n\t\tswath_bytes_l = full_swath_bytes_packed_l;\n\t\tswath_bytes_c = full_swath_bytes_packed_c;\n\t} else if (!rq_param->yuv420) {\n\t\treq128_l = true;\n\t\treq128_c = false;\n\t\tswath_bytes_c = full_swath_bytes_packed_c;\n\t\tswath_bytes_l = full_swath_bytes_packed_l / 2;\n\t} else if ((double)full_swath_bytes_packed_l / (double)full_swath_bytes_packed_c < 1.5) {\n\t\treq128_l = false;\n\t\treq128_c = true;\n\t\tswath_bytes_l = full_swath_bytes_packed_l;\n\t\tswath_bytes_c = full_swath_bytes_packed_c / 2;\n\n\t\ttotal_swath_bytes = 2 * swath_bytes_l + 2 * swath_bytes_c;\n\n\t\tif (total_swath_bytes > detile_buf_size_in_bytes) {\n\t\t\treq128_l = true;\n\t\t\tswath_bytes_l = full_swath_bytes_packed_l / 2;\n\t\t}\n\t} else {\n\t\treq128_l = true;\n\t\treq128_c = false;\n\t\tswath_bytes_l = full_swath_bytes_packed_l/2;\n\t\tswath_bytes_c = full_swath_bytes_packed_c;\n\n\t\ttotal_swath_bytes = 2 * swath_bytes_l + 2 * swath_bytes_c;\n\n\t\tif (total_swath_bytes > detile_buf_size_in_bytes) {\n\t\t\treq128_c = true;\n\t\t\tswath_bytes_c = full_swath_bytes_packed_c/2;\n\t\t}\n\t}\n\n\tif (rq_param->yuv420)\n\t\ttotal_swath_bytes = 2 * swath_bytes_l + 2 * swath_bytes_c;\n\telse\n\t\ttotal_swath_bytes = 2 * swath_bytes_l;\n\n\trq_param->misc.rq_l.stored_swath_bytes = swath_bytes_l;\n\trq_param->misc.rq_c.stored_swath_bytes = swath_bytes_c;\n\n\tif (surf_linear) {\n\t\tlog2_swath_height_l = 0;\n\t\tlog2_swath_height_c = 0;\n\t} else {\n\t\tunsigned int swath_height_l;\n\t\tunsigned int swath_height_c;\n\n\t\tif (!surf_vert) {\n\t\t\tswath_height_l = rq_param->misc.rq_l.blk256_height;\n\t\t\tswath_height_c = rq_param->misc.rq_c.blk256_height;\n\t\t} else {\n\t\t\tswath_height_l = rq_param->misc.rq_l.blk256_width;\n\t\t\tswath_height_c = rq_param->misc.rq_c.blk256_width;\n\t\t}\n\n\t\tif (swath_height_l > 0)\n\t\t\tlog2_swath_height_l = dml_log2(swath_height_l);\n\n\t\tif (req128_l && log2_swath_height_l > 0)\n\t\t\tlog2_swath_height_l -= 1;\n\n\t\tif (swath_height_c > 0)\n\t\t\tlog2_swath_height_c = dml_log2(swath_height_c);\n\n\t\tif (req128_c && log2_swath_height_c > 0)\n\t\t\tlog2_swath_height_c -= 1;\n\t}\n\n\trq_param->dlg.rq_l.swath_height = 1 << log2_swath_height_l;\n\trq_param->dlg.rq_c.swath_height = 1 << log2_swath_height_c;\n\n\tdml_print(\"DML_DLG: %s: req128_l = %0d\\n\", __func__, req128_l);\n\tdml_print(\"DML_DLG: %s: req128_c = %0d\\n\", __func__, req128_c);\n\tdml_print(\"DML_DLG: %s: full_swath_bytes_packed_l = %0d\\n\",\n\t\t__func__,\n\t\tfull_swath_bytes_packed_l);\n\tdml_print(\"DML_DLG: %s: full_swath_bytes_packed_c = %0d\\n\",\n\t\t__func__,\n\t\tfull_swath_bytes_packed_c);\n}\n\nstatic void get_meta_and_pte_attr(struct display_mode_lib *mode_lib,\n\tdisplay_data_rq_dlg_params_st *rq_dlg_param,\n\tdisplay_data_rq_misc_params_st *rq_misc_param,\n\tdisplay_data_rq_sizing_params_st *rq_sizing_param,\n\tunsigned int vp_width,\n\tunsigned int vp_height,\n\tunsigned int data_pitch,\n\tunsigned int meta_pitch,\n\tunsigned int source_format,\n\tunsigned int tiling,\n\tunsigned int macro_tile_size,\n\tunsigned int source_scan,\n\tunsigned int hostvm_enable,\n\tunsigned int is_chroma,\n\tunsigned int surface_height)\n{\n\tbool surf_linear = (tiling == dm_sw_linear);\n\tbool surf_vert = (source_scan == dm_vert);\n\n\tunsigned int bytes_per_element = 0;\n\tunsigned int bytes_per_element_y = 0;\n\tunsigned int bytes_per_element_c = 0;\n\n\tunsigned int blk256_width = 0;\n\tunsigned int blk256_height = 0;\n\n\tunsigned int blk256_width_y = 0;\n\tunsigned int blk256_height_y = 0;\n\tunsigned int blk256_width_c = 0;\n\tunsigned int blk256_height_c = 0;\n\tunsigned int log2_bytes_per_element = 0;\n\tunsigned int log2_blk256_width = 0;\n\tunsigned int log2_blk256_height = 0;\n\tunsigned int blk_bytes = 0;\n\tunsigned int log2_blk_bytes = 0;\n\tunsigned int log2_blk_height = 0;\n\tunsigned int log2_blk_width = 0;\n\tunsigned int log2_meta_req_bytes = 0;\n\tunsigned int log2_meta_req_height = 0;\n\tunsigned int log2_meta_req_width = 0;\n\tunsigned int meta_req_width = 0;\n\tunsigned int meta_req_height = 0;\n\tunsigned int log2_meta_row_height = 0;\n\tunsigned int meta_row_width_ub = 0;\n\tunsigned int log2_meta_chunk_bytes = 0;\n\tunsigned int log2_meta_chunk_height = 0;\n\n\t\n\tunsigned int log2_meta_chunk_width = 0;\n\tunsigned int log2_min_meta_chunk_bytes = 0;\n\tunsigned int min_meta_chunk_width = 0;\n\tunsigned int meta_chunk_width = 0;\n\tunsigned int meta_chunk_per_row_int = 0;\n\tunsigned int meta_row_remainder = 0;\n\tunsigned int meta_chunk_threshold = 0;\n\tunsigned int meta_blk_bytes = 0;\n\tunsigned int meta_blk_height = 0;\n\tunsigned int meta_blk_width = 0;\n\tunsigned int meta_surface_bytes = 0;\n\tunsigned int vmpg_bytes = 0;\n\tunsigned int meta_pte_req_per_frame_ub = 0;\n\tunsigned int meta_pte_bytes_per_frame_ub = 0;\n\tconst unsigned int log2_vmpg_bytes = dml_log2(mode_lib->soc.gpuvm_min_page_size_bytes);\n\tconst bool dual_plane_en = is_dual_plane((enum source_format_class)(source_format));\n\tconst unsigned int dpte_buf_in_pte_reqs = dual_plane_en ?\n\t\t(is_chroma ? mode_lib->ip.dpte_buffer_size_in_pte_reqs_chroma : mode_lib->ip.dpte_buffer_size_in_pte_reqs_luma)\n\t\t: (mode_lib->ip.dpte_buffer_size_in_pte_reqs_luma + mode_lib->ip.dpte_buffer_size_in_pte_reqs_chroma);\n\n\tunsigned int log2_vmpg_height = 0;\n\tunsigned int log2_vmpg_width = 0;\n\tunsigned int log2_dpte_req_height_ptes = 0;\n\tunsigned int log2_dpte_req_height = 0;\n\tunsigned int log2_dpte_req_width = 0;\n\tunsigned int log2_dpte_row_height_linear = 0;\n\tunsigned int log2_dpte_row_height = 0;\n\tunsigned int log2_dpte_group_width = 0;\n\tunsigned int dpte_row_width_ub = 0;\n\tunsigned int dpte_req_height = 0;\n\tunsigned int dpte_req_width = 0;\n\tunsigned int dpte_group_width = 0;\n\tunsigned int log2_dpte_group_bytes = 0;\n\tunsigned int log2_dpte_group_length = 0;\n\tdouble byte_per_pixel_det_y = 0;\n\tdouble byte_per_pixel_det_c = 0;\n\n\tdml30_CalculateBytePerPixelAnd256BBlockSizes((enum source_format_class)(source_format),\n\t\t(enum dm_swizzle_mode)(tiling),\n\t\t&bytes_per_element_y,\n\t\t&bytes_per_element_c,\n\t\t&byte_per_pixel_det_y,\n\t\t&byte_per_pixel_det_c,\n\t\t&blk256_height_y,\n\t\t&blk256_height_c,\n\t\t&blk256_width_y,\n\t\t&blk256_width_c);\n\n\tif (!is_chroma) {\n\t\tblk256_width = blk256_width_y;\n\t\tblk256_height = blk256_height_y;\n\t\tbytes_per_element = bytes_per_element_y;\n\t} else {\n\t\tblk256_width = blk256_width_c;\n\t\tblk256_height = blk256_height_c;\n\t\tbytes_per_element = bytes_per_element_c;\n\t}\n\n\tlog2_bytes_per_element = dml_log2(bytes_per_element);\n\n\tdml_print(\"DML_DLG: %s: surf_linear        = %d\\n\", __func__, surf_linear);\n\tdml_print(\"DML_DLG: %s: surf_vert          = %d\\n\", __func__, surf_vert);\n\tdml_print(\"DML_DLG: %s: blk256_width       = %d\\n\", __func__, blk256_width);\n\tdml_print(\"DML_DLG: %s: blk256_height      = %d\\n\", __func__, blk256_height);\n\n\tlog2_blk256_width = dml_log2((double)blk256_width);\n\tlog2_blk256_height = dml_log2((double)blk256_height);\n\tblk_bytes = surf_linear ?\n\t\t256 : get_blk_size_bytes((enum source_macro_tile_size) macro_tile_size);\n\tlog2_blk_bytes = dml_log2((double)blk_bytes);\n\tlog2_blk_height = 0;\n\tlog2_blk_width = 0;\n\n\t\n\t\n\t\n\t\n\t\n\tif (tiling != dm_sw_linear)\n\t\tlog2_blk_height = log2_blk256_height\n\t\t+ dml_ceil((double)(log2_blk_bytes - 8) / 2.0, 1);\n\telse\n\t\tlog2_blk_height = 0;  \n\n\tlog2_blk_width = log2_blk_bytes - log2_bytes_per_element - log2_blk_height;\n\n\tif (!surf_vert) {\n\t\tint unsigned temp = 0;\n\n\t\ttemp = dml_round_to_multiple(vp_width - 1, blk256_width, 1) + blk256_width;\n\t\tif (data_pitch < blk256_width) {\n\t\t\tdml_print(\"WARNING: DML_DLG: %s: swath_size calculation ignoring data_pitch=%u < blk256_width=%u\\n\", __func__, data_pitch, blk256_width);\n\t\t} else {\n\t\t\tif (temp > data_pitch) {\n\t\t\t\tif (data_pitch >= vp_width)\n\t\t\t\t\ttemp = data_pitch;\n\t\t\t\telse\n\t\t\t\t\tdml_print(\"WARNING: DML_DLG: %s: swath_size calculation ignoring data_pitch=%u < vp_width=%u\\n\", __func__, data_pitch, vp_width);\n\t\t\t}\n\t\t}\n\t\trq_dlg_param->swath_width_ub = temp;\n\t\trq_dlg_param->req_per_swath_ub = temp >> log2_blk256_width;\n\t} else {\n\t\tint unsigned temp = 0;\n\n\t\ttemp = dml_round_to_multiple(vp_height - 1, blk256_height, 1) + blk256_height;\n\t\tif (surface_height < blk256_height) {\n\t\t\tdml_print(\"WARNING: DML_DLG: %s swath_size calculation ignored surface_height=%u < blk256_height=%u\\n\", __func__, surface_height, blk256_height);\n\t\t} else {\n\t\t\tif (temp > surface_height) {\n\t\t\t\tif (surface_height >= vp_height)\n\t\t\t\t\ttemp = surface_height;\n\t\t\t\telse\n\t\t\t\t\tdml_print(\"WARNING: DML_DLG: %s swath_size calculation ignored surface_height=%u < vp_height=%u\\n\", __func__, surface_height, vp_height);\n\t\t\t}\n\t\t}\n\t\trq_dlg_param->swath_width_ub = temp;\n\t\trq_dlg_param->req_per_swath_ub = temp >> log2_blk256_height;\n\t}\n\n\tif (!surf_vert)\n\t\trq_misc_param->full_swath_bytes = rq_dlg_param->swath_width_ub * blk256_height\n\t\t* bytes_per_element;\n\telse\n\t\trq_misc_param->full_swath_bytes = rq_dlg_param->swath_width_ub * blk256_width\n\t\t* bytes_per_element;\n\n\trq_misc_param->blk256_height = blk256_height;\n\trq_misc_param->blk256_width = blk256_width;\n\n\t\n\t\n\t\n\tlog2_meta_req_bytes = 6; \n\n\t\t\t\t \n\t\t\t\t \n\tlog2_meta_req_height = log2_blk256_height + 3; \n\tlog2_meta_req_width = log2_meta_req_bytes + 8 - log2_bytes_per_element\n\t\t- log2_meta_req_height;\n\tmeta_req_width = 1 << log2_meta_req_width;\n\tmeta_req_height = 1 << log2_meta_req_height;\n\tlog2_meta_row_height = 0;\n\tmeta_row_width_ub = 0;\n\n\t\n\t\n\tif (!surf_vert) {\n\t\tlog2_meta_row_height = log2_meta_req_height;\n\t\tmeta_row_width_ub = dml_round_to_multiple(vp_width - 1, meta_req_width, 1)\n\t\t\t+ meta_req_width;\n\t\trq_dlg_param->meta_req_per_row_ub = meta_row_width_ub / meta_req_width;\n\t} else {\n\t\tlog2_meta_row_height = log2_meta_req_width;\n\t\tmeta_row_width_ub = dml_round_to_multiple(vp_height - 1, meta_req_height, 1)\n\t\t\t+ meta_req_height;\n\t\trq_dlg_param->meta_req_per_row_ub = meta_row_width_ub / meta_req_height;\n\t}\n\trq_dlg_param->meta_bytes_per_row_ub = rq_dlg_param->meta_req_per_row_ub * 64;\n\n\trq_dlg_param->meta_row_height = 1 << log2_meta_row_height;\n\n\tlog2_meta_chunk_bytes = dml_log2(rq_sizing_param->meta_chunk_bytes);\n\tlog2_meta_chunk_height = log2_meta_row_height;\n\n\t\n\tlog2_meta_chunk_width = log2_meta_chunk_bytes + 8 - log2_bytes_per_element\n\t\t- log2_meta_chunk_height;\n\tlog2_min_meta_chunk_bytes = dml_log2(rq_sizing_param->min_meta_chunk_bytes);\n\tmin_meta_chunk_width = 1\n\t\t<< (log2_min_meta_chunk_bytes + 8 - log2_bytes_per_element\n\t\t\t- log2_meta_chunk_height);\n\tmeta_chunk_width = 1 << log2_meta_chunk_width;\n\tmeta_chunk_per_row_int = (unsigned int)(meta_row_width_ub / meta_chunk_width);\n\tmeta_row_remainder = meta_row_width_ub % meta_chunk_width;\n\tmeta_chunk_threshold = 0;\n\tmeta_blk_bytes = 4096;\n\tmeta_blk_height = blk256_height * 64;\n\tmeta_blk_width = meta_blk_bytes * 256 / bytes_per_element / meta_blk_height;\n\tmeta_surface_bytes = meta_pitch\n\t\t* (dml_round_to_multiple(vp_height - 1, meta_blk_height, 1) + meta_blk_height)\n\t\t* bytes_per_element / 256;\n\tvmpg_bytes = mode_lib->soc.gpuvm_min_page_size_bytes;\n\tmeta_pte_req_per_frame_ub = (dml_round_to_multiple(meta_surface_bytes - vmpg_bytes,\n\t\t8 * vmpg_bytes,\n\t\t1) + 8 * vmpg_bytes) / (8 * vmpg_bytes);\n\tmeta_pte_bytes_per_frame_ub = meta_pte_req_per_frame_ub * 64; \n\trq_dlg_param->meta_pte_bytes_per_frame_ub = meta_pte_bytes_per_frame_ub;\n\n\tdml_print(\"DML_DLG: %s: meta_blk_height             = %d\\n\", __func__, meta_blk_height);\n\tdml_print(\"DML_DLG: %s: meta_blk_width              = %d\\n\", __func__, meta_blk_width);\n\tdml_print(\"DML_DLG: %s: meta_surface_bytes          = %d\\n\", __func__, meta_surface_bytes);\n\tdml_print(\"DML_DLG: %s: meta_pte_req_per_frame_ub   = %d\\n\",\n\t\t__func__,\n\t\tmeta_pte_req_per_frame_ub);\n\tdml_print(\"DML_DLG: %s: meta_pte_bytes_per_frame_ub = %d\\n\",\n\t\t__func__,\n\t\tmeta_pte_bytes_per_frame_ub);\n\n\tif (!surf_vert)\n\t\tmeta_chunk_threshold = 2 * min_meta_chunk_width - meta_req_width;\n\telse\n\t\tmeta_chunk_threshold = 2 * min_meta_chunk_width - meta_req_height;\n\n\tif (meta_row_remainder <= meta_chunk_threshold)\n\t\trq_dlg_param->meta_chunks_per_row_ub = meta_chunk_per_row_int + 1;\n\telse\n\t\trq_dlg_param->meta_chunks_per_row_ub = meta_chunk_per_row_int + 2;\n\n\t\n\t\n\t\n\tif (surf_linear) {\n\t\tlog2_vmpg_height = 0;   \n\t} else {\n\t\tlog2_vmpg_height = (log2_vmpg_bytes - 8) / 2 + log2_blk256_height;\n\t}\n\tlog2_vmpg_width = log2_vmpg_bytes - log2_bytes_per_element - log2_vmpg_height;\n\n\t\n\tif (surf_linear) { \n\t\tlog2_dpte_req_height_ptes = 0;\n\t\tlog2_dpte_req_width = log2_vmpg_width + 3;\n\t\tlog2_dpte_req_height = 0;\n\t} else if (log2_blk_bytes == 12) { \n\t\t\t\t\t \n\t\tlog2_dpte_req_height_ptes = 0;\n\t\tlog2_dpte_req_width = log2_blk_width + 3;\n\t\tlog2_dpte_req_height = log2_blk_height + 0;\n\t} else if ((log2_blk_bytes >= 16) && (log2_vmpg_bytes == 12)) { \n\t\t\t\t\t\t\t\t\t  \n\t\tlog2_dpte_req_height_ptes = 4;\n\t\tlog2_dpte_req_width = log2_blk256_width + 4; \n\t\tlog2_dpte_req_height = log2_blk256_height + 4; \n\t} else { \n\t\t   \n\t\tlog2_dpte_req_height_ptes = 0;\n\t\tlog2_dpte_req_width = log2_blk_width + 3;\n\t\tlog2_dpte_req_height = log2_blk_height + 0;\n\t}\n\n\t\n\t\n\t\n\t\n\t\n\tdpte_req_height = 1 << log2_dpte_req_height;\n\tdpte_req_width = 1 << log2_dpte_req_width;\n\n\t\n\t\n\tif (surf_linear) {\n\t\tunsigned int dpte_row_height = 0;\n\n\t\tlog2_dpte_row_height_linear = dml_floor(dml_log2(dpte_buf_in_pte_reqs * dpte_req_width / data_pitch), 1);\n\n\t\tdml_print(\"DML_DLG: %s: is_chroma                   = %d\\n\", __func__, is_chroma);\n\t\tdml_print(\"DML_DLG: %s: dpte_buf_in_pte_reqs        = %d\\n\", __func__, dpte_buf_in_pte_reqs);\n\t\tdml_print(\"DML_DLG: %s: log2_dpte_row_height_linear = %d\\n\", __func__, log2_dpte_row_height_linear);\n\n\t\tASSERT(log2_dpte_row_height_linear >= 3);\n\n\t\tif (log2_dpte_row_height_linear > 7)\n\t\t\tlog2_dpte_row_height_linear = 7;\n\n\t\tlog2_dpte_row_height = log2_dpte_row_height_linear;\n\t\t\n\t\t\n\t\tdpte_row_height = 1 << log2_dpte_row_height;\n\t\tdpte_row_width_ub = dml_round_to_multiple(data_pitch * dpte_row_height - 1,\n\t\t\tdpte_req_width,\n\t\t\t1) + dpte_req_width;\n\t\trq_dlg_param->dpte_req_per_row_ub = dpte_row_width_ub / dpte_req_width;\n\t} else {\n\t\t\n\t\t\n\t\tif (!surf_vert) {\n\t\t\tlog2_dpte_row_height = log2_dpte_req_height;\n\t\t\tdpte_row_width_ub = dml_round_to_multiple(vp_width - 1, dpte_req_width, 1)\n\t\t\t\t+ dpte_req_width;\n\t\t\trq_dlg_param->dpte_req_per_row_ub = dpte_row_width_ub / dpte_req_width;\n\t\t} else {\n\t\t\tlog2_dpte_row_height =\n\t\t\t\t(log2_blk_width < log2_dpte_req_width) ?\n\t\t\t\tlog2_blk_width : log2_dpte_req_width;\n\t\t\tdpte_row_width_ub = dml_round_to_multiple(vp_height - 1, dpte_req_height, 1)\n\t\t\t\t+ dpte_req_height;\n\t\t\trq_dlg_param->dpte_req_per_row_ub = dpte_row_width_ub / dpte_req_height;\n\t\t}\n\t}\n\tif (log2_blk_bytes >= 16 && log2_vmpg_bytes == 12) \n\t\trq_dlg_param->dpte_bytes_per_row_ub = rq_dlg_param->dpte_req_per_row_ub * 128; \n\telse\n\t\trq_dlg_param->dpte_bytes_per_row_ub = rq_dlg_param->dpte_req_per_row_ub * 64; \n\n\trq_dlg_param->dpte_row_height = 1 << log2_dpte_row_height;\n\n\t\n\t\n\tif (hostvm_enable)\n\t\trq_sizing_param->dpte_group_bytes = 512;\n\telse {\n\t\tif (!surf_linear & (log2_dpte_req_height_ptes == 0) & surf_vert) \n\t\t\trq_sizing_param->dpte_group_bytes = 512;\n\t\telse\n\t\t\trq_sizing_param->dpte_group_bytes = 2048;\n\t}\n\n\t\n\tlog2_dpte_group_bytes = dml_log2(rq_sizing_param->dpte_group_bytes);\n\tlog2_dpte_group_length = log2_dpte_group_bytes - 6; \n\n\t\t\t\t\t\t\t\t\n\tif (!surf_vert)\n\t\tlog2_dpte_group_width = log2_dpte_group_length + log2_dpte_req_width;\n\telse\n\t\tlog2_dpte_group_width = log2_dpte_group_length + log2_dpte_req_height;\n\n\t\n\tif ((log2_blk_bytes >= 16) && (log2_vmpg_bytes == 12)) \n\t\tlog2_dpte_group_width = log2_dpte_group_width - 1;\n\n\tdpte_group_width = 1 << log2_dpte_group_width;\n\n\t\n\t\n\trq_dlg_param->dpte_groups_per_row_ub = dml_ceil((double)dpte_row_width_ub / dpte_group_width,\n\t\t1);\n}\n\nstatic void get_surf_rq_param(struct display_mode_lib *mode_lib,\n\tdisplay_data_rq_sizing_params_st *rq_sizing_param,\n\tdisplay_data_rq_dlg_params_st *rq_dlg_param,\n\tdisplay_data_rq_misc_params_st *rq_misc_param,\n\tconst display_pipe_params_st *pipe_param,\n\tbool is_chroma,\n\tbool is_alpha)\n{\n\tbool mode_422 = 0;\n\tunsigned int vp_width = 0;\n\tunsigned int vp_height = 0;\n\tunsigned int data_pitch = 0;\n\tunsigned int meta_pitch = 0;\n\tunsigned int surface_height = 0;\n\tunsigned int ppe = mode_422 ? 2 : 1;\n\n\t\n\tif (is_chroma | is_alpha) {\n\t\tvp_width = pipe_param->src.viewport_width_c / ppe;\n\t\tvp_height = pipe_param->src.viewport_height_c;\n\t\tdata_pitch = pipe_param->src.data_pitch_c;\n\t\tmeta_pitch = pipe_param->src.meta_pitch_c;\n\t\tsurface_height = pipe_param->src.surface_height_y / 2.0;\n\t} else {\n\t\tvp_width = pipe_param->src.viewport_width / ppe;\n\t\tvp_height = pipe_param->src.viewport_height;\n\t\tdata_pitch = pipe_param->src.data_pitch;\n\t\tmeta_pitch = pipe_param->src.meta_pitch;\n\t\tsurface_height = pipe_param->src.surface_height_y;\n\t}\n\n\tif (pipe_param->dest.odm_combine) {\n\t\tunsigned int access_dir = 0;\n\t\tunsigned int full_src_vp_width = 0;\n\t\tunsigned int hactive_odm = 0;\n\t\tunsigned int src_hactive_odm = 0;\n\t\taccess_dir = (pipe_param->src.source_scan == dm_vert); \n\t\thactive_odm  = pipe_param->dest.hactive / ((unsigned int) pipe_param->dest.odm_combine*2);\n\t\tif (is_chroma) {\n\t\t\tfull_src_vp_width = pipe_param->scale_ratio_depth.hscl_ratio_c * pipe_param->dest.full_recout_width;\n\t\t\tsrc_hactive_odm  = pipe_param->scale_ratio_depth.hscl_ratio_c * hactive_odm;\n\t\t} else {\n\t\t\tfull_src_vp_width = pipe_param->scale_ratio_depth.hscl_ratio * pipe_param->dest.full_recout_width;\n\t\t\tsrc_hactive_odm  = pipe_param->scale_ratio_depth.hscl_ratio * hactive_odm;\n\t\t}\n\n\t\tif (access_dir == 0) {\n\t\t\tvp_width = dml_min(full_src_vp_width, src_hactive_odm);\n\t\t\tdml_print(\"DML_DLG: %s: vp_width = %d\\n\", __func__, vp_width);\n\t\t} else {\n\t\t\tvp_height = dml_min(full_src_vp_width, src_hactive_odm);\n\t\t\tdml_print(\"DML_DLG: %s: vp_height = %d\\n\", __func__, vp_height);\n\t\t}\n\t\tdml_print(\"DML_DLG: %s: full_src_vp_width = %d\\n\", __func__, full_src_vp_width);\n\t\tdml_print(\"DML_DLG: %s: hactive_odm = %d\\n\", __func__, hactive_odm);\n\t\tdml_print(\"DML_DLG: %s: src_hactive_odm = %d\\n\", __func__, src_hactive_odm);\n\t}\n\n\trq_sizing_param->chunk_bytes = 8192;\n\n\tif (is_alpha) {\n\t\trq_sizing_param->chunk_bytes = 4096;\n\t}\n\n\tif (rq_sizing_param->chunk_bytes == 64 * 1024)\n\t\trq_sizing_param->min_chunk_bytes = 0;\n\telse\n\t\trq_sizing_param->min_chunk_bytes = 1024;\n\n\trq_sizing_param->meta_chunk_bytes = 2048;\n\trq_sizing_param->min_meta_chunk_bytes = 256;\n\n\tif (pipe_param->src.hostvm)\n\t\trq_sizing_param->mpte_group_bytes = 512;\n\telse\n\t\trq_sizing_param->mpte_group_bytes = 2048;\n\n\tget_meta_and_pte_attr(mode_lib,\n\t\trq_dlg_param,\n\t\trq_misc_param,\n\t\trq_sizing_param,\n\t\tvp_width,\n\t\tvp_height,\n\t\tdata_pitch,\n\t\tmeta_pitch,\n\t\tpipe_param->src.source_format,\n\t\tpipe_param->src.sw_mode,\n\t\tpipe_param->src.macro_tile_size,\n\t\tpipe_param->src.source_scan,\n\t\tpipe_param->src.hostvm,\n\t\tis_chroma,\n\t\tsurface_height);\n}\n\nstatic void dml_rq_dlg_get_rq_params(struct display_mode_lib *mode_lib,\n\tdisplay_rq_params_st *rq_param,\n\tconst display_pipe_params_st *pipe_param)\n{\n\t\n\trq_param->yuv420 = pipe_param->src.source_format == dm_420_8\n\t|| pipe_param->src.source_format == dm_420_10\n\t|| pipe_param->src.source_format == dm_rgbe_alpha\n\t|| pipe_param->src.source_format == dm_420_12;\n\n\trq_param->yuv420_10bpc = pipe_param->src.source_format == dm_420_10;\n\n\trq_param->rgbe_alpha = (pipe_param->src.source_format == dm_rgbe_alpha)?1:0;\n\n\tget_surf_rq_param(mode_lib,\n\t\t&(rq_param->sizing.rq_l),\n\t\t&(rq_param->dlg.rq_l),\n\t\t&(rq_param->misc.rq_l),\n\t\tpipe_param,\n\t\t0,\n\t\t0);\n\n\tif (is_dual_plane((enum source_format_class)(pipe_param->src.source_format))) {\n\t\t\n\t\tget_surf_rq_param(mode_lib,\n\t\t\t&(rq_param->sizing.rq_c),\n\t\t\t&(rq_param->dlg.rq_c),\n\t\t\t&(rq_param->misc.rq_c),\n\t\t\tpipe_param,\n\t\t\t1,\n\t\t\trq_param->rgbe_alpha);\n\t}\n\n\t\n\thandle_det_buf_split(mode_lib, rq_param, &pipe_param->src);\n\tprint__rq_params_st(mode_lib, rq_param);\n}\n\nvoid dml30_rq_dlg_get_rq_reg(struct display_mode_lib *mode_lib,\n\tdisplay_rq_regs_st *rq_regs,\n\tconst display_pipe_params_st *pipe_param)\n{\n\tdisplay_rq_params_st rq_param = { 0 };\n\n\tmemset(rq_regs, 0, sizeof(*rq_regs));\n\tdml_rq_dlg_get_rq_params(mode_lib, &rq_param, pipe_param);\n\textract_rq_regs(mode_lib, rq_regs, &rq_param);\n\n\tprint__rq_regs_st(mode_lib, rq_regs);\n}\n\nstatic void calculate_ttu_cursor(struct display_mode_lib *mode_lib,\n\tdouble *refcyc_per_req_delivery_pre_cur,\n\tdouble *refcyc_per_req_delivery_cur,\n\tdouble refclk_freq_in_mhz,\n\tdouble ref_freq_to_pix_freq,\n\tdouble hscale_pixel_rate_l,\n\tdouble hscl_ratio,\n\tdouble vratio_pre_l,\n\tdouble vratio_l,\n\tunsigned int cur_width,\n\tenum cursor_bpp cur_bpp)\n{\n\tunsigned int cur_src_width = cur_width;\n\tunsigned int cur_req_size = 0;\n\tunsigned int cur_req_width = 0;\n\tdouble cur_width_ub = 0.0;\n\tdouble cur_req_per_width = 0.0;\n\tdouble hactive_cur = 0.0;\n\n\tASSERT(cur_src_width <= 256);\n\n\t*refcyc_per_req_delivery_pre_cur = 0.0;\n\t*refcyc_per_req_delivery_cur = 0.0;\n\tif (cur_src_width > 0) {\n\t\tunsigned int cur_bit_per_pixel = 0;\n\n\t\tif (cur_bpp == dm_cur_2bit) {\n\t\t\tcur_req_size = 64; \n\t\t\tcur_bit_per_pixel = 2;\n\t\t} else { \n\t\t\tcur_bit_per_pixel = 32;\n\t\t\tif (cur_src_width >= 1 && cur_src_width <= 16)\n\t\t\t\tcur_req_size = 64;\n\t\t\telse if (cur_src_width >= 17 && cur_src_width <= 31)\n\t\t\t\tcur_req_size = 128;\n\t\t\telse\n\t\t\t\tcur_req_size = 256;\n\t\t}\n\n\t\tcur_req_width = (double)cur_req_size / ((double)cur_bit_per_pixel / 8.0);\n\t\tcur_width_ub = dml_ceil((double)cur_src_width / (double)cur_req_width, 1)\n\t\t\t* (double)cur_req_width;\n\t\tcur_req_per_width = cur_width_ub / (double)cur_req_width;\n\t\thactive_cur = (double)cur_src_width / hscl_ratio; \n\n\t\tif (vratio_pre_l <= 1.0) {\n\t\t\t*refcyc_per_req_delivery_pre_cur = hactive_cur * ref_freq_to_pix_freq\n\t\t\t\t/ (double)cur_req_per_width;\n\t\t} else {\n\t\t\t*refcyc_per_req_delivery_pre_cur = (double)refclk_freq_in_mhz\n\t\t\t\t* (double)cur_src_width / hscale_pixel_rate_l\n\t\t\t\t/ (double)cur_req_per_width;\n\t\t}\n\n\t\tASSERT(*refcyc_per_req_delivery_pre_cur < dml_pow(2, 13));\n\n\t\tif (vratio_l <= 1.0) {\n\t\t\t*refcyc_per_req_delivery_cur = hactive_cur * ref_freq_to_pix_freq\n\t\t\t\t/ (double)cur_req_per_width;\n\t\t} else {\n\t\t\t*refcyc_per_req_delivery_cur = (double)refclk_freq_in_mhz\n\t\t\t\t* (double)cur_src_width / hscale_pixel_rate_l\n\t\t\t\t/ (double)cur_req_per_width;\n\t\t}\n\n\t\tdml_print(\"DML_DLG: %s: cur_req_width                     = %d\\n\",\n\t\t\t__func__,\n\t\t\tcur_req_width);\n\t\tdml_print(\"DML_DLG: %s: cur_width_ub                      = %3.2f\\n\",\n\t\t\t__func__,\n\t\t\tcur_width_ub);\n\t\tdml_print(\"DML_DLG: %s: cur_req_per_width                 = %3.2f\\n\",\n\t\t\t__func__,\n\t\t\tcur_req_per_width);\n\t\tdml_print(\"DML_DLG: %s: hactive_cur                       = %3.2f\\n\",\n\t\t\t__func__,\n\t\t\thactive_cur);\n\t\tdml_print(\"DML_DLG: %s: refcyc_per_req_delivery_pre_cur   = %3.2f\\n\",\n\t\t\t__func__,\n\t\t\t*refcyc_per_req_delivery_pre_cur);\n\t\tdml_print(\"DML_DLG: %s: refcyc_per_req_delivery_cur       = %3.2f\\n\",\n\t\t\t__func__,\n\t\t\t*refcyc_per_req_delivery_cur);\n\n\t\tASSERT(*refcyc_per_req_delivery_cur < dml_pow(2, 13));\n\t}\n}\n\n\n\nstatic void dml_rq_dlg_get_dlg_params(struct display_mode_lib *mode_lib,\n\tconst display_e2e_pipe_params_st *e2e_pipe_param,\n\tconst unsigned int num_pipes,\n\tconst unsigned int pipe_idx,\n\tdisplay_dlg_regs_st *disp_dlg_regs,\n\tdisplay_ttu_regs_st *disp_ttu_regs,\n\tconst display_rq_dlg_params_st rq_dlg_param,\n\tconst display_dlg_sys_params_st dlg_sys_param,\n\tconst bool cstate_en,\n\tconst bool pstate_en,\n\tconst bool vm_en,\n\tconst bool ignore_viewport_pos,\n\tconst bool immediate_flip_support)\n{\n\tconst display_pipe_source_params_st *src = &e2e_pipe_param[pipe_idx].pipe.src;\n\tconst display_pipe_dest_params_st *dst = &e2e_pipe_param[pipe_idx].pipe.dest;\n\tconst display_output_params_st *dout = &e2e_pipe_param[pipe_idx].dout;\n\tconst display_clocks_and_cfg_st *clks = &e2e_pipe_param[pipe_idx].clks_cfg;\n\tconst scaler_ratio_depth_st *scl = &e2e_pipe_param[pipe_idx].pipe.scale_ratio_depth;\n\tconst scaler_taps_st *taps = &e2e_pipe_param[pipe_idx].pipe.scale_taps;\n\n\t\n\t\n\t\n\t\n\tunsigned int htotal = dst->htotal;\n\t\n\tunsigned int hblank_end = dst->hblank_end;\n\tunsigned int vblank_start = dst->vblank_start;\n\tunsigned int vblank_end = dst->vblank_end;\n\tunsigned int min_vblank = mode_lib->ip.min_vblank_lines;\n\n\tdouble dppclk_freq_in_mhz = clks->dppclk_mhz;\n\tdouble dispclk_freq_in_mhz = clks->dispclk_mhz;\n\tdouble refclk_freq_in_mhz = clks->refclk_mhz;\n\tdouble pclk_freq_in_mhz = dst->pixel_rate_mhz;\n\tbool interlaced = dst->interlaced;\n\n\tdouble ref_freq_to_pix_freq = refclk_freq_in_mhz / pclk_freq_in_mhz;\n\n\tdouble min_dcfclk_mhz = 0;\n\tdouble t_calc_us = 0;\n\tdouble min_ttu_vblank = 0;\n\n\tdouble min_dst_y_ttu_vblank = 0;\n\tunsigned int dlg_vblank_start = 0;\n\tbool dual_plane = false;\n\tbool mode_422 = false;\n\tunsigned int access_dir = 0;\n\tunsigned int vp_height_l = 0;\n\tunsigned int vp_width_l = 0;\n\tunsigned int vp_height_c = 0;\n\tunsigned int vp_width_c = 0;\n\n\t\n\tunsigned int htaps_l = 0;\n\tunsigned int htaps_c = 0;\n\tdouble hratio_l = 0;\n\tdouble hratio_c = 0;\n\tdouble vratio_l = 0;\n\tdouble vratio_c = 0;\n\tbool scl_enable = false;\n\n\tdouble line_time_in_us = 0;\n\t\n\t\n\t\n\t\n\n\t\n\tunsigned int swath_width_ub_l = 0;\n\t\n\tunsigned int dpte_groups_per_row_ub_l = 0;\n\t\n\t\n\n\t\n\tunsigned int swath_width_ub_c = 0;\n\t\n\tunsigned int dpte_groups_per_row_ub_c = 0;\n\n\tunsigned int meta_chunks_per_row_ub_l = 0;\n\tunsigned int meta_chunks_per_row_ub_c = 0;\n\tunsigned int vupdate_offset = 0;\n\tunsigned int vupdate_width = 0;\n\tunsigned int vready_offset = 0;\n\n\tunsigned int dppclk_delay_subtotal = 0;\n\tunsigned int dispclk_delay_subtotal = 0;\n\tunsigned int pixel_rate_delay_subtotal = 0;\n\n\tunsigned int vstartup_start = 0;\n\tunsigned int dst_x_after_scaler = 0;\n\tint dst_y_after_scaler = 0;\n\tdouble line_wait = 0;\n\tdouble dst_y_prefetch = 0;\n\tdouble dst_y_per_vm_vblank = 0;\n\tdouble dst_y_per_row_vblank = 0;\n\tdouble dst_y_per_vm_flip = 0;\n\tdouble dst_y_per_row_flip = 0;\n\tdouble max_dst_y_per_vm_vblank = 0;\n\tdouble max_dst_y_per_row_vblank = 0;\n\tdouble lsw = 0;\n\tdouble vratio_pre_l = 0;\n\tdouble vratio_pre_c = 0;\n\tunsigned int req_per_swath_ub_l = 0;\n\tunsigned int req_per_swath_ub_c = 0;\n\tunsigned int meta_row_height_l = 0;\n\tunsigned int meta_row_height_c = 0;\n\tunsigned int swath_width_pixels_ub_l = 0;\n\tunsigned int swath_width_pixels_ub_c = 0;\n\tunsigned int scaler_rec_in_width_l = 0;\n\tunsigned int scaler_rec_in_width_c = 0;\n\tunsigned int dpte_row_height_l = 0;\n\tunsigned int dpte_row_height_c = 0;\n\tdouble hscale_pixel_rate_l = 0;\n\tdouble hscale_pixel_rate_c = 0;\n\tdouble min_hratio_fact_l = 0;\n\tdouble min_hratio_fact_c = 0;\n\tdouble refcyc_per_line_delivery_pre_l = 0;\n\tdouble refcyc_per_line_delivery_pre_c = 0;\n\tdouble refcyc_per_line_delivery_l = 0;\n\tdouble refcyc_per_line_delivery_c = 0;\n\n\tdouble refcyc_per_req_delivery_pre_l = 0;\n\tdouble refcyc_per_req_delivery_pre_c = 0;\n\tdouble refcyc_per_req_delivery_l = 0;\n\tdouble refcyc_per_req_delivery_c = 0;\n\n\tunsigned int full_recout_width = 0;\n\tdouble refcyc_per_req_delivery_pre_cur0 = 0;\n\tdouble refcyc_per_req_delivery_cur0 = 0;\n\tdouble refcyc_per_req_delivery_pre_cur1 = 0;\n\tdouble refcyc_per_req_delivery_cur1 = 0;\n\n\tunsigned int pipe_index_in_combine[DC__NUM_PIPES__MAX] = { 0 };\n\n\tmemset(disp_dlg_regs, 0, sizeof(*disp_dlg_regs));\n\tmemset(disp_ttu_regs, 0, sizeof(*disp_ttu_regs));\n\n\tdml_print(\"DML_DLG: %s:  cstate_en = %d\\n\", __func__, cstate_en);\n\tdml_print(\"DML_DLG: %s:  pstate_en = %d\\n\", __func__, pstate_en);\n\tdml_print(\"DML_DLG: %s:  vm_en     = %d\\n\", __func__, vm_en);\n\tdml_print(\"DML_DLG: %s:  ignore_viewport_pos  = %d\\n\", __func__, ignore_viewport_pos);\n\tdml_print(\"DML_DLG: %s:  immediate_flip_support  = %d\\n\", __func__, immediate_flip_support);\n\n\tdml_print(\"DML_DLG: %s: dppclk_freq_in_mhz     = %3.2f\\n\", __func__, dppclk_freq_in_mhz);\n\tdml_print(\"DML_DLG: %s: dispclk_freq_in_mhz    = %3.2f\\n\", __func__, dispclk_freq_in_mhz);\n\tdml_print(\"DML_DLG: %s: refclk_freq_in_mhz     = %3.2f\\n\", __func__, refclk_freq_in_mhz);\n\tdml_print(\"DML_DLG: %s: pclk_freq_in_mhz       = %3.2f\\n\", __func__, pclk_freq_in_mhz);\n\tdml_print(\"DML_DLG: %s: interlaced             = %d\\n\", __func__, interlaced);\n\tASSERT(ref_freq_to_pix_freq < 4.0);\n\n\tdisp_dlg_regs->ref_freq_to_pix_freq =\n\t\t(unsigned int)(ref_freq_to_pix_freq * dml_pow(2, 19));\n\tdisp_dlg_regs->refcyc_per_htotal = (unsigned int)(ref_freq_to_pix_freq * (double)htotal\n\t\t* dml_pow(2, 8));\n\tdisp_dlg_regs->dlg_vblank_end = interlaced ? (vblank_end / 2) : vblank_end; \n\n\tmin_dcfclk_mhz = dlg_sys_param.deepsleep_dcfclk_mhz;\n\tt_calc_us = get_tcalc(mode_lib, e2e_pipe_param, num_pipes);\n\tmin_ttu_vblank = get_min_ttu_vblank(mode_lib, e2e_pipe_param, num_pipes, pipe_idx);\n\n\tmin_dst_y_ttu_vblank = min_ttu_vblank * pclk_freq_in_mhz / (double)htotal;\n\tdlg_vblank_start = interlaced ? (vblank_start / 2) : vblank_start;\n\n\tdisp_dlg_regs->min_dst_y_next_start = (unsigned int)(((double)dlg_vblank_start\n\t\t) * dml_pow(2, 2));\n\tASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int)dml_pow(2, 18));\n\n\tdml_print(\"DML_DLG: %s: min_dcfclk_mhz                         = %3.2f\\n\",\n\t\t__func__,\n\t\tmin_dcfclk_mhz);\n\tdml_print(\"DML_DLG: %s: min_ttu_vblank                         = %3.2f\\n\",\n\t\t__func__,\n\t\tmin_ttu_vblank);\n\tdml_print(\"DML_DLG: %s: min_dst_y_ttu_vblank                   = %3.2f\\n\",\n\t\t__func__,\n\t\tmin_dst_y_ttu_vblank);\n\tdml_print(\"DML_DLG: %s: t_calc_us                              = %3.2f\\n\",\n\t\t__func__,\n\t\tt_calc_us);\n\tdml_print(\"DML_DLG: %s: disp_dlg_regs->min_dst_y_next_start    = 0x%0x\\n\",\n\t\t__func__,\n\t\tdisp_dlg_regs->min_dst_y_next_start);\n\tdml_print(\"DML_DLG: %s: ref_freq_to_pix_freq                   = %3.2f\\n\",\n\t\t__func__,\n\t\tref_freq_to_pix_freq);\n\n\t\n\t\n\t\n\t\n\t\n\t\n\tdual_plane = is_dual_plane((enum source_format_class)(src->source_format));\n\tmode_422 = false; \n\taccess_dir = (src->source_scan == dm_vert); \n\tvp_height_l = src->viewport_height;\n\tvp_width_l = src->viewport_width;\n\tvp_height_c = src->viewport_height_c;\n\tvp_width_c = src->viewport_width_c;\n\n\t\n\thtaps_l = taps->htaps;\n\thtaps_c = taps->htaps_c;\n\thratio_l = scl->hscl_ratio;\n\thratio_c = scl->hscl_ratio_c;\n\tvratio_l = scl->vscl_ratio;\n\tvratio_c = scl->vscl_ratio_c;\n\tscl_enable = scl->scl_enable;\n\n\tline_time_in_us = (htotal / pclk_freq_in_mhz);\n\tswath_width_ub_l = rq_dlg_param.rq_l.swath_width_ub;\n\tdpte_groups_per_row_ub_l = rq_dlg_param.rq_l.dpte_groups_per_row_ub;\n\tswath_width_ub_c = rq_dlg_param.rq_c.swath_width_ub;\n\tdpte_groups_per_row_ub_c = rq_dlg_param.rq_c.dpte_groups_per_row_ub;\n\n\tmeta_chunks_per_row_ub_l = rq_dlg_param.rq_l.meta_chunks_per_row_ub;\n\tmeta_chunks_per_row_ub_c = rq_dlg_param.rq_c.meta_chunks_per_row_ub;\n\tvupdate_offset = dst->vupdate_offset;\n\tvupdate_width = dst->vupdate_width;\n\tvready_offset = dst->vready_offset;\n\n\tdppclk_delay_subtotal = mode_lib->ip.dppclk_delay_subtotal;\n\tdispclk_delay_subtotal = mode_lib->ip.dispclk_delay_subtotal;\n\n\tif (scl_enable)\n\t\tdppclk_delay_subtotal += mode_lib->ip.dppclk_delay_scl;\n\telse\n\t\tdppclk_delay_subtotal += mode_lib->ip.dppclk_delay_scl_lb_only;\n\n\tdppclk_delay_subtotal += mode_lib->ip.dppclk_delay_cnvc_formatter\n\t\t+ src->num_cursors * mode_lib->ip.dppclk_delay_cnvc_cursor;\n\n\tif (dout->dsc_enable) {\n\t\tdouble dsc_delay = get_dsc_delay(mode_lib, e2e_pipe_param, num_pipes, pipe_idx);\n\n\t\tdispclk_delay_subtotal += dsc_delay;\n\t}\n\n\tpixel_rate_delay_subtotal = dppclk_delay_subtotal * pclk_freq_in_mhz / dppclk_freq_in_mhz\n\t\t+ dispclk_delay_subtotal * pclk_freq_in_mhz / dispclk_freq_in_mhz;\n\n\tvstartup_start = dst->vstartup_start;\n\tif (interlaced) {\n\t\tif (vstartup_start / 2.0\n\t\t\t- (double)(vready_offset + vupdate_width + vupdate_offset) / htotal\n\t\t\t<= vblank_end / 2.0)\n\t\t\tdisp_dlg_regs->vready_after_vcount0 = 1;\n\t\telse\n\t\t\tdisp_dlg_regs->vready_after_vcount0 = 0;\n\t} else {\n\t\tif (vstartup_start\n\t\t\t- (double)(vready_offset + vupdate_width + vupdate_offset) / htotal\n\t\t\t<= vblank_end)\n\t\t\tdisp_dlg_regs->vready_after_vcount0 = 1;\n\t\telse\n\t\t\tdisp_dlg_regs->vready_after_vcount0 = 0;\n\t}\n\n\t\n\tif (interlaced)\n\t\tvstartup_start = vstartup_start / 2;\n\n\t\n\tif (vstartup_start >= min_vblank) {\n\t\tdml_print(\"WARNING: DML_DLG: %s: vblank_start=%d vblank_end=%d\\n\",\n\t\t\t__func__,\n\t\t\tvblank_start,\n\t\t\tvblank_end);\n\t\tdml_print(\"WARNING: DML_DLG: %s: vstartup_start=%d should be less than min_vblank=%d\\n\",\n\t\t\t__func__,\n\t\t\tvstartup_start,\n\t\t\tmin_vblank);\n\t\tmin_vblank = vstartup_start + 1;\n\t\tdml_print(\"WARNING: DML_DLG: %s: vstartup_start=%d should be less than min_vblank=%d\\n\",\n\t\t\t__func__,\n\t\t\tvstartup_start,\n\t\t\tmin_vblank);\n\t}\n\n\tdst_x_after_scaler = get_dst_x_after_scaler(mode_lib, e2e_pipe_param, num_pipes, pipe_idx);\n\tdst_y_after_scaler = get_dst_y_after_scaler(mode_lib, e2e_pipe_param, num_pipes, pipe_idx);\n\tif (dst_y_after_scaler < 0)\n\t\tdst_y_after_scaler = 0;\n\n\t\n\tdml_print(\"DML_DLG: %s: input dst_x_after_scaler                     = %d\\n\",\n\t\t__func__,\n\t\tdst_x_after_scaler);\n\tdml_print(\"DML_DLG: %s: input dst_y_after_scaler                     = %d\\n\",\n\t\t__func__,\n\t\tdst_y_after_scaler);\n\n\t\n\tif (dst->odm_combine) {\n\t\t\n\t\tbool visited[DC__NUM_PIPES__MAX] = { false };\n\t\tunsigned int i, j, k;\n\n\t\tfor (k = 0; k < num_pipes; ++k) {\n\t\t\tvisited[k] = false;\n\t\t\tpipe_index_in_combine[k] = 0;\n\t\t}\n\n\t\tfor (i = 0; i < num_pipes; i++) {\n\t\t\tif (e2e_pipe_param[i].pipe.src.is_hsplit && !visited[i]) {\n\n\t\t\t\tunsigned int grp = e2e_pipe_param[i].pipe.src.hsplit_grp;\n\t\t\t\tunsigned int grp_idx = 0;\n\n\t\t\t\tfor (j = i; j < num_pipes; j++) {\n\t\t\t\t\tif (e2e_pipe_param[j].pipe.src.hsplit_grp == grp\n\t\t\t\t\t\t\t&& e2e_pipe_param[j].pipe.src.is_hsplit && !visited[j]) {\n\t\t\t\t\t\tpipe_index_in_combine[j] = grp_idx;\n\t\t\t\t\t\tdml_print(\"DML_DLG: %s: pipe[%d] is in grp %d idx %d\\n\", __func__, j, grp, grp_idx);\n\t\t\t\t\t\tgrp_idx++;\n\t\t\t\t\t\tvisited[j] = true;\n\t\t\t\t\t}\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\n\t}\n\n\tif (dst->odm_combine == dm_odm_combine_mode_disabled) {\n\t\tdisp_dlg_regs->refcyc_h_blank_end = (unsigned int)((double) hblank_end * ref_freq_to_pix_freq);\n\t} else {\n\t\tunsigned int   odm_combine_factor = (dst->odm_combine == dm_odm_combine_mode_2to1 ? 2 : 4); \n\t\tunsigned int   odm_pipe_index = pipe_index_in_combine[pipe_idx];\n\t\tdisp_dlg_regs->refcyc_h_blank_end = (unsigned int)(((double) hblank_end + odm_pipe_index * (double) dst->hactive / odm_combine_factor) * ref_freq_to_pix_freq);\n\t}\n\tASSERT(disp_dlg_regs->refcyc_h_blank_end < (unsigned int)dml_pow(2, 13));\n\n\tdml_print(\"DML_DLG: %s: htotal                                     = %d\\n\", __func__, htotal);\n\tdml_print(\"DML_DLG: %s: pixel_rate_delay_subtotal                  = %d\\n\",\n\t\t__func__,\n\t\tpixel_rate_delay_subtotal);\n\tdml_print(\"DML_DLG: %s: dst_x_after_scaler[%d]                     = %d\\n\",\n\t\t__func__,\n\t\tpipe_idx,\n\t\tdst_x_after_scaler);\n\tdml_print(\"DML_DLG: %s: dst_y_after_scaler[%d]                     = %d\\n\",\n\t\t__func__,\n\t\tpipe_idx,\n\t\tdst_y_after_scaler);\n\n\t\n\t\t\n\tline_wait = mode_lib->soc.urgent_latency_pixel_data_only_us;\n\tif (cstate_en)\n\t\tline_wait = dml_max(mode_lib->soc.sr_enter_plus_exit_time_us, line_wait);\n\tif (pstate_en)\n\t\tline_wait = dml_max(mode_lib->soc.dram_clock_change_latency_us\n\t\t\t+ mode_lib->soc.urgent_latency_pixel_data_only_us, \n\t\t\tline_wait);\n\tline_wait = line_wait / line_time_in_us;\n\n\tdst_y_prefetch = get_dst_y_prefetch(mode_lib, e2e_pipe_param, num_pipes, pipe_idx);\n\tdml_print(\"DML_DLG: %s: dst_y_prefetch (after rnd) = %3.2f\\n\", __func__, dst_y_prefetch);\n\n\tdst_y_per_vm_vblank = get_dst_y_per_vm_vblank(mode_lib,\n\t\te2e_pipe_param,\n\t\tnum_pipes,\n\t\tpipe_idx);\n\tdst_y_per_row_vblank = get_dst_y_per_row_vblank(mode_lib,\n\t\te2e_pipe_param,\n\t\tnum_pipes,\n\t\tpipe_idx);\n\tdst_y_per_vm_flip = get_dst_y_per_vm_flip(mode_lib, e2e_pipe_param, num_pipes, pipe_idx);\n\tdst_y_per_row_flip = get_dst_y_per_row_flip(mode_lib, e2e_pipe_param, num_pipes, pipe_idx);\n\n\tmax_dst_y_per_vm_vblank = 32.0;\t \n\tmax_dst_y_per_row_vblank = 16.0;\t\n\n\t\n\tif (htotal <= 75) {\n\t\tmin_vblank = 300;\n\t\tmax_dst_y_per_vm_vblank = 100.0;\n\t\tmax_dst_y_per_row_vblank = 100.0;\n\t}\n\n\tdml_print(\"DML_DLG: %s: dst_y_per_vm_flip    = %3.2f\\n\", __func__, dst_y_per_vm_flip);\n\tdml_print(\"DML_DLG: %s: dst_y_per_row_flip   = %3.2f\\n\", __func__, dst_y_per_row_flip);\n\tdml_print(\"DML_DLG: %s: dst_y_per_vm_vblank  = %3.2f\\n\", __func__, dst_y_per_vm_vblank);\n\tdml_print(\"DML_DLG: %s: dst_y_per_row_vblank = %3.2f\\n\", __func__, dst_y_per_row_vblank);\n\n\tASSERT(dst_y_per_vm_vblank < max_dst_y_per_vm_vblank);\n\tASSERT(dst_y_per_row_vblank < max_dst_y_per_row_vblank);\n\n\tASSERT(dst_y_prefetch > (dst_y_per_vm_vblank + dst_y_per_row_vblank));\n\tlsw = dst_y_prefetch - (dst_y_per_vm_vblank + dst_y_per_row_vblank);\n\n\tdml_print(\"DML_DLG: %s: lsw = %3.2f\\n\", __func__, lsw);\n\n\tvratio_pre_l = get_vratio_prefetch_l(mode_lib, e2e_pipe_param, num_pipes, pipe_idx);\n\tvratio_pre_c = get_vratio_prefetch_c(mode_lib, e2e_pipe_param, num_pipes, pipe_idx);\n\n\tdml_print(\"DML_DLG: %s: vratio_pre_l=%3.2f\\n\", __func__, vratio_pre_l);\n\tdml_print(\"DML_DLG: %s: vratio_pre_c=%3.2f\\n\", __func__, vratio_pre_c);\n\n\t\n\treq_per_swath_ub_l = rq_dlg_param.rq_l.req_per_swath_ub;\n\treq_per_swath_ub_c = rq_dlg_param.rq_c.req_per_swath_ub;\n\tmeta_row_height_l = rq_dlg_param.rq_l.meta_row_height;\n\tmeta_row_height_c = rq_dlg_param.rq_c.meta_row_height;\n\tswath_width_pixels_ub_l = 0;\n\tswath_width_pixels_ub_c = 0;\n\tscaler_rec_in_width_l = 0;\n\tscaler_rec_in_width_c = 0;\n\tdpte_row_height_l = rq_dlg_param.rq_l.dpte_row_height;\n\tdpte_row_height_c = rq_dlg_param.rq_c.dpte_row_height;\n\n\tif (mode_422) {\n\t\tswath_width_pixels_ub_l = swath_width_ub_l * 2;  \n\t\tswath_width_pixels_ub_c = swath_width_ub_c * 2;\n\t} else {\n\t\tswath_width_pixels_ub_l = swath_width_ub_l * 1;\n\t\tswath_width_pixels_ub_c = swath_width_ub_c * 1;\n\t}\n\n\thscale_pixel_rate_l = 0.;\n\thscale_pixel_rate_c = 0.;\n\tmin_hratio_fact_l = 1.0;\n\tmin_hratio_fact_c = 1.0;\n\n\tif (hratio_l <= 1)\n\t\tmin_hratio_fact_l = 2.0;\n\telse if (htaps_l <= 6) {\n\t\tif ((hratio_l * 2.0) > 4.0)\n\t\t\tmin_hratio_fact_l = 4.0;\n\t\telse\n\t\t\tmin_hratio_fact_l = hratio_l * 2.0;\n\t} else {\n\t\tif (hratio_l > 4.0)\n\t\t\tmin_hratio_fact_l = 4.0;\n\t\telse\n\t\t\tmin_hratio_fact_l = hratio_l;\n\t}\n\n\thscale_pixel_rate_l = min_hratio_fact_l * dppclk_freq_in_mhz;\n\n\tif (hratio_c <= 1)\n\t\tmin_hratio_fact_c = 2.0;\n\telse if (htaps_c <= 6) {\n\t\tif ((hratio_c * 2.0) > 4.0)\n\t\t\tmin_hratio_fact_c = 4.0;\n\t\telse\n\t\t\tmin_hratio_fact_c = hratio_c * 2.0;\n\t} else {\n\t\tif (hratio_c > 4.0)\n\t\t\tmin_hratio_fact_c = 4.0;\n\t\telse\n\t\t\tmin_hratio_fact_c = hratio_c;\n\t}\n\n\thscale_pixel_rate_c = min_hratio_fact_c * dppclk_freq_in_mhz;\n\n\trefcyc_per_line_delivery_pre_l = 0.;\n\trefcyc_per_line_delivery_pre_c = 0.;\n\trefcyc_per_line_delivery_l = 0.;\n\trefcyc_per_line_delivery_c = 0.;\n\n\trefcyc_per_req_delivery_pre_l = 0.;\n\trefcyc_per_req_delivery_pre_c = 0.;\n\trefcyc_per_req_delivery_l = 0.;\n\trefcyc_per_req_delivery_c = 0.;\n\n\tfull_recout_width = 0;\n\t\n\tif (src->is_hsplit) {\n\t\t\n\t\t\n\t\tif (dst->full_recout_width == 0 && !dst->odm_combine) {\n\t\t\tdml_print(\"DML_DLG: %s: Warning: full_recout_width not set in hsplit mode\\n\",\n\t\t\t\t__func__);\n\t\t\tfull_recout_width = dst->recout_width * 2; \n\t\t} else\n\t\t\tfull_recout_width = dst->full_recout_width;\n\t} else\n\t\tfull_recout_width = dst->recout_width;\n\n\t\n\trefcyc_per_line_delivery_pre_l = get_refcyc_per_delivery(mode_lib,\n\t\trefclk_freq_in_mhz,\n\t\tpclk_freq_in_mhz,\n\t\tdst->odm_combine,\n\t\tfull_recout_width,\n\t\tdst->hactive,\n\t\tvratio_pre_l,\n\t\thscale_pixel_rate_l,\n\t\tswath_width_pixels_ub_l,\n\t\t1); \n\n\trefcyc_per_line_delivery_l = get_refcyc_per_delivery(mode_lib,\n\t\trefclk_freq_in_mhz,\n\t\tpclk_freq_in_mhz,\n\t\tdst->odm_combine,\n\t\tfull_recout_width,\n\t\tdst->hactive,\n\t\tvratio_l,\n\t\thscale_pixel_rate_l,\n\t\tswath_width_pixels_ub_l,\n\t\t1); \n\n\tdml_print(\"DML_DLG: %s: full_recout_width              = %d\\n\",\n\t\t__func__,\n\t\tfull_recout_width);\n\tdml_print(\"DML_DLG: %s: hscale_pixel_rate_l            = %3.2f\\n\",\n\t\t__func__,\n\t\thscale_pixel_rate_l);\n\tdml_print(\"DML_DLG: %s: refcyc_per_line_delivery_pre_l = %3.2f\\n\",\n\t\t__func__,\n\t\trefcyc_per_line_delivery_pre_l);\n\tdml_print(\"DML_DLG: %s: refcyc_per_line_delivery_l     = %3.2f\\n\",\n\t\t__func__,\n\t\trefcyc_per_line_delivery_l);\n\n\tif (dual_plane) {\n\t\trefcyc_per_line_delivery_pre_c = get_refcyc_per_delivery(mode_lib,\n\t\t\trefclk_freq_in_mhz,\n\t\t\tpclk_freq_in_mhz,\n\t\t\tdst->odm_combine,\n\t\t\tfull_recout_width,\n\t\t\tdst->hactive,\n\t\t\tvratio_pre_c,\n\t\t\thscale_pixel_rate_c,\n\t\t\tswath_width_pixels_ub_c,\n\t\t\t1); \n\n\t\trefcyc_per_line_delivery_c = get_refcyc_per_delivery(mode_lib,\n\t\t\trefclk_freq_in_mhz,\n\t\t\tpclk_freq_in_mhz,\n\t\t\tdst->odm_combine,\n\t\t\tfull_recout_width,\n\t\t\tdst->hactive,\n\t\t\tvratio_c,\n\t\t\thscale_pixel_rate_c,\n\t\t\tswath_width_pixels_ub_c,\n\t\t\t1);  \n\n\t\tdml_print(\"DML_DLG: %s: refcyc_per_line_delivery_pre_c = %3.2f\\n\",\n\t\t\t__func__,\n\t\t\trefcyc_per_line_delivery_pre_c);\n\t\tdml_print(\"DML_DLG: %s: refcyc_per_line_delivery_c     = %3.2f\\n\",\n\t\t\t__func__,\n\t\t\trefcyc_per_line_delivery_c);\n\t}\n\n\t\n\tif (src->dynamic_metadata_enable && src->gpuvm) {\n\t\tunsigned int levels = mode_lib->ip.gpuvm_max_page_table_levels;\n\t\tdouble ref_cycles;\n\n\t\tif (src->hostvm)\n\t\t\tlevels = levels * (mode_lib->ip.hostvm_max_page_table_levels+1);\n\n\t\tref_cycles = (levels * mode_lib->soc.urgent_latency_vm_data_only_us) * refclk_freq_in_mhz;\n\t\tdml_print(\"BENyamin:    dst_y_prefetch                  = %f %d %f %f \\n\",\n\t\t\tref_cycles, levels, mode_lib->soc.urgent_latency_vm_data_only_us, refclk_freq_in_mhz);\n\t\tdisp_dlg_regs->refcyc_per_vm_dmdata = (unsigned int) ref_cycles;\n\t}\n\tdml_print(\"BENyamin:    dmdta_en vm                     = %d %d \\n\",\n\t\tsrc->dynamic_metadata_enable, src->vm);\n\t\n\tif (access_dir) {  \n\t\tscaler_rec_in_width_l = vp_height_l;\n\t\tscaler_rec_in_width_c = vp_height_c;\n\t} else {\n\t\tscaler_rec_in_width_l = vp_width_l;\n\t\tscaler_rec_in_width_c = vp_width_c;\n\t}\n\n\trefcyc_per_req_delivery_pre_l = get_refcyc_per_delivery(mode_lib,\n\t\trefclk_freq_in_mhz,\n\t\tpclk_freq_in_mhz,\n\t\tdst->odm_combine,\n\t\tfull_recout_width,\n\t\tdst->hactive,\n\t\tvratio_pre_l,\n\t\thscale_pixel_rate_l,\n\t\tscaler_rec_in_width_l,\n\t\treq_per_swath_ub_l);  \n\trefcyc_per_req_delivery_l = get_refcyc_per_delivery(mode_lib,\n\t\trefclk_freq_in_mhz,\n\t\tpclk_freq_in_mhz,\n\t\tdst->odm_combine,\n\t\tfull_recout_width,\n\t\tdst->hactive,\n\t\tvratio_l,\n\t\thscale_pixel_rate_l,\n\t\tscaler_rec_in_width_l,\n\t\treq_per_swath_ub_l);  \n\n\tdml_print(\"DML_DLG: %s: refcyc_per_req_delivery_pre_l = %3.2f\\n\",\n\t\t__func__,\n\t\trefcyc_per_req_delivery_pre_l);\n\tdml_print(\"DML_DLG: %s: refcyc_per_req_delivery_l     = %3.2f\\n\",\n\t\t__func__,\n\t\trefcyc_per_req_delivery_l);\n\n\tASSERT(refcyc_per_req_delivery_pre_l < dml_pow(2, 13));\n\tASSERT(refcyc_per_req_delivery_l < dml_pow(2, 13));\n\n\tif (dual_plane) {\n\t\trefcyc_per_req_delivery_pre_c = get_refcyc_per_delivery(mode_lib,\n\t\t\trefclk_freq_in_mhz,\n\t\t\tpclk_freq_in_mhz,\n\t\t\tdst->odm_combine,\n\t\t\tfull_recout_width,\n\t\t\tdst->hactive,\n\t\t\tvratio_pre_c,\n\t\t\thscale_pixel_rate_c,\n\t\t\tscaler_rec_in_width_c,\n\t\t\treq_per_swath_ub_c);  \n\t\trefcyc_per_req_delivery_c = get_refcyc_per_delivery(mode_lib,\n\t\t\trefclk_freq_in_mhz,\n\t\t\tpclk_freq_in_mhz,\n\t\t\tdst->odm_combine,\n\t\t\tfull_recout_width,\n\t\t\tdst->hactive,\n\t\t\tvratio_c,\n\t\t\thscale_pixel_rate_c,\n\t\t\tscaler_rec_in_width_c,\n\t\t\treq_per_swath_ub_c);  \n\n\t\tdml_print(\"DML_DLG: %s: refcyc_per_req_delivery_pre_c = %3.2f\\n\",\n\t\t\t__func__,\n\t\t\trefcyc_per_req_delivery_pre_c);\n\t\tdml_print(\"DML_DLG: %s: refcyc_per_req_delivery_c     = %3.2f\\n\",\n\t\t\t__func__,\n\t\t\trefcyc_per_req_delivery_c);\n\n\t\tASSERT(refcyc_per_req_delivery_pre_c < dml_pow(2, 13));\n\t\tASSERT(refcyc_per_req_delivery_c < dml_pow(2, 13));\n\t}\n\n\t\n\trefcyc_per_req_delivery_pre_cur0 = 0.0;\n\trefcyc_per_req_delivery_cur0 = 0.0;\n\tif (src->num_cursors > 0) {\n\t\tcalculate_ttu_cursor(mode_lib,\n\t\t\t&refcyc_per_req_delivery_pre_cur0,\n\t\t\t&refcyc_per_req_delivery_cur0,\n\t\t\trefclk_freq_in_mhz,\n\t\t\tref_freq_to_pix_freq,\n\t\t\thscale_pixel_rate_l,\n\t\t\tscl->hscl_ratio,\n\t\t\tvratio_pre_l,\n\t\t\tvratio_l,\n\t\t\tsrc->cur0_src_width,\n\t\t\t(enum cursor_bpp)(src->cur0_bpp));\n\t}\n\n\trefcyc_per_req_delivery_pre_cur1 = 0.0;\n\trefcyc_per_req_delivery_cur1 = 0.0;\n\tif (src->num_cursors > 1) {\n\t\tcalculate_ttu_cursor(mode_lib,\n\t\t\t&refcyc_per_req_delivery_pre_cur1,\n\t\t\t&refcyc_per_req_delivery_cur1,\n\t\t\trefclk_freq_in_mhz,\n\t\t\tref_freq_to_pix_freq,\n\t\t\thscale_pixel_rate_l,\n\t\t\tscl->hscl_ratio,\n\t\t\tvratio_pre_l,\n\t\t\tvratio_l,\n\t\t\tsrc->cur1_src_width,\n\t\t\t(enum cursor_bpp)(src->cur1_bpp));\n\t}\n\n\t\n\t\n\n\t\n\tdisp_dlg_regs->dst_y_after_scaler = dst_y_after_scaler; \n\tASSERT(disp_dlg_regs->dst_y_after_scaler < (unsigned int)8);\n\tdisp_dlg_regs->refcyc_x_after_scaler = dst_x_after_scaler * ref_freq_to_pix_freq; \n\tASSERT(disp_dlg_regs->refcyc_x_after_scaler < (unsigned int)dml_pow(2, 13));\n\tdisp_dlg_regs->dst_y_prefetch = (unsigned int)(dst_y_prefetch * dml_pow(2, 2));\n\tdisp_dlg_regs->dst_y_per_vm_vblank = (unsigned int)(dst_y_per_vm_vblank * dml_pow(2, 2));\n\tdisp_dlg_regs->dst_y_per_row_vblank = (unsigned int)(dst_y_per_row_vblank * dml_pow(2, 2));\n\tdisp_dlg_regs->dst_y_per_vm_flip = (unsigned int)(dst_y_per_vm_flip * dml_pow(2, 2));\n\tdisp_dlg_regs->dst_y_per_row_flip = (unsigned int)(dst_y_per_row_flip * dml_pow(2, 2));\n\n\tdisp_dlg_regs->vratio_prefetch = (unsigned int)(vratio_pre_l * dml_pow(2, 19));\n\tdisp_dlg_regs->vratio_prefetch_c = (unsigned int)(vratio_pre_c * dml_pow(2, 19));\n\n\tdml_print(\"DML_DLG: %s: disp_dlg_regs->dst_y_per_vm_vblank  = 0x%x\\n\", __func__, disp_dlg_regs->dst_y_per_vm_vblank);\n\tdml_print(\"DML_DLG: %s: disp_dlg_regs->dst_y_per_row_vblank = 0x%x\\n\", __func__, disp_dlg_regs->dst_y_per_row_vblank);\n\tdml_print(\"DML_DLG: %s: disp_dlg_regs->dst_y_per_vm_flip    = 0x%x\\n\", __func__, disp_dlg_regs->dst_y_per_vm_flip);\n\tdml_print(\"DML_DLG: %s: disp_dlg_regs->dst_y_per_row_flip   = 0x%x\\n\", __func__, disp_dlg_regs->dst_y_per_row_flip);\n\tdisp_dlg_regs->refcyc_per_pte_group_vblank_l =\n\t\t(unsigned int)(dst_y_per_row_vblank * (double)htotal\n\t\t\t* ref_freq_to_pix_freq / (double)dpte_groups_per_row_ub_l);\n\tASSERT(disp_dlg_regs->refcyc_per_pte_group_vblank_l < (unsigned int)dml_pow(2, 13));\n\n\tif (dual_plane) {\n\t\tdisp_dlg_regs->refcyc_per_pte_group_vblank_c = (unsigned int)(dst_y_per_row_vblank\n\t\t\t* (double)htotal * ref_freq_to_pix_freq\n\t\t\t/ (double)dpte_groups_per_row_ub_c);\n\t\tASSERT(disp_dlg_regs->refcyc_per_pte_group_vblank_c\n\t\t\t< (unsigned int)dml_pow(2, 13));\n\t}\n\n\tdisp_dlg_regs->refcyc_per_meta_chunk_vblank_l =\n\t\t(unsigned int)(dst_y_per_row_vblank * (double)htotal\n\t\t\t* ref_freq_to_pix_freq / (double)meta_chunks_per_row_ub_l);\n\tASSERT(disp_dlg_regs->refcyc_per_meta_chunk_vblank_l < (unsigned int)dml_pow(2, 13));\n\n\tdisp_dlg_regs->refcyc_per_meta_chunk_vblank_c =\n\t\tdisp_dlg_regs->refcyc_per_meta_chunk_vblank_l; \n\n\tdisp_dlg_regs->refcyc_per_pte_group_flip_l = (unsigned int)(dst_y_per_row_flip * htotal\n\t\t* ref_freq_to_pix_freq) / dpte_groups_per_row_ub_l;\n\tdisp_dlg_regs->refcyc_per_meta_chunk_flip_l = (unsigned int)(dst_y_per_row_flip * htotal\n\t\t* ref_freq_to_pix_freq) / meta_chunks_per_row_ub_l;\n\n\tif (dual_plane) {\n\t\tdisp_dlg_regs->refcyc_per_pte_group_flip_c = (unsigned int)(dst_y_per_row_flip\n\t\t\t* htotal * ref_freq_to_pix_freq) / dpte_groups_per_row_ub_c;\n\t\tdisp_dlg_regs->refcyc_per_meta_chunk_flip_c = (unsigned int)(dst_y_per_row_flip\n\t\t\t* htotal * ref_freq_to_pix_freq) / meta_chunks_per_row_ub_c;\n\t}\n\n\tdisp_dlg_regs->refcyc_per_vm_group_vblank   = get_refcyc_per_vm_group_vblank(mode_lib, e2e_pipe_param, num_pipes, pipe_idx) * refclk_freq_in_mhz;\n\tdisp_dlg_regs->refcyc_per_vm_group_flip\t = get_refcyc_per_vm_group_flip(mode_lib, e2e_pipe_param, num_pipes, pipe_idx) * refclk_freq_in_mhz;\n\tdisp_dlg_regs->refcyc_per_vm_req_vblank\t = get_refcyc_per_vm_req_vblank(mode_lib, e2e_pipe_param, num_pipes, pipe_idx) * refclk_freq_in_mhz * dml_pow(2, 10);\n\tdisp_dlg_regs->refcyc_per_vm_req_flip\t   = get_refcyc_per_vm_req_flip(mode_lib, e2e_pipe_param, num_pipes, pipe_idx) * refclk_freq_in_mhz * dml_pow(2, 10);\n\n\t\n\tif (disp_dlg_regs->refcyc_per_vm_group_vblank >= (unsigned int)dml_pow(2, 23))\n\t\tdisp_dlg_regs->refcyc_per_vm_group_vblank = dml_pow(2, 23) - 1;\n\n\tif (disp_dlg_regs->refcyc_per_vm_group_flip >= (unsigned int)dml_pow(2, 23))\n\t\tdisp_dlg_regs->refcyc_per_vm_group_flip = dml_pow(2, 23) - 1;\n\n\tif (disp_dlg_regs->refcyc_per_vm_req_vblank >= (unsigned int)dml_pow(2, 23))\n\t\tdisp_dlg_regs->refcyc_per_vm_req_vblank = dml_pow(2, 23) - 1;\n\n\tif (disp_dlg_regs->refcyc_per_vm_req_flip >= (unsigned int)dml_pow(2, 23))\n\t\tdisp_dlg_regs->refcyc_per_vm_req_flip = dml_pow(2, 23) - 1;\n\n\tdisp_dlg_regs->dst_y_per_pte_row_nom_l = (unsigned int)((double)dpte_row_height_l\n\t\t/ (double)vratio_l * dml_pow(2, 2));\n\tASSERT(disp_dlg_regs->dst_y_per_pte_row_nom_l < (unsigned int)dml_pow(2, 17));\n\n\tif (dual_plane) {\n\t\tdisp_dlg_regs->dst_y_per_pte_row_nom_c = (unsigned int)((double)dpte_row_height_c\n\t\t\t/ (double)vratio_c * dml_pow(2, 2));\n\t\tif (disp_dlg_regs->dst_y_per_pte_row_nom_c >= (unsigned int)dml_pow(2, 17)) {\n\t\t\tdml_print(\"DML_DLG: %s: Warning dst_y_per_pte_row_nom_c %u larger than supported by register format U15.2 %u\\n\",\n\t\t\t\t__func__,\n\t\t\t\tdisp_dlg_regs->dst_y_per_pte_row_nom_c,\n\t\t\t\t(unsigned int)dml_pow(2, 17) - 1);\n\t\t}\n\t}\n\n\tdisp_dlg_regs->dst_y_per_meta_row_nom_l = (unsigned int)((double)meta_row_height_l\n\t\t/ (double)vratio_l * dml_pow(2, 2));\n\tASSERT(disp_dlg_regs->dst_y_per_meta_row_nom_l < (unsigned int)dml_pow(2, 17));\n\n\tdisp_dlg_regs->dst_y_per_meta_row_nom_c = disp_dlg_regs->dst_y_per_meta_row_nom_l; \n\n\tdml_print(\"DML: Trow: %fus\\n\", line_time_in_us * (double)dpte_row_height_l / (double)vratio_l);\n\n\tdisp_dlg_regs->refcyc_per_pte_group_nom_l = (unsigned int)((double)dpte_row_height_l\n\t\t/ (double)vratio_l * (double)htotal * ref_freq_to_pix_freq\n\t\t/ (double)dpte_groups_per_row_ub_l);\n\tif (disp_dlg_regs->refcyc_per_pte_group_nom_l >= (unsigned int)dml_pow(2, 23))\n\t\tdisp_dlg_regs->refcyc_per_pte_group_nom_l = dml_pow(2, 23) - 1;\n\tdisp_dlg_regs->refcyc_per_meta_chunk_nom_l = (unsigned int)((double)meta_row_height_l\n\t\t/ (double)vratio_l * (double)htotal * ref_freq_to_pix_freq\n\t\t/ (double)meta_chunks_per_row_ub_l);\n\tif (disp_dlg_regs->refcyc_per_meta_chunk_nom_l >= (unsigned int)dml_pow(2, 23))\n\t\tdisp_dlg_regs->refcyc_per_meta_chunk_nom_l = dml_pow(2, 23) - 1;\n\n\tif (dual_plane) {\n\t\tdisp_dlg_regs->refcyc_per_pte_group_nom_c =\n\t\t\t(unsigned int)((double)dpte_row_height_c / (double)vratio_c\n\t\t\t\t* (double)htotal * ref_freq_to_pix_freq\n\t\t\t\t/ (double)dpte_groups_per_row_ub_c);\n\t\tif (disp_dlg_regs->refcyc_per_pte_group_nom_c >= (unsigned int)dml_pow(2, 23))\n\t\t\tdisp_dlg_regs->refcyc_per_pte_group_nom_c = dml_pow(2, 23) - 1;\n\n\t\t\n\t\tdisp_dlg_regs->refcyc_per_meta_chunk_nom_c =\n\t\t\t(unsigned int)((double)meta_row_height_c / (double)vratio_c\n\t\t\t\t* (double)htotal * ref_freq_to_pix_freq\n\t\t\t\t/ (double)meta_chunks_per_row_ub_c);\n\t\tif (disp_dlg_regs->refcyc_per_meta_chunk_nom_c >= (unsigned int)dml_pow(2, 23))\n\t\t\tdisp_dlg_regs->refcyc_per_meta_chunk_nom_c = dml_pow(2, 23) - 1;\n\t}\n\n\tdisp_dlg_regs->refcyc_per_line_delivery_pre_l = (unsigned int)dml_floor(refcyc_per_line_delivery_pre_l,\n\t\t1);\n\tdisp_dlg_regs->refcyc_per_line_delivery_l = (unsigned int)dml_floor(refcyc_per_line_delivery_l,\n\t\t1);\n\tASSERT(disp_dlg_regs->refcyc_per_line_delivery_pre_l < (unsigned int)dml_pow(2, 13));\n\tASSERT(disp_dlg_regs->refcyc_per_line_delivery_l < (unsigned int)dml_pow(2, 13));\n\n\tdisp_dlg_regs->refcyc_per_line_delivery_pre_c = (unsigned int)dml_floor(refcyc_per_line_delivery_pre_c,\n\t\t1);\n\tdisp_dlg_regs->refcyc_per_line_delivery_c = (unsigned int)dml_floor(refcyc_per_line_delivery_c,\n\t\t1);\n\tASSERT(disp_dlg_regs->refcyc_per_line_delivery_pre_c < (unsigned int)dml_pow(2, 13));\n\tASSERT(disp_dlg_regs->refcyc_per_line_delivery_c < (unsigned int)dml_pow(2, 13));\n\n\tdisp_dlg_regs->chunk_hdl_adjust_cur0 = 3;\n\tdisp_dlg_regs->dst_y_offset_cur0 = 0;\n\tdisp_dlg_regs->chunk_hdl_adjust_cur1 = 3;\n\tdisp_dlg_regs->dst_y_offset_cur1 = 0;\n\n\tdisp_dlg_regs->dst_y_delta_drq_limit = 0x7fff; \n\n\tdisp_ttu_regs->refcyc_per_req_delivery_pre_l = (unsigned int)(refcyc_per_req_delivery_pre_l\n\t\t* dml_pow(2, 10));\n\tdisp_ttu_regs->refcyc_per_req_delivery_l = (unsigned int)(refcyc_per_req_delivery_l\n\t\t* dml_pow(2, 10));\n\tdisp_ttu_regs->refcyc_per_req_delivery_pre_c = (unsigned int)(refcyc_per_req_delivery_pre_c\n\t\t* dml_pow(2, 10));\n\tdisp_ttu_regs->refcyc_per_req_delivery_c = (unsigned int)(refcyc_per_req_delivery_c\n\t\t* dml_pow(2, 10));\n\tdisp_ttu_regs->refcyc_per_req_delivery_pre_cur0 =\n\t\t(unsigned int)(refcyc_per_req_delivery_pre_cur0 * dml_pow(2, 10));\n\tdisp_ttu_regs->refcyc_per_req_delivery_cur0 = (unsigned int)(refcyc_per_req_delivery_cur0\n\t\t* dml_pow(2, 10));\n\tdisp_ttu_regs->refcyc_per_req_delivery_pre_cur1 =\n\t\t(unsigned int)(refcyc_per_req_delivery_pre_cur1 * dml_pow(2, 10));\n\tdisp_ttu_regs->refcyc_per_req_delivery_cur1 = (unsigned int)(refcyc_per_req_delivery_cur1\n\t\t* dml_pow(2, 10));\n\tdisp_ttu_regs->qos_level_low_wm = 0;\n\tASSERT(disp_ttu_regs->qos_level_low_wm < dml_pow(2, 14));\n\tdisp_ttu_regs->qos_level_high_wm = (unsigned int)(4.0 * (double)htotal\n\t\t* ref_freq_to_pix_freq);\n\tASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14));\n\n\tdisp_ttu_regs->qos_level_flip = 14;\n\tdisp_ttu_regs->qos_level_fixed_l = 8;\n\tdisp_ttu_regs->qos_level_fixed_c = 8;\n\tdisp_ttu_regs->qos_level_fixed_cur0 = 8;\n\tdisp_ttu_regs->qos_ramp_disable_l = 0;\n\tdisp_ttu_regs->qos_ramp_disable_c = 0;\n\tdisp_ttu_regs->qos_ramp_disable_cur0 = 0;\n\n\tdisp_ttu_regs->min_ttu_vblank = min_ttu_vblank * refclk_freq_in_mhz;\n\tASSERT(disp_ttu_regs->min_ttu_vblank < dml_pow(2, 24));\n\n\tprint__ttu_regs_st(mode_lib, disp_ttu_regs);\n\tprint__dlg_regs_st(mode_lib, disp_dlg_regs);\n}\n\nvoid dml30_rq_dlg_get_dlg_reg(struct display_mode_lib *mode_lib,\n\tdisplay_dlg_regs_st *dlg_regs,\n\tdisplay_ttu_regs_st *ttu_regs,\n\tconst display_e2e_pipe_params_st *e2e_pipe_param,\n\tconst unsigned int num_pipes,\n\tconst unsigned int pipe_idx,\n\tconst bool cstate_en,\n\tconst bool pstate_en,\n\tconst bool vm_en,\n\tconst bool ignore_viewport_pos,\n\tconst bool immediate_flip_support)\n{\n\tdisplay_rq_params_st rq_param = { 0 };\n\tdisplay_dlg_sys_params_st dlg_sys_param = { 0 };\n\n\t\n\tdlg_sys_param.t_urg_wm_us = get_wm_urgent(mode_lib, e2e_pipe_param, num_pipes);\n\tdlg_sys_param.deepsleep_dcfclk_mhz = get_clk_dcf_deepsleep(mode_lib,\n\t\te2e_pipe_param,\n\t\tnum_pipes);\n\tdlg_sys_param.t_extra_us = get_urgent_extra_latency(mode_lib, e2e_pipe_param, num_pipes);\n\tdlg_sys_param.mem_trip_us = get_wm_memory_trip(mode_lib, e2e_pipe_param, num_pipes);\n\tdlg_sys_param.t_mclk_wm_us = get_wm_dram_clock_change(mode_lib, e2e_pipe_param, num_pipes);\n\tdlg_sys_param.t_sr_wm_us = get_wm_stutter_enter_exit(mode_lib, e2e_pipe_param, num_pipes);\n\tdlg_sys_param.total_flip_bw = get_total_immediate_flip_bw(mode_lib,\n\t\te2e_pipe_param,\n\t\tnum_pipes);\n\tdlg_sys_param.total_flip_bytes = get_total_immediate_flip_bytes(mode_lib,\n\t\te2e_pipe_param,\n\t\tnum_pipes);\n\n\tprint__dlg_sys_params_st(mode_lib, &dlg_sys_param);\n\n\t\n\n\tdml_print(\"DML_DLG: Calculation for pipe[%d] start\\n\\n\", pipe_idx);\n\tdml_rq_dlg_get_rq_params(mode_lib, &rq_param, &e2e_pipe_param[pipe_idx].pipe);\n\tdml_rq_dlg_get_dlg_params(mode_lib,\n\t\te2e_pipe_param,\n\t\tnum_pipes,\n\t\tpipe_idx,\n\t\tdlg_regs,\n\t\tttu_regs,\n\t\trq_param.dlg,\n\t\tdlg_sys_param,\n\t\tcstate_en,\n\t\tpstate_en,\n\t\tvm_en,\n\t\tignore_viewport_pos,\n\t\timmediate_flip_support);\n\tdml_print(\"DML_DLG: Calculation for pipe[%d] end\\n\", pipe_idx);\n}\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}