{
    "code": "```verilog\nmodule TopModule (\n    input  logic [7:0] in,      // 8-bit input data, where in[0] is the least significant bit (LSB)\n    output logic       parity   // 1-bit output representing the computed even parity\n);\n\n    always @(*) begin\n        parity = in[0] ^ in[1] ^ in[2] ^ in[3] ^ in[4] ^ in[5] ^ in[6] ^ in[7];\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}