Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov 24 19:48:41 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file GPIO_demo_timing_summary_postroute_physopted.rpt -pb GPIO_demo_timing_summary_postroute_physopted.pb -rpx GPIO_demo_timing_summary_postroute_physopted.rpx
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.018       -0.068                      6                 4868        0.050        0.000                      0                 4868        4.500        0.000                       0                  2097  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.018       -0.068                      6                 4868        0.050        0.000                      0                 4868        4.500        0.000                       0                  2097  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            6  Failing Endpoints,  Worst Slack       -0.018ns,  Total Violation       -0.068ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.018ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[11][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[19][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.857ns  (logic 2.077ns (21.071%)  route 7.780ns (78.929%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.566     4.976    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  inst_LogicUnit/registers_reg[11][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     5.395 r  inst_LogicUnit/registers_reg[11][15]/Q
                         net (fo=2, routed)           1.297     6.692    inst_LogicUnit/registers_reg[11]_10[15]
    SLICE_X20Y41         LUT6 (Prop_lut6_I0_O)        0.299     6.991 r  inst_LogicUnit/a_sub[15]_i_6/O
                         net (fo=1, routed)           0.000     6.991    inst_LogicUnit/a_sub[15]_i_6_n_0
    SLICE_X20Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.203 r  inst_LogicUnit/a_sub_reg[15]_i_2/O
                         net (fo=2, routed)           0.787     7.990    inst_LogicUnit/a_sub_reg[15]_i_2_n_0
    SLICE_X20Y40         LUT6 (Prop_lut6_I0_O)        0.299     8.289 r  inst_LogicUnit/a_sub[15]_i_1/O
                         net (fo=34, routed)          1.434     9.723    inst_LogicUnit/registers[0]_35[15]
    SLICE_X26Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.847 f  inst_LogicUnit/registers[3][15]_i_31/O
                         net (fo=5, routed)           1.198    11.045    inst_LogicUnit/registers[3][15]_i_31_n_0
    SLICE_X37Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.169 f  inst_LogicUnit/registers[3][15]_i_26/O
                         net (fo=4, routed)           0.689    11.858    inst_LogicUnit/registers[3][15]_i_26_n_0
    SLICE_X36Y39         LUT4 (Prop_lut4_I3_O)        0.148    12.006 f  inst_LogicUnit/registers[3][15]_i_16/O
                         net (fo=1, routed)           0.298    12.304    inst_LogicUnit/registers[3][15]_i_16_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I2_O)        0.328    12.632 f  inst_LogicUnit/registers[3][15]_i_5/O
                         net (fo=1, routed)           1.076    13.708    inst_LogicUnit/registers[3][15]_i_5_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.832 r  inst_LogicUnit/registers[3][15]_i_1/O
                         net (fo=31, routed)          1.001    14.833    inst_LogicUnit/registers[3][15]_i_1_n_0
    SLICE_X21Y40         FDRE                                         r  inst_LogicUnit/registers_reg[19][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.442    14.680    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X21Y40         FDRE                                         r  inst_LogicUnit/registers_reg[19][15]/C
                         clock pessimism              0.252    14.932    
                         clock uncertainty           -0.035    14.896    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)       -0.081    14.815    inst_LogicUnit/registers_reg[19][15]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -14.833    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[28][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[5][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.897ns  (logic 1.974ns (19.944%)  route 7.923ns (80.055%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 14.683 - 10.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.559     4.969    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  inst_LogicUnit/registers_reg[28][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     5.487 r  inst_LogicUnit/registers_reg[28][3]/Q
                         net (fo=2, routed)           1.189     6.675    inst_LogicUnit/registers_reg[28]_7[3]
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.799 r  inst_LogicUnit/b_sub[3]_i_14/O
                         net (fo=1, routed)           0.416     7.216    inst_LogicUnit/b_sub[3]_i_14_n_0
    SLICE_X34Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.340 r  inst_LogicUnit/b_sub[3]_i_4/O
                         net (fo=1, routed)           0.527     7.866    inst_LogicUnit/b_sub[3]_i_4_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.990 r  inst_LogicUnit/b_sub[3]_i_1/O
                         net (fo=104, routed)         1.465     9.455    inst_LogicUnit/b_sub[3]_i_1_n_0
    SLICE_X36Y38         LUT4 (Prop_lut4_I2_O)        0.124     9.579 r  inst_LogicUnit/registers[3][17]_i_29/O
                         net (fo=5, routed)           1.031    10.610    inst_LogicUnit/registers[3][17]_i_29_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.153    10.763 r  inst_LogicUnit/registers[3][17]_i_25/O
                         net (fo=4, routed)           1.043    11.805    inst_LogicUnit/registers[3][17]_i_25_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.357    12.162 f  inst_LogicUnit/registers[3][17]_i_16/O
                         net (fo=2, routed)           0.541    12.703    inst_LogicUnit/registers[3][17]_i_16_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.326    13.029 f  inst_LogicUnit/registers[3][16]_i_5/O
                         net (fo=1, routed)           0.608    13.637    inst_LogicUnit/registers[3][16]_i_5_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.761 r  inst_LogicUnit/registers[3][16]_i_1/O
                         net (fo=31, routed)          1.105    14.866    inst_LogicUnit/registers[3][16]_i_1_n_0
    SLICE_X20Y48         FDRE                                         r  inst_LogicUnit/registers_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.445    14.683    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  inst_LogicUnit/registers_reg[5][16]/C
                         clock pessimism              0.252    14.935    
                         clock uncertainty           -0.035    14.899    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)       -0.047    14.852    inst_LogicUnit/registers_reg[5][16]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[30][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[31][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.902ns  (logic 1.942ns (19.612%)  route 7.960ns (80.388%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 14.752 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.620     5.030    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  inst_LogicUnit/registers_reg[30][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456     5.486 r  inst_LogicUnit/registers_reg[30][0]/Q
                         net (fo=2, routed)           1.179     6.664    inst_LogicUnit/registers_reg[30]_8[0]
    SLICE_X33Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  inst_LogicUnit/a_sub[0]_i_8/O
                         net (fo=1, routed)           0.000     6.788    inst_LogicUnit/a_sub[0]_i_8_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.033 r  inst_LogicUnit/a_sub_reg[0]_i_3/O
                         net (fo=1, routed)           1.203     8.237    inst_LogicUnit/a_sub_reg[0]_i_3_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I0_O)        0.298     8.535 r  inst_LogicUnit/a_sub[0]_i_2/O
                         net (fo=43, routed)          1.271     9.805    inst_LogicUnit/registers[0]_35[0]
    SLICE_X15Y42         LUT4 (Prop_lut4_I1_O)        0.120     9.925 f  inst_LogicUnit/registers[3][15]_i_27/O
                         net (fo=2, routed)           0.658    10.583    inst_LogicUnit/registers[3][15]_i_27_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I3_O)        0.327    10.910 f  inst_LogicUnit/registers[3][13]_i_19/O
                         net (fo=2, routed)           0.704    11.614    inst_LogicUnit/registers[3][13]_i_19_n_0
    SLICE_X16Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.738 f  inst_LogicUnit/registers[3][12]_i_7/O
                         net (fo=1, routed)           0.638    12.377    inst_LogicUnit/registers[3][12]_i_7_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.501 r  inst_LogicUnit/registers[3][12]_i_3/O
                         net (fo=1, routed)           1.172    13.673    inst_LogicUnit/registers[3][12]_i_3_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I2_O)        0.124    13.797 r  inst_LogicUnit/registers[3][12]_i_1/O
                         net (fo=31, routed)          1.135    14.932    inst_LogicUnit/registers[3][12]_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  inst_LogicUnit/registers_reg[31][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.514    14.752    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  inst_LogicUnit/registers_reg[31][12]/C
                         clock pessimism              0.265    15.017    
                         clock uncertainty           -0.035    14.981    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)       -0.062    14.919    inst_LogicUnit/registers_reg[31][12]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[13][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[10][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 2.713ns (26.841%)  route 7.395ns (73.159%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    4.738ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          1.564     4.738    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X25Y39         FDRE                                         r  inst_LogicUnit/registers_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     5.194 r  inst_LogicUnit/registers_reg[13][3]/Q
                         net (fo=2, routed)           1.846     7.040    inst_LogicUnit/registers_reg[13]__0[3]
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.164 r  inst_LogicUnit/a_sub[3]_i_7/O
                         net (fo=1, routed)           0.000     7.164    inst_LogicUnit/a_sub[3]_i_7_n_0
    SLICE_X32Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     7.378 r  inst_LogicUnit/a_sub_reg[3]_i_2/O
                         net (fo=2, routed)           0.674     8.051    inst_LogicUnit/a_sub_reg[3]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.297     8.348 r  inst_LogicUnit/a_sub[3]_i_1/O
                         net (fo=14, routed)          1.047     9.395    inst_LogicUnit/registers[0]_35[3]
    SLICE_X23Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.780 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.780    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.894    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.008    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.342 r  inst_LogicUnit/dm_addr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.451    10.793    inst_LogicUnit/registers[1]0[13]
    SLICE_X17Y42         LUT4 (Prop_lut4_I3_O)        0.303    11.096 r  inst_LogicUnit/registers[3][13]_i_18/O
                         net (fo=1, routed)           0.569    11.665    inst_LogicUnit/registers[3][13]_i_18_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.789 f  inst_LogicUnit/registers[3][13]_i_7/O
                         net (fo=1, routed)           0.840    12.630    inst_LogicUnit/registers[3][13]_i_7_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.754 r  inst_LogicUnit/registers[3][13]_i_3/O
                         net (fo=1, routed)           0.832    13.586    inst_LogicUnit/registers[3][13]_i_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.710 r  inst_LogicUnit/registers[3][13]_i_1/O
                         net (fo=31, routed)          1.136    14.845    inst_LogicUnit/registers[3][13]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  inst_LogicUnit/registers_reg[10][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.516    14.754    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  inst_LogicUnit/registers_reg[10][13]/C
                         clock pessimism              0.160    14.914    
                         clock uncertainty           -0.035    14.878    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)       -0.043    14.835    inst_LogicUnit/registers_reg[10][13]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[11][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[15][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.864ns  (logic 2.077ns (21.057%)  route 7.787ns (78.943%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.566     4.976    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  inst_LogicUnit/registers_reg[11][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     5.395 r  inst_LogicUnit/registers_reg[11][15]/Q
                         net (fo=2, routed)           1.297     6.692    inst_LogicUnit/registers_reg[11]_10[15]
    SLICE_X20Y41         LUT6 (Prop_lut6_I0_O)        0.299     6.991 r  inst_LogicUnit/a_sub[15]_i_6/O
                         net (fo=1, routed)           0.000     6.991    inst_LogicUnit/a_sub[15]_i_6_n_0
    SLICE_X20Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.203 r  inst_LogicUnit/a_sub_reg[15]_i_2/O
                         net (fo=2, routed)           0.787     7.990    inst_LogicUnit/a_sub_reg[15]_i_2_n_0
    SLICE_X20Y40         LUT6 (Prop_lut6_I0_O)        0.299     8.289 r  inst_LogicUnit/a_sub[15]_i_1/O
                         net (fo=34, routed)          1.434     9.723    inst_LogicUnit/registers[0]_35[15]
    SLICE_X26Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.847 f  inst_LogicUnit/registers[3][15]_i_31/O
                         net (fo=5, routed)           1.198    11.045    inst_LogicUnit/registers[3][15]_i_31_n_0
    SLICE_X37Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.169 f  inst_LogicUnit/registers[3][15]_i_26/O
                         net (fo=4, routed)           0.689    11.858    inst_LogicUnit/registers[3][15]_i_26_n_0
    SLICE_X36Y39         LUT4 (Prop_lut4_I3_O)        0.148    12.006 f  inst_LogicUnit/registers[3][15]_i_16/O
                         net (fo=1, routed)           0.298    12.304    inst_LogicUnit/registers[3][15]_i_16_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I2_O)        0.328    12.632 f  inst_LogicUnit/registers[3][15]_i_5/O
                         net (fo=1, routed)           1.076    13.708    inst_LogicUnit/registers[3][15]_i_5_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.832 r  inst_LogicUnit/registers[3][15]_i_1/O
                         net (fo=31, routed)          1.007    14.839    inst_LogicUnit/registers[3][15]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  inst_LogicUnit/registers_reg[15][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.442    14.680    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X20Y40         FDRE                                         r  inst_LogicUnit/registers_reg[15][15]/C
                         clock pessimism              0.252    14.932    
                         clock uncertainty           -0.035    14.896    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)       -0.067    14.829    inst_LogicUnit/registers_reg[15][15]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.004ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[11][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[26][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.859ns  (logic 2.077ns (21.068%)  route 7.782ns (78.932%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.566     4.976    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  inst_LogicUnit/registers_reg[11][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     5.395 r  inst_LogicUnit/registers_reg[11][15]/Q
                         net (fo=2, routed)           1.297     6.692    inst_LogicUnit/registers_reg[11]_10[15]
    SLICE_X20Y41         LUT6 (Prop_lut6_I0_O)        0.299     6.991 r  inst_LogicUnit/a_sub[15]_i_6/O
                         net (fo=1, routed)           0.000     6.991    inst_LogicUnit/a_sub[15]_i_6_n_0
    SLICE_X20Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.203 r  inst_LogicUnit/a_sub_reg[15]_i_2/O
                         net (fo=2, routed)           0.787     7.990    inst_LogicUnit/a_sub_reg[15]_i_2_n_0
    SLICE_X20Y40         LUT6 (Prop_lut6_I0_O)        0.299     8.289 r  inst_LogicUnit/a_sub[15]_i_1/O
                         net (fo=34, routed)          1.434     9.723    inst_LogicUnit/registers[0]_35[15]
    SLICE_X26Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.847 f  inst_LogicUnit/registers[3][15]_i_31/O
                         net (fo=5, routed)           1.198    11.045    inst_LogicUnit/registers[3][15]_i_31_n_0
    SLICE_X37Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.169 f  inst_LogicUnit/registers[3][15]_i_26/O
                         net (fo=4, routed)           0.689    11.858    inst_LogicUnit/registers[3][15]_i_26_n_0
    SLICE_X36Y39         LUT4 (Prop_lut4_I3_O)        0.148    12.006 f  inst_LogicUnit/registers[3][15]_i_16/O
                         net (fo=1, routed)           0.298    12.304    inst_LogicUnit/registers[3][15]_i_16_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I2_O)        0.328    12.632 f  inst_LogicUnit/registers[3][15]_i_5/O
                         net (fo=1, routed)           1.076    13.708    inst_LogicUnit/registers[3][15]_i_5_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.832 r  inst_LogicUnit/registers[3][15]_i_1/O
                         net (fo=31, routed)          1.002    14.834    inst_LogicUnit/registers[3][15]_i_1_n_0
    SLICE_X23Y41         FDRE                                         r  inst_LogicUnit/registers_reg[26][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.443    14.681    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X23Y41         FDRE                                         r  inst_LogicUnit/registers_reg[26][15]/C
                         clock pessimism              0.252    14.933    
                         clock uncertainty           -0.035    14.897    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)       -0.067    14.830    inst_LogicUnit/registers_reg[26][15]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.834    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[19][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 1.778ns (18.559%)  route 7.802ns (81.441%))
  Logic Levels:           8  (LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.567     4.977    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.518     5.495 r  inst_LogicUnit/current_instruction_reg[15]_rep__0/Q
                         net (fo=85, routed)          1.433     6.928    inst_LogicUnit/current_instruction_reg[15]_rep__0_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.052 r  inst_LogicUnit/a_sub[30]_i_10/O
                         net (fo=1, routed)           0.000     7.052    inst_LogicUnit/a_sub[30]_i_10_n_0
    SLICE_X20Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     7.269 r  inst_LogicUnit/a_sub_reg[30]_i_4/O
                         net (fo=1, routed)           0.661     7.930    inst_LogicUnit/a_sub_reg[30]_i_4_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I1_O)        0.299     8.229 r  inst_LogicUnit/a_sub[30]_i_2/O
                         net (fo=44, routed)          1.436     9.665    inst_LogicUnit/registers[0]_35[30]
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.789 f  inst_LogicUnit/registers[3][6]_i_22/O
                         net (fo=7, routed)           0.998    10.788    inst_LogicUnit/registers[3][6]_i_22_n_0
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    10.912 f  inst_LogicUnit/registers[3][4]_i_18/O
                         net (fo=5, routed)           0.639    11.550    inst_LogicUnit/registers[3][4]_i_18_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.674 f  inst_LogicUnit/registers[3][3]_i_13/O
                         net (fo=2, routed)           0.772    12.446    inst_LogicUnit/registers[3][3]_i_13_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I3_O)        0.124    12.570 r  inst_LogicUnit/registers[3][3]_i_3/O
                         net (fo=1, routed)           0.617    13.187    inst_LogicUnit/registers[3][3]_i_3_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124    13.311 r  inst_LogicUnit/registers[3][3]_i_1/O
                         net (fo=28, routed)          1.245    14.557    inst_LogicUnit/registers[3][3]_i_1_n_0
    SLICE_X32Y38         FDRE                                         r  inst_LogicUnit/registers_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          1.446    14.460    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X32Y38         FDRE                                         r  inst_LogicUnit/registers_reg[19][3]/C
                         clock pessimism              0.160    14.620    
                         clock uncertainty           -0.035    14.584    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)       -0.028    14.556    inst_LogicUnit/registers_reg[19][3]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -14.557    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/jmp_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 2.451ns (25.038%)  route 7.338ns (74.962%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.805ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          1.631     4.805    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X34Y41         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.456     5.261 r  inst_LogicUnit/current_instruction_reg[15]_rep/Q
                         net (fo=85, routed)          1.865     7.125    inst_LogicUnit/current_instruction_reg[15]_rep_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  inst_LogicUnit/a_sub[20]_i_11/O
                         net (fo=1, routed)           0.000     7.249    inst_LogicUnit/a_sub[20]_i_11_n_0
    SLICE_X25Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     7.461 r  inst_LogicUnit/a_sub_reg[20]_i_5/O
                         net (fo=2, routed)           0.575     8.036    inst_LogicUnit/a_sub_reg[20]_i_5_n_0
    SLICE_X25Y50         LUT6 (Prop_lut6_I3_O)        0.299     8.335 f  inst_LogicUnit/a_sub[20]_i_2/O
                         net (fo=33, routed)          1.189     9.524    inst_LogicUnit/registers[0]_35[20]
    SLICE_X24Y45         LUT4 (Prop_lut4_I0_O)        0.150     9.674 r  inst_LogicUnit/registers[24][0]_i_18/O
                         net (fo=2, routed)           0.546    10.220    inst_LogicUnit/registers[24][0]_i_18_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    10.820 r  inst_LogicUnit/registers_reg[26][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.820    inst_LogicUnit/registers_reg[26][0]_i_11_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.934 r  inst_LogicUnit/registers_reg[26][0]_i_9/CO[3]
                         net (fo=5, routed)           1.200    12.134    inst_LogicUnit/instruction_multicycle016_in
    SLICE_X25Y41         LUT6 (Prop_lut6_I1_O)        0.124    12.258 r  inst_LogicUnit/jmp_addr[31]_i_18/O
                         net (fo=1, routed)           0.303    12.561    inst_LogicUnit/jmp_addr[31]_i_18_n_0
    SLICE_X24Y40         LUT3 (Prop_lut3_I0_O)        0.124    12.685 f  inst_LogicUnit/jmp_addr[31]_i_9/O
                         net (fo=2, routed)           0.415    13.099    inst_LogicUnit/jmp_addr[31]_i_9_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.223 f  inst_LogicUnit/jmp_addr[31]_i_4/O
                         net (fo=2, routed)           0.609    13.832    inst_LogicUnit/jmp_addr[31]_i_4_n_0
    SLICE_X22Y37         LUT6 (Prop_lut6_I1_O)        0.124    13.956 r  inst_LogicUnit/jmp_addr[31]_i_1/O
                         net (fo=32, routed)          0.638    14.594    inst_LogicUnit/jmp_addr[31]_i_1_n_0
    SLICE_X23Y39         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.442    14.680    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X23Y39         FDRE                                         r  inst_LogicUnit/jmp_addr_reg[2]/C
                         clock pessimism              0.160    14.840    
                         clock uncertainty           -0.035    14.804    
    SLICE_X23Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.599    inst_LogicUnit/jmp_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[13][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.018ns  (logic 2.713ns (27.081%)  route 7.305ns (72.919%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 14.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.738ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          1.564     4.738    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X25Y39         FDRE                                         r  inst_LogicUnit/registers_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     5.194 r  inst_LogicUnit/registers_reg[13][3]/Q
                         net (fo=2, routed)           1.846     7.040    inst_LogicUnit/registers_reg[13]__0[3]
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.164 r  inst_LogicUnit/a_sub[3]_i_7/O
                         net (fo=1, routed)           0.000     7.164    inst_LogicUnit/a_sub[3]_i_7_n_0
    SLICE_X32Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     7.378 r  inst_LogicUnit/a_sub_reg[3]_i_2/O
                         net (fo=2, routed)           0.674     8.051    inst_LogicUnit/a_sub_reg[3]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.297     8.348 r  inst_LogicUnit/a_sub[3]_i_1/O
                         net (fo=14, routed)          1.047     9.395    inst_LogicUnit/registers[0]_35[3]
    SLICE_X23Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.780 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.780    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.894    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.008    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.342 r  inst_LogicUnit/dm_addr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.451    10.793    inst_LogicUnit/registers[1]0[13]
    SLICE_X17Y42         LUT4 (Prop_lut4_I3_O)        0.303    11.096 r  inst_LogicUnit/registers[3][13]_i_18/O
                         net (fo=1, routed)           0.569    11.665    inst_LogicUnit/registers[3][13]_i_18_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.789 f  inst_LogicUnit/registers[3][13]_i_7/O
                         net (fo=1, routed)           0.840    12.630    inst_LogicUnit/registers[3][13]_i_7_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.754 r  inst_LogicUnit/registers[3][13]_i_3/O
                         net (fo=1, routed)           0.832    13.586    inst_LogicUnit/registers[3][13]_i_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.710 r  inst_LogicUnit/registers[3][13]_i_1/O
                         net (fo=31, routed)          1.046    14.756    inst_LogicUnit/registers[3][13]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  inst_LogicUnit/registers_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.448    14.686    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  inst_LogicUnit/registers_reg[3][13]/C
                         clock pessimism              0.160    14.846    
                         clock uncertainty           -0.035    14.810    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)       -0.040    14.770    inst_LogicUnit/registers_reg[3][13]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -14.756    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[11][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[19][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.832ns  (logic 1.510ns (15.358%)  route 8.322ns (84.642%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 14.753 - 10.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.630     5.040    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  inst_LogicUnit/registers_reg[11][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.518     5.558 r  inst_LogicUnit/registers_reg[11][6]/Q
                         net (fo=2, routed)           1.149     6.706    inst_LogicUnit/registers_reg[11]_10[6]
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  inst_LogicUnit/a_sub[6]_i_12/O
                         net (fo=1, routed)           0.662     7.492    inst_LogicUnit/a_sub[6]_i_12_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.616 r  inst_LogicUnit/a_sub[6]_i_5/O
                         net (fo=1, routed)           0.691     8.307    inst_LogicUnit/a_sub[6]_i_5_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.431 r  inst_LogicUnit/a_sub[6]_i_2/O
                         net (fo=32, routed)          1.579    10.010    inst_LogicUnit/registers[0]_35[6]
    SLICE_X15Y44         LUT4 (Prop_lut4_I0_O)        0.124    10.134 f  inst_LogicUnit/registers[3][21]_i_29/O
                         net (fo=4, routed)           0.668    10.802    inst_LogicUnit/registers[3][21]_i_29_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.124    10.926 f  inst_LogicUnit/registers[3][17]_i_20/O
                         net (fo=2, routed)           0.851    11.777    inst_LogicUnit/registers[3][17]_i_20_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I3_O)        0.124    11.901 f  inst_LogicUnit/registers[3][17]_i_8/O
                         net (fo=1, routed)           0.712    12.613    inst_LogicUnit/registers[3][17]_i_8_n_0
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.737 r  inst_LogicUnit/registers[3][17]_i_3/O
                         net (fo=1, routed)           1.024    13.761    inst_LogicUnit/registers[3][17]_i_3_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124    13.885 r  inst_LogicUnit/registers[3][17]_i_1/O
                         net (fo=31, routed)          0.987    14.872    inst_LogicUnit/registers[3][17]_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  inst_LogicUnit/registers_reg[19][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133    12.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133    13.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.515    14.753    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  inst_LogicUnit/registers_reg[19][17]/C
                         clock pessimism              0.252    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X34Y47         FDRE (Setup_fdre_C_D)       -0.081    14.888    inst_LogicUnit/registers_reg[19][17]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -14.872    
  -------------------------------------------------------------------
                         slack                                  0.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.736%)  route 0.265ns (65.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.564     1.676    CLK_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.817 r  progRam_Data_In_Bytes_reg[4][3]/Q
                         net (fo=2, routed)           0.265     2.082    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.877     2.088    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.352     1.736    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.230%)  route 0.246ns (65.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.559     1.671    CLK_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  progRam_Data_In_Bytes_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.128     1.799 r  progRam_Data_In_Bytes_reg[0][7]/Q
                         net (fo=2, routed)           0.246     2.045    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.867     2.078    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.332     1.746    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.242     1.988    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 inst_LogicUnit/Instructions_Proc.v_dm_write_data_2bytes_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/o_DM_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.834%)  route 0.247ns (54.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.561     1.673    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  inst_LogicUnit/Instructions_Proc.v_dm_write_data_2bytes_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     1.837 r  inst_LogicUnit/Instructions_Proc.v_dm_write_data_2bytes_reg[0][3]/Q
                         net (fo=2, routed)           0.247     2.084    inst_LogicUnit/Instructions_Proc.v_dm_write_data_2bytes_reg[0]_12[3]
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.045     2.129 r  inst_LogicUnit/o_DM_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.129    inst_LogicUnit/o_DM_Data[3]_i_1_n_0
    SLICE_X8Y49          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.833     2.044    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[3]/C
                         clock pessimism             -0.098     1.945    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121     2.066    inst_LogicUnit/o_DM_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.480%)  route 0.262ns (61.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.564     1.676    CLK_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     1.840 r  progRam_Data_In_Bytes_reg[4][4]/Q
                         net (fo=2, routed)           0.262     2.102    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.877     2.088    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.352     1.736    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.321%)  route 0.275ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.563     1.675    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164     1.839 r  inst_LogicUnit/o_DM_Data_reg[15]/Q
                         net (fo=5, routed)           0.275     2.115    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.872     2.083    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.351     1.732    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.028    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.603%)  route 0.305ns (68.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.564     1.676    CLK_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.817 r  progRam_Data_In_Bytes_reg[4][1]/Q
                         net (fo=2, routed)           0.305     2.122    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.877     2.088    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.352     1.736    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.518%)  route 0.298ns (64.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.558     1.670    CLK_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  progRam_Data_In_Bytes_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164     1.834 r  progRam_Data_In_Bytes_reg[2][6]/Q
                         net (fo=2, routed)           0.298     2.132    <hidden>
    RAMB36_X2Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.865     2.076    <hidden>
    RAMB36_X2Y5          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.332     1.744    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.040    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.003%)  route 0.314ns (68.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.559     1.671    CLK_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  progRam_Data_In_Bytes_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  progRam_Data_In_Bytes_reg[7][4]/Q
                         net (fo=2, routed)           0.314     2.126    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.869     2.080    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.351     1.729    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.025    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.672%)  route 0.319ns (69.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.562     1.674    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.815 r  inst_LogicUnit/o_DM_Data_reg[9]/Q
                         net (fo=5, routed)           0.319     2.134    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.872     2.083    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.351     1.732    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.028    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.431%)  route 0.338ns (70.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.559     1.671    CLK_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  progRam_Data_In_Bytes_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  progRam_Data_In_Bytes_reg[0][1]/Q
                         net (fo=2, routed)           0.338     2.150    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.868     2.079    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.332     1.747    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.043    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.322ns  (logic 4.068ns (48.880%)  route 4.254ns (51.120%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.553     4.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X24Y20         FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.456     5.419 f  Inst_UART_TX_CTRL/o_TX_Active_reg/Q
                         net (fo=6, routed)           1.361     6.779    Inst_UART_TX_CTRL/uart_TX_Active
    SLICE_X19Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.903 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.894     9.797    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    13.285 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.285    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 4.040ns (66.160%)  route 2.067ns (33.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.617     5.026    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.518     5.544 r  LED_reg[0]/Q
                         net (fo=1, routed)           2.067     7.611    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522    11.133 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.133    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.099ns  (logic 4.038ns (66.204%)  route 2.061ns (33.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.617     5.026    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.518     5.544 r  LED_reg[1]/Q
                         net (fo=1, routed)           2.061     7.605    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520    11.125 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.125    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 4.038ns (66.293%)  route 2.053ns (33.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.617     5.026    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.518     5.544 r  LED_reg[2]/Q
                         net (fo=1, routed)           2.053     7.597    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.520    11.118 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.118    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.037ns  (logic 3.965ns (65.686%)  route 2.071ns (34.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.613     5.022    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.478 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           2.071     7.550    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    11.059 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.059    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 4.036ns (67.983%)  route 1.901ns (32.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.617     5.026    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.518     5.544 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.901     7.445    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518    10.962 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.962    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.959ns (67.947%)  route 1.868ns (32.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.609     5.018    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.474 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           1.868     7.342    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.503    10.845 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.845    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.985ns (68.668%)  route 1.818ns (31.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.609     5.018    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.474 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           1.818     7.292    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    10.821 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.821    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.713ns  (logic 3.989ns (69.818%)  route 1.724ns (30.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.609     5.018    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.474 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           1.724     7.199    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    10.731 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.731    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.670ns  (logic 3.960ns (69.840%)  route 1.710ns (30.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.140     3.077    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.140     3.313    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.609     5.018    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.474 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           1.710     7.184    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.504    10.688 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.688    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.367ns (80.706%)  route 0.327ns (19.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.583     1.695    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.836 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           0.327     2.163    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.389 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.389    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.346ns (79.266%)  route 0.352ns (20.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.583     1.695    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.836 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.352     2.189    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.394 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.394    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.375ns (79.460%)  route 0.355ns (20.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.583     1.695    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.836 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           0.355     2.192    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.426 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.426    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.371ns (78.284%)  route 0.380ns (21.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.583     1.695    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.836 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           0.380     2.217    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.446 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.446    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.345ns (76.223%)  route 0.420ns (23.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.583     1.695    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.836 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.420     2.256    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.460 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.460    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.383ns (76.380%)  route 0.428ns (23.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.588     1.700    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164     1.864 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.428     2.292    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.511 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.511    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.351ns (73.293%)  route 0.492ns (26.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.585     1.697    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.838 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.492     2.331    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.541 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.541    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.385ns (74.414%)  route 0.476ns (25.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.588     1.700    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164     1.864 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.476     2.341    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.221     3.562 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.562    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.387ns (73.916%)  route 0.490ns (26.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.588     1.700    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164     1.864 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.490     2.354    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.577 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.577    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.385ns (73.233%)  route 0.506ns (26.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.030     1.031    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.030     1.087    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.588     1.700    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164     1.864 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.506     2.370    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     3.591 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.591    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.315ns  (logic 1.709ns (27.062%)  route 4.606ns (72.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.628     6.315    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.446     4.684    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.315ns  (logic 1.709ns (27.062%)  route 4.606ns (72.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.628     6.315    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.446     4.684    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.709ns (27.668%)  route 4.468ns (72.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.176    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X28Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.447     4.685    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.709ns (27.668%)  route 4.468ns (72.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.176    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.447     4.685    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.709ns (27.668%)  route 4.468ns (72.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.176    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.447     4.685    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.709ns (27.668%)  route 4.468ns (72.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.176    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.447     4.685    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.709ns (27.668%)  route 4.468ns (72.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.176    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.447     4.685    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.584ns (27.121%)  route 4.256ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.453     4.913    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X16Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.037 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.803     5.839    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.438     4.676    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.584ns (27.121%)  route 4.256ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.453     4.913    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X16Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.037 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.803     5.839    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.438     4.676    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.584ns (27.121%)  route 4.256ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.453     4.913    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X16Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.037 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.803     5.839    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.133     2.922    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.133     3.146    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.438     4.676    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.274ns (19.869%)  route 1.105ns (80.131%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.105     1.334    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.379 r  Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     1.379    Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.833     2.044    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.274ns (19.840%)  route 1.107ns (80.160%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.107     1.336    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.381 r  Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.381    Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.833     2.044    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.274ns (18.896%)  route 1.176ns (81.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.176     1.405    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.450 r  Inst_UART_RX_CTRL/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.450    Inst_UART_RX_CTRL/r_SM_Main[1]_i_1_n_0
    SLICE_X28Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.833     2.044    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.274ns (18.728%)  route 1.189ns (81.272%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.189     1.418    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.463 r  Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.463    Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.833     2.044    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.817     2.028    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.817     2.028    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.817     2.028    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.817     2.028    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.274ns (18.394%)  route 1.215ns (81.606%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.215     1.444    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.489 r  Inst_UART_RX_CTRL/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.489    Inst_UART_RX_CTRL/r_RX_Byte[4]_i_1_n_0
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.832     2.043    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.274ns (18.369%)  route 1.217ns (81.631%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.217     1.446    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.491 r  Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.491    Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1_n_0
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=12, routed)          0.033     1.120    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=34, routed)          0.033     1.182    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        0.832     2.043    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/C





