
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192674                       # Simulator instruction rate (inst/s)
host_mem_usage                              201543012                       # Number of bytes of host memory used
host_op_rate                                   217352                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 77015.90                       # Real time elapsed on the host
host_tick_rate                               13904410                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 14838926782                       # Number of instructions simulated
sim_ops                                   16739541794                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  209                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  145                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  242                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4253028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8505514                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    37.955664                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      179132797                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    471952744                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      3132260                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    407692663                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     23040275                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     23049884                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         9609                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      524630795                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       33599869                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          140                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        822221511                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       797786099                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      3130568                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         500135581                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    203171788                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     30834069                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts    171908398                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   2900268417                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    3302664028                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2545383424                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.297511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.401881                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1580751096     62.10%     62.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    411913590     16.18%     78.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    125908062      4.95%     83.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     75935242      2.98%     86.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     47449127      1.86%     88.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     35869922      1.41%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     34084013      1.34%     90.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     30300584      1.19%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    203171788      7.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2545383424                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     30951385                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       2742356315                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            649339618                       # Number of loads committed
system.switch_cpus0.commit.membars           37685349                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1812568156     54.88%     54.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     61835178      1.87%     56.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     56972029      1.73%     58.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     37686088      1.14%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt     15509170      0.47%     60.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     51389707      1.56%     61.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     61843081      1.87%     63.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      8653641      0.26%     63.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     53652495      1.62%     65.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      3425841      0.10%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    649339618     19.66%     85.17% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    489789024     14.83%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   3302664028                       # Class of committed instruction
system.switch_cpus0.commit.refs            1139128642                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        508787281                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         2900268417                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           3302664028                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.885439                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.885439                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1903303181                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         1713                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    177837374                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    3504903050                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       156157971                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        386276949                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       3181709                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         5083                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    119090170                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          524630795                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        373032865                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2189432100                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       700617                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3118615086                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        6366802                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.204295                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    375394393                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    235772941                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.214409                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2568009981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.379183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.728205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1909567843     74.36%     74.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        90824371      3.54%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        60737758      2.37%     80.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        57678268      2.25%     82.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        56568281      2.20%     84.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        33443113      1.30%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        37663234      1.47%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        35264576      1.37%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       286262537     11.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2568009981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                   1260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      4293635                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       513609459                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.345786                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1228591528                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         496811091                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      128641640                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    679273390                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     30943724                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        15559                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    502431315                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   3474204694                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    731780437                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6033227                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   3455994533                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1832514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     88305872                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3181709                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     90572356                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         1081                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     50823812                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2168                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        82918                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     55965233                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     29933769                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores     12642289                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        82918                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1780196                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2513439                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       3356146181                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           3398363125                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.602728                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2022841626                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.323344                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            3398960933                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      3527677634                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     2113246239                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.129383                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.129383                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           96      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1859165788     53.70%     53.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     61867028      1.79%     55.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     55.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     60425151      1.75%     57.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     37687207      1.09%     58.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt     16928204      0.49%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     53053219      1.53%     60.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     61843101      1.79%     62.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv     10358993      0.30%     62.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     66351619      1.92%     64.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     64.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      3425841      0.10%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            3      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    732189202     21.15%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    498732310     14.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    3462027762                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           86225869                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.024906                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        5035548      5.84%      5.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         11689      0.01%      5.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt          132      0.00%      5.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      6650123      7.71%     13.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      4410007      5.11%     18.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            1      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1692241      1.96%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     20.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      34808886     40.37%     61.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     33617242     38.99%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    2920499076                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   8348694083                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   2848430695                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   2930719204                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        3443260967                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       3462027762                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     30943727                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    171540623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        26279                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       109658                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    329189703                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2568009981                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.348136                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.993978                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1386401432     53.99%     53.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    397116005     15.46%     69.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    230024948      8.96%     78.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    157563573      6.14%     84.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    140042444      5.45%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     89474960      3.48%     93.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     84487086      3.29%     96.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     45492214      1.77%     98.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     37407319      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2568009981                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.348136                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     627754459                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads   1229623568                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    549932430                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    715108579                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     46628505                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     55200491                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    679273390                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    502431315                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5475795320                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     355389161                       # number of misc regfile writes
system.switch_cpus0.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      242848657                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   3526566552                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      43459480                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       216884626                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     109912370                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents        56487                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   6658699991                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    3485366870                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   3755554227                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        442996072                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      58897809                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       3181709                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    290034115                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       228987599                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   3502893460                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles   1372064794                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     42162244                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        671689074                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     30943741                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    787312785                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          5816781345                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         6971777459                       # The number of ROB writes
system.switch_cpus0.timesIdled                     14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       650665327                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      410210730                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    80.727832                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      246144293                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    304906359                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      4756548                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    423326232                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     16206755                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     16212440                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         5685                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      500134723                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       20905024                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          119                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        912850161                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       898842248                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      4755347                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         471975445                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    198867488                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     21436990                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    123199560                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   3159357378                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3519651890                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2550144744                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.380177                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.447446                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1520155156     59.61%     59.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    387775566     15.21%     74.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    235787017      9.25%     84.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     54423949      2.13%     86.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     33307873      1.31%     87.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     18748590      0.74%     88.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     28437638      1.12%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     72641467      2.85%     92.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    198867488      7.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2550144744                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     19136898                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       3011273258                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            746483927                       # Number of loads committed
system.switch_cpus1.commit.membars           23818471                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   2139820914     60.80%     60.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    123877511      3.52%     64.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv      2381761      0.07%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     39609054      1.13%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     26200809      0.74%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     10782666      0.31%     66.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     35728057      1.02%     67.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     42995550      1.22%     68.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      6016326      0.17%     68.97% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     41990284      1.19%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      2381770      0.07%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    746483927     21.21%     91.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    301383261      8.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3519651890                       # Class of committed instruction
system.switch_cpus1.commit.refs            1047867188                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        315470105                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         3159357378                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3519651890                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.812827                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.812827                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1817170545                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1227                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    239407572                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3694736018                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       156179586                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        467169167                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       4790491                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         4190                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    122700287                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          500134723                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        268560644                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2292293793                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       917036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3399472945                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        9583384                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.194756                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    270924520                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    283256072                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.323777                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2568010080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.474042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.810295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1823830466     71.02%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       170269328      6.63%     77.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        51567474      2.01%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        57692743      2.25%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        59694563      2.32%     84.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        21156352      0.82%     85.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        29790576      1.16%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        16500497      0.64%     86.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       337508081     13.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2568010080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                   1161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5308186                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       480965036                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.407444                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1101968961                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         304773413                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      216679897                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    768333769                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     21513089                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts      2541449                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    306878865                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3642746636                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    797195548                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      8273068                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3614332177                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents      10274332                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    100584457                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       4790491                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    114518733                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      1600920                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     29604951                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          982                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        46635                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     29634304                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     21849842                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      5495604                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        46635                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1491848                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      3816338                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3514300926                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3577646812                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.682868                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2399804213                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.393159                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3579341626                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      4038034974                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2603097525                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.230274                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.230274                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2172822335     59.98%     59.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    123887338      3.42%     63.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      2381761      0.07%     63.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     41989231      1.16%     64.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     26201740      0.72%     65.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     11801658      0.33%     65.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     36906433      1.02%     66.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     42995561      1.19%     67.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv      7202363      0.20%     68.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     50437484      1.39%     69.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     69.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     69.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     69.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2381770      0.07%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc          145      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    798624112     22.05%     91.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    304973250      8.42%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3622605245                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           65082841                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.017966                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       12526822     19.25%     19.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     19.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     19.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     19.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     19.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          103      0.00%     19.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      4693073      7.21%     26.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      3097327      4.76%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            5      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1098064      1.69%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      28321135     43.52%     76.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     15346312     23.58%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    3302047603                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   9123669998                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   3236188092                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   3319751146                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3621233546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3622605245                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     21513090                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    123094746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        84814                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        76100                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    226178397                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2568010080                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.410666                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.011232                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1287605866     50.14%     50.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    489939102     19.08%     69.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    225062486      8.76%     77.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    167156156      6.51%     84.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    130808635      5.09%     89.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     60884320      2.37%     91.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6    127064976      4.95%     96.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     44881605      1.75%     98.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     34606934      1.35%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2568010080                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.410666                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     385640419                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    754718227                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    341458720                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    446136801                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     71570738                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     23621922                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    768333769                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    306878865                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     4263180811                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     247079846                       # number of misc regfile writes
system.switch_cpus1.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      482967970                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3922383419                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents     259222913                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       205919019                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents      33091631                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        66955                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6475484300                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3666164249                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   4107273055                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        536281311                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      18861126                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       4790491                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    363612964                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       184889628                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   4059946397                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles    974438321                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     29322789                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        742113658                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     21513094                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    512139425                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5994126821                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         7303568640                       # The number of ROB writes
system.switch_cpus1.timesIdled                     15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       423066353                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      274249305                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    77.135032                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      177170436                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    229688679                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect      3540888                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    465372754                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     26637196                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     26642931                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses         5735                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      588208196                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       34891795                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted          130                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        874963941                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       846555688                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts      3539549                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         561897254                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    195000374                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     35664476                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts    179697486                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   2847862196                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    3233386189                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   2544353991                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.270808                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.386508                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1616089453     63.52%     63.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    387245393     15.22%     78.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    109151917      4.29%     83.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     77793938      3.06%     86.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     62149655      2.44%     88.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     28224676      1.11%     89.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     36159939      1.42%     91.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     32538646      1.28%     92.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    195000374      7.66%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   2544353991                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     31837611                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       2613710149                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            639372935                       # Number of loads committed
system.switch_cpus2.commit.membars           39626524                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   1813603832     56.09%     56.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult     11928381      0.37%     56.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     65900989      2.04%     58.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     43589943      1.35%     59.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt     17939537      0.55%     60.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     59440357      1.84%     62.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc     71532885      2.21%     64.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv     10010068      0.31%     64.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc     62061427      1.92%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu      3962531      0.12%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    639372935     19.77%     86.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    434043304     13.42%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   3233386189                       # Class of committed instruction
system.switch_cpus2.commit.refs            1073416239                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts        504796807                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         2847862196                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           3233386189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.901733                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.901733                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   1890055930                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred         1349                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    176008603                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    3446305857                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       168234729                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        405353872                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles       3553619                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts         4083                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles    100812303                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          588208196                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        375806354                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           2186091855                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes       868965                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            3076351218                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles           71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        7109916                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.229052                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    378363539                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    238699427                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.197951                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   2568010457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.355010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.691270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1919431345     74.74%     74.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        79474340      3.09%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        56880156      2.21%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        64881517      2.53%     82.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        69054508      2.69%     85.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        30472162      1.19%     86.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        43351683      1.69%     88.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        32605278      1.27%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       271859468     10.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   2568010457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                    784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      4880602                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       576051722                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.308871                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1134934188                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         441073653                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       20122220                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    667918535                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     35790702                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        44115                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    444519198                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   3413061251                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    693860535                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      7081965                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   3361196358                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents           217                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     38656275                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3553619                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     38656473                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          377                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     16135343                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        18957                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     28216719                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads     28545600                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores     10475893                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        18957                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      2065080                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2815522                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       3334434653                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           3331424635                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.590073                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       1967559083                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.297278                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            3331946229                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      3200077240                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     2000230077                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.108976                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.108976                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   1859992892     55.22%     55.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     11928897      0.35%     55.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     55.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     69895017      2.08%     57.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     43591343      1.29%     58.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     19580507      0.58%     59.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     61365706      1.82%     61.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc     71532901      2.12%     63.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv     11983116      0.36%     63.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc     76757329      2.28%     66.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      3962531      0.12%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            8      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    694298695     20.61%     86.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    443389317     13.16%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    3368278323                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           65832780                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019545                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        4423462      6.72%      6.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            37      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt          190      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      8423845     12.80%     19.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc      5100329      7.75%     27.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv           17      0.00%     27.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc      1958348      2.97%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      19199991     29.16%     59.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     26726561     40.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    2832147902                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   8189965399                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   2780621688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   2861181451                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        3377270548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       3368278323                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     35790703                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    179675061                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         2846                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       126226                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    361413089                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2568010457                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.311630                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.026638                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1461267457     56.90%     56.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    358551069     13.96%     70.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    206738344      8.05%     78.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    138435597      5.39%     84.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    143051718      5.57%     89.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     82949689      3.23%     93.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     87265586      3.40%     96.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     47613034      1.85%     98.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     42137963      1.64%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2568010457                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.311629                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     601963137                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads   1180437330                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses    550802947                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes    731573533                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     16348943                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     23775498                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    667918535                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    444519198                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     5130769875                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     411070722                       # number of misc regfile writes
system.switch_cpus2.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles       63154913                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   3544792109                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents      23191138                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       222953989                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents     162106758                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents       161090                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   6533866904                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    3425093762                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   3790680652                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        451334305                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents         38168                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles       3553619                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    267384797                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps       245888540                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   3201132585                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles   1559628831                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     48883929                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        574317991                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     35790706                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups    849991941                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          5762434146                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         6849824244                       # The number of ROB writes
system.switch_cpus2.timesIdled                      7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads       695820518                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes      445979372                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        10338                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     24802286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1894                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     49604574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1910                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4201404                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1947629                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2304859                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51622                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51622                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4201404                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      6384352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      6374188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12758540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12758540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    397126400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    396557440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    793683840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               793683840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4253026                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4253026    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4253026                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14012203636                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13995712962                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        40439791185                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data     82519040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data    109470080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data     80424704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         272422656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         8832                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    124703744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      124703744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       644680                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       855235                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data       628318                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2128302                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       974248                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            974248                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         1793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     77058614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         2988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data    102226257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         3466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data     75102863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            254395982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         1793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         2988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         3466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            8248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     116451883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           116451883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     116451883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         1793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     77058614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         2988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data    102226257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         3466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data     75102863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           370847865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1948496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1288860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1710045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples   1256107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000198669612                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       110167                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       110167                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            7570918                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1840079                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2128302                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    974248                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4256604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1948496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1454                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           274221                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           259708                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           264056                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           279736                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           285177                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           297565                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           288115                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           266449                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           243164                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           215693                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          239631                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          252578                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          271925                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          259683                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          268875                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          288574                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           119488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           101468                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           105921                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           117994                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           125662                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           143302                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           137996                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           131780                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           114394                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            92848                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          105870                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          117190                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          135664                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          124214                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          132370                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          142304                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.10                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.22                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                105516717497                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               21275750000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           185300779997                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24797.41                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43547.41                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2381383                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 894034                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                55.96                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.88                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4256604                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1948496                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1996930                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2010751                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 127457                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 114045                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   3187                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2711                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     36                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     31                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 84792                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 86419                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                108922                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                109809                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                111037                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                110957                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                111001                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                111033                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                110992                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                111009                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                111048                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                111214                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                111805                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                113220                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                112322                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                110336                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                110223                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                110195                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  2098                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    47                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2928196                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   135.588978                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   127.425159                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    75.265720                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       198007      6.76%      6.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2627267     89.72%     96.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        40587      1.39%     97.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        13429      0.46%     98.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        13835      0.47%     98.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        14184      0.48%     99.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        20612      0.70%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          207      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           68      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2928196                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       110167                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     38.624289                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    36.601681                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    12.558250                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              6      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           125      0.11%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          771      0.70%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         2644      2.40%      3.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         5948      5.40%      8.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         9938      9.02%     17.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        12936     11.74%     29.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        14470     13.13%     42.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        14431     13.10%     55.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        12858     11.67%     67.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        10512      9.54%     76.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         8137      7.39%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         5927      5.38%     89.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         4109      3.73%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         2835      2.57%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1819      1.65%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         1115      1.01%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          676      0.61%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          407      0.37%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          218      0.20%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          132      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           75      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           41      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99           24      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-123            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       110167                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       110167                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.686467                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.656771                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.020607                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           23611     21.43%     21.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1446      1.31%     22.74% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           77613     70.45%     93.19% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1612      1.46%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            5479      4.97%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             114      0.10%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             264      0.24%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23              11      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       110167                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             272329600                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  93056                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              124701760                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              272422656                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           124703744                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      254.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      116.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   254.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   116.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.90                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.99                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860092855                       # Total gap between requests
system.mem_ctrls0.avgGap                    345154.82                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     82487040                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data    109442880                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data     80390848                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    124701760                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 1792.950308112211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 77028731.137116819620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 2988.250513520352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 102200856.987858206034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 3466.370595683608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 75071247.755730181932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 116450030.736528649926                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1289360                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1710470                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data      1256636                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1948496                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      1187370                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  58920295609                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2021204                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  69164125228                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      3083372                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  57210067214                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24922140618124                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     39579.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     45697.32                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     40424.08                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     40435.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     53161.59                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     45526.36                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  12790449.98                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   52.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         10167638460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          5404224210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        14566478220                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        5036537880                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    426108565590                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     52382229120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      598198341960                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       558.614532                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 132353498046                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 902748869678                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         10739695260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          5708279610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        15815292780                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        5134449420                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    432196603920                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     47255455680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      601382445150                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       561.587938                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 119003461823                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 916098905901                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data     82239488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data    109302528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data     80413696                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         271964672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    124592768                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      124592768                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       642496                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       853926                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data       628232                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2124724                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       973381                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            973381                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         3944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     76797560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         2152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data    102069792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         2271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data     75092584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            253968303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         3944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         2271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            8367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     116348251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           116348251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     116348251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         3944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     76797560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         2152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data    102069792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         2271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data     75092584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           370316554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1946762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1284473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1707447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples   1255872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000192436728                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       110041                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       110041                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            7559706                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1838552                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2124724                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    973381                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4249448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1946762                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1516                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           273460                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           260938                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           262464                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           278524                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           284822                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           298207                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           285793                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           268550                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           243045                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           215762                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          240295                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          249612                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          272494                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          259145                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          268184                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          286637                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           119931                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           101040                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           105288                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           117708                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           127028                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           143422                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           139002                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           132684                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           115090                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            92274                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          106578                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          115196                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          135288                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          124626                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          131226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          140362                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.10                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.23                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                105352239722                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               21239660000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           185000964722                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24800.83                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43550.83                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2377770                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 893257                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                55.97                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.88                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4249448                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1946762                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1993883                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2007753                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 126804                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 113391                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   3286                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   2767                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 85009                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 86611                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                108824                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                109659                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                110850                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                110839                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                110906                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                110872                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                110826                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                110869                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                110921                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                111105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                111608                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                113091                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                112282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                110223                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                110094                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                110061                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2053                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    42                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2923642                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   135.604302                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   127.425871                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    75.372937                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       197879      6.77%      6.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2622840     89.71%     96.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        40761      1.39%     97.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        13365      0.46%     98.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        13594      0.46%     98.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        14088      0.48%     99.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        20878      0.71%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          180      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           57      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2923642                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       110041                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     38.603048                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    36.611447                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.444316                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              6      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           115      0.10%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          734      0.67%      0.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         2611      2.37%      3.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         5956      5.41%      8.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         9847      8.95%     17.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        12852     11.68%     29.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        14636     13.30%     42.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        14237     12.94%     55.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        12943     11.76%     67.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        10711      9.73%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         8284      7.53%     84.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         5949      5.41%     89.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         4148      3.77%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         2730      2.48%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1673      1.52%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1072      0.97%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          667      0.61%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          396      0.36%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          220      0.20%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87          119      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           61      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           43      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           18      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       110041                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       110041                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.691070                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.661658                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.015291                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           23330     21.20%     21.20% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1412      1.28%     22.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           77792     70.69%     93.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1596      1.45%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            5547      5.04%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              96      0.09%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             252      0.23%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       110041                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             271867648                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  97024                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              124591552                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              271964672                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           124592768                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      253.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      116.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   253.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   116.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.89                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.98                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860575324                       # Total gap between requests
system.mem_ctrls1.avgGap                    345650.19                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     82206272                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data    109276608                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data     80375808                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    124591552                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 3944.490677846865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 76766542.037060543895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 2151.540369734653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 102045587.491175696254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 2271.070390275468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 75057202.978316634893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 116347115.388843014836                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1284992                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1707852                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data      1256464                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1946762                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      2918446                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  58720227622                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1710294                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  69100522724                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      1785296                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  57173800340                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24928902395505                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     44218.88                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     45696.96                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     47508.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     40460.49                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     46981.47                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     45503.73                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  12805315.90                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   52.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         10130410500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          5384429490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        14531142360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        5014540800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    425697951840                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     52727987520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      598019130990                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       558.447180                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 133257030055                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 901845337669                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         10744436220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          5710791900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        15799092120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        5147457660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    432137885370                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     47304909600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      601377241350                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       561.583078                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 119130855093                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 915971512631                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1982756084                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    375806278                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2358562362                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1982756084                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    375806278                       # number of overall hits
system.cpu2.icache.overall_hits::total     2358562362                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          874                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           75                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           949                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          874                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           75                       # number of overall misses
system.cpu2.icache.overall_misses::total          949                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      6761238                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6761238                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      6761238                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6761238                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   1982756958                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    375806353                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2358563311                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1982756958                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    375806353                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2358563311                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 90149.840000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  7124.592202                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 90149.840000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  7124.592202                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          195                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           65                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          298                       # number of writebacks
system.cpu2.icache.writebacks::total              298                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           27                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           27                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           48                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           48                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      4990656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4990656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      4990656                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4990656                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst       103972                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       103972                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst       103972                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       103972                       # average overall mshr miss latency
system.cpu2.icache.replacements                   298                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1982756084                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    375806278                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2358562362                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          874                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           75                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          949                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      6761238                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6761238                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1982756958                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    375806353                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2358563311                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 90149.840000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  7124.592202                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           27                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           48                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      4990656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4990656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst       103972                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       103972                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.968750                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2358563284                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              922                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2558094.668113                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   598.369425                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    25.599325                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.958925                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.041025                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      91983970051                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     91983970051                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    668262211                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    995964661                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1664226872                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    668262211                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    995964661                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1664226872                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4653792                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     20222894                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      24876686                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4653792                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     20222894                       # number of overall misses
system.cpu2.dcache.overall_misses::total     24876686                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 656451514209                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 656451514209                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 656451514209                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 656451514209                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    672916003                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   1016187555                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1689103558                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    672916003                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   1016187555                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1689103558                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.006916                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.019901                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014728                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.006916                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.019901                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014728                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 32460.809724                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26388.222057                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 32460.809724                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26388.222057                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        35028                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         3173                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              384                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    91.218750                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   117.518519                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4639798                       # number of writebacks
system.cpu2.dcache.writebacks::total          4639798                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     13975825                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     13975825                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     13975825                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     13975825                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      6247069                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6247069                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      6247069                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6247069                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 174134055471                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 174134055471                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 174134055471                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 174134055471                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.006148                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003698                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.006148                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003698                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 27874.520911                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27874.520911                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 27874.520911                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27874.520911                       # average overall mshr miss latency
system.cpu2.dcache.replacements              10900829                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    380660506                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    597595233                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      978255739                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3901636                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     20213252                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     24114888                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 655943680476                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 655943680476                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    384562142                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    617808485                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1002370627                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.010146                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.032718                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024058                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 32451.170177                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27200.776569                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     13968204                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     13968204                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      6245048                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6245048                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 174032762418                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 174032762418                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.010108                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006230                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 27867.321823                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27867.321823                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    287601705                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    398369428                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     685971133                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       752156                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         9642                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       761798                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    507833733                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    507833733                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    288353861                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    398379070                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    686732931                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.002608                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000024                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001109                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 52668.920660                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total   666.625185                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         7621                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         7621                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         2021                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2021                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    101293053                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    101293053                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 50120.263731                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 50120.263731                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     22466546                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     35664208                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     58130754                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           98                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          360                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          458                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     13632981                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     13632981                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     22466644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     35664568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     58131212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 37869.391667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29766.334061                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          234                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          234                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          126                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      1303542                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1303542                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10345.571429                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10345.571429                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     22466644                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     35664234                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     58130878                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     22466644                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     35664234                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     58130878                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1791389589                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10901085                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           164.331311                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   147.105708                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   108.893604                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.574632                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.425366                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      57782601821                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     57782601821                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1949091507                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    373032787                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2322124294                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1949091507                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    373032787                       # number of overall hits
system.cpu0.icache.overall_hits::total     2322124294                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          888                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           78                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           966                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          888                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           78                       # number of overall misses
system.cpu0.icache.overall_misses::total          966                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      6517710                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6517710                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      6517710                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6517710                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1949092395                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    373032865                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2322125260                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1949092395                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    373032865                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2322125260                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 83560.384615                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6747.111801                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 83560.384615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6747.111801                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          302                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.400000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          315                       # number of writebacks
system.cpu0.icache.writebacks::total              315                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           27                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           27                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           51                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           51                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      4664562                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4664562                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      4664562                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4664562                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst        91462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        91462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst        91462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        91462                       # average overall mshr miss latency
system.cpu0.icache.replacements                   315                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1949091507                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    373032787                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2322124294                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          888                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           78                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          966                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      6517710                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6517710                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1949092395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    373032865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2322125260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 83560.384615                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6747.111801                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           27                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           51                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      4664562                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4664562                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst        91462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        91462                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.730017                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2322125233                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              939                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2472976.818956                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   597.893050                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    25.836967                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.958162                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.041405                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999567                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      90562886079                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     90562886079                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    729957036                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1036317043                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1766274079                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    729957036                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1036317043                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1766274079                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6846089                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     24233851                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31079940                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6846089                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     24233851                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31079940                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 730883798336                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 730883798336                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 730883798336                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 730883798336                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    736803125                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1060550894                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1797354019                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    736803125                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1060550894                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1797354019                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009292                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.022850                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017292                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009292                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.022850                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017292                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 30159.622519                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23516.255126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 30159.622519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23516.255126                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        39699                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        17457                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              995                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            140                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.898492                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   124.692857                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      6334939                       # number of writebacks
system.cpu0.dcache.writebacks::total          6334939                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     15082224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15082224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     15082224                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15082224                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9151627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9151627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9151627                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9151627                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 206734300653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 206734300653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 206734300653                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 206734300653                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008629                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005092                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008629                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005092                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 22589.895835                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22589.895835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 22589.895835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22589.895835                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15999872                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    415658593                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    577420626                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      993079219                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6173628                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     24175104                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30348732                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 729565466658                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 729565466658                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    421832221                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    601595730                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1023427951                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.014635                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.040185                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029654                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 30178.379653                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24039.405226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     15035375                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15035375                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9139729                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9139729                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 206486520921                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 206486520921                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.015192                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008931                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 22592.192933                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22592.192933                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    314298443                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    458896417                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     773194860                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       672461                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        58747                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       731208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1318331678                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1318331678                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    314970904                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    458955164                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    773926068                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.002135                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000128                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000945                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 22440.834051                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  1802.950293                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        46849                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        46849                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        11898                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11898                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    247779732                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    247779732                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20825.326273                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20825.326273                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     19717750                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     30833815                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     50551565                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2072                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          340                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2412                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data     10913307                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10913307                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     19719822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     30834155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     50553977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000105                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000048                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 32097.961765                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4524.588308                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          340                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          340                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     10629747                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     10629747                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 31263.961765                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31263.961765                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     19719822                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     30833860                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     50553682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     19719822                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     30833860                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     50553682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1883379454                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16000128                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           117.710274                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   143.135686                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   112.863633                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.559124                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.440874                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      60766773824                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     60766773824                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2000204364                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    268560587                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2268764951                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2000204364                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    268560587                       # number of overall hits
system.cpu1.icache.overall_hits::total     2268764951                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          874                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           931                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          874                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total          931                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      4723776                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4723776                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      4723776                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4723776                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2000205238                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    268560644                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2268765882                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2000205238                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    268560644                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2268765882                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 82873.263158                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5073.873255                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 82873.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5073.873255                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          295                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    73.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          296                       # number of writebacks
system.cpu1.icache.writebacks::total              296                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      4144980                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4144980                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      4144980                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4144980                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 86353.750000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 86353.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 86353.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 86353.750000                       # average overall mshr miss latency
system.cpu1.icache.replacements                   296                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2000204364                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    268560587                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2268764951                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          931                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      4723776                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4723776                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    268560644                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2268765882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 82873.263158                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5073.873255                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      4144980                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4144980                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 86353.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 86353.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          622.933937                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2268765873                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              922                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2460700.513015                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   599.901391                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    23.032546                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.961380                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.036911                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998292                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      88481870320                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     88481870320                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    633389750                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    944937556                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1578327306                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    633389750                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    944937556                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1578327306                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6152122                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     54419434                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      60571556                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6152122                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     54419434                       # number of overall misses
system.cpu1.dcache.overall_misses::total     60571556                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1816428769174                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1816428769174                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1816428769174                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1816428769174                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    639541872                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    999356990                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1638898862                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    639541872                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    999356990                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1638898862                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009620                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.054454                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.036959                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009620                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.054454                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.036959                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 33378.310571                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29988.147724                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 33378.310571                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29988.147724                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        70608                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets    112755302                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             3552                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets        1599780                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    19.878378                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.481755                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4251978                       # number of writebacks
system.cpu1.dcache.writebacks::total          4251978                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     45016555                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     45016555                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     45016555                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     45016555                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      9402879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9402879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      9402879                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9402879                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 237161421223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 237161421223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 237161421223                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 237161421223                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009409                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005737                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009409                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005737                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 25222.213454                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25222.213454                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 25222.213454                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25222.213454                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15554916                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    453503587                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    664996014                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1118499601                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5814049                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     54276905                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     60090954                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1809872374257                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1809872374257                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    719272919                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1178590555                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.012658                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.075461                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.050985                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 33345.165393                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30118.882357                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     44891924                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     44891924                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9384981                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9384981                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 236901287868                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 236901287868                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007963                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 25242.596428                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25242.596428                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    179886163                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    279941542                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     459827705                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       338073                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       142529                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       480602                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   6556394917                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6556394917                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    280084071                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    460308307                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001876                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000509                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001044                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 46000.427401                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13642.046677                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       124631                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       124631                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        17898                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        17898                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    260133355                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    260133355                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000064                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 14534.213599                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14534.213599                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     13495618                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     21436803                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     34932421                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           73                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          247                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          320                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data     13283952                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13283952                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     21437050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     34932741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 53781.182186                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41512.350000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          102                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          102                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      1040832                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1040832                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10204.235294                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10204.235294                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     13495691                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     21436845                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     34932536                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     21436845                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     34932536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1663747460                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15555172                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           106.957831                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   135.161212                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   120.838100                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.527973                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.472024                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      54696007620                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     54696007620                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      7864791                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      7693816                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      4990645                       # number of demand (read+write) hits
system.l2.demand_hits::total                 20549255                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      7864791                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      7693816                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      4990645                       # number of overall hits
system.l2.overall_hits::total                20549255                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1287176                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1709161                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1256550                       # number of demand (read+write) misses
system.l2.demand_misses::total                4253026                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           48                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1287176                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1709161                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           48                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1256550                       # number of overall misses
system.l2.overall_misses::total               4253026                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      4579077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 125020010226                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      4069086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 156712924707                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      4928940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 121883172762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     403629684798                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      4579077                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 125020010226                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      4069086                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 156712924707                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      4928940                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 121883172762                       # number of overall miss cycles
system.l2.overall_miss_latency::total    403629684798                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      9151967                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      9402977                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      6247195                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24802281                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      9151967                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      9402977                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      6247195                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24802281                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.140645                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.181768                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.201138                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171477                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.140645                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.181768                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.201138                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171477                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 95397.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 97127.362712                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 94629.906977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 91689.972277                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 102686.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 96998.267289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94904.118808                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 95397.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 97127.362712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 94629.906977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 91689.972277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 102686.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 96998.267289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94904.118808                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1947629                       # number of writebacks
system.l2.writebacks::total                   1947629                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1287176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1709161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1256550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4253026                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1287176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1709161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1256550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4253026                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4168761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 114014837436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3702882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 142103142190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      4519235                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 111138978312                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 367269348816                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4168761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 114014837436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3702882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 142103142190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      4519235                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 111138978312                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 367269348816                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.140645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.181768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.201138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.171477                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.140645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.181768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.201138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171477                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 86849.187500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 88577.504114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 86113.534884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 83142.045828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 94150.729167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 88447.716615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86354.832728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 86849.187500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 88577.504114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 86113.534884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 83142.045828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 94150.729167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 88447.716615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86354.832728                       # average overall mshr miss latency
system.l2.replacements                        4253554                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8108871                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8108871                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8108871                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8108871                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          145                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              145                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          145                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          145                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          827                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           827                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data        10894                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        80006                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         1027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 91927                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         1008                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        49609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         1005                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51622                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data     90828021                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   4785472818                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data     90155400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4966456239                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        11902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       129615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data         2032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            143549                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.084692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.382741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.494587                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.359612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 90107.163690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 96463.803302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 89706.865672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96208.132947                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         1008                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        49609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         1005                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data     82214102                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4361353846                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data     81565432                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4525133380                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.084692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.382741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.494587                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.359612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 81561.609127                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 87914.568848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 81159.633831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87659.009337                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              139                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      4579077                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      4069086                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      4928940                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13577103                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           48                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            142                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.960000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.977273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978873                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 95397.437500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 94629.906977                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 102686.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        97677                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          139                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4168761                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3702882                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      4519235                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12390878                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.960000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.977273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978873                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 86849.187500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 86113.534884                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 94150.729167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89143.007194                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      7853897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      7613810                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      4989618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20457325                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1286168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1659552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1255545                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4201265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 124929182205                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 151927451889                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 121793017362                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 398649651456                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      9140065                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      9273362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      6245163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      24658590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.140718                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.178959                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.201043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.170377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 97132.864606                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 91547.268112                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 97004.103686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94888.004317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1286168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1659552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1255545                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4201265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 113932623334                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 137741788344                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 111057412880                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 362731824558                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.140718                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.178959                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.201043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.170377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 88583.002636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 82999.380763                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 88453.550355                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86338.715734                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    68501142                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4286322                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.981334                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.248052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      867.377014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      790.662021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      580.560968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.267055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  9992.752547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.215771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 11829.555195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.277037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  8688.084339                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.026470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.024129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.304955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.361009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.265139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3707                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20892                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7759                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 797910690                       # Number of tag accesses
system.l2.tags.data_accesses                797910690                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24658737                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10056500                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          145                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18999193                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           143549                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          143549                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           147                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     24658590                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     27455901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     28208939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     18741585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              74406859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        12928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1595002496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1511676800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        12288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1105929984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4212646016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4253559                       # Total snoops (count)
system.tol2bus.snoopTraffic                 249297152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         29055844                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000422                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020569                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29043594     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12234      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29055844                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        34210946046                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            100080                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19090587931                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            106335                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       19615220914                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            100080                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       13034290540                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
