{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 08:51:54 2024 " "Info: Processing started: Sat May 25 08:51:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pc -c Pc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pc -c Pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/register-8/register-4.bdf " "Warning: Can't analyze file -- file F:/register-8/register-4.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/register-8/register-8.bdf " "Warning: Can't analyze file -- file F:/register-8/register-8.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/ALU-8/ALU-8.bdf " "Warning: Can't analyze file -- file F:/ALU-8/ALU-8.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/Asynchronous-mode-256-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf " "Warning: Can't analyze file -- file F:/Asynchronous-mode-256-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/Asynchronous-mode-256-Plus-1-counter/Asynchronous-mode-256-Plus-1-counter.bdf " "Warning: Can't analyze file -- file F:/Asynchronous-mode-256-Plus-1-counter/Asynchronous-mode-256-Plus-1-counter.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pc " "Info: Found entity 1: Pc" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pc " "Info: Elaborating entity \"Pc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst55 " "Warning: Block or symbol \"AND3\" of instance \"inst55\" overlaps another block or symbol" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 1552 2800 2864 1600 "inst55" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74154 inst12 " "Warning: Block or symbol \"74154\" of instance \"inst12\" overlaps another block or symbol" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2344 2384 2504 2632 "inst12" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "HALT.bdf 1 1 " "Warning: Using design file HALT.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HALT " "Info: Found entity 1: HALT" {  } { { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALT HALT:inst26 " "Info: Elaborating entity \"HALT\" for hierarchy \"HALT:inst26\"" {  } { { "Pc.bdf" "inst26" { Schematic "F:/Pc/Pc.bdf" { { 3160 -824 -648 3288 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ALU-8.bdf 1 1 " "Warning: Using design file ALU-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU-8 " "Info: Found entity 1: ALU-8" {  } { { "ALU-8.bdf" "" { Schematic "F:/Pc/ALU-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU-8 ALU-8:inst " "Info: Elaborating entity \"ALU-8\" for hierarchy \"ALU-8:inst\"" {  } { { "Pc.bdf" "inst" { Schematic "F:/Pc/Pc.bdf" { { 1016 184 600 1112 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU-8:inst\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU-8:inst\|74181:inst\"" {  } { { "ALU-8.bdf" "inst" { Schematic "F:/Pc/ALU-8.bdf" { { 120 392 512 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU-8:inst\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU-8:inst\|74181:inst\"" {  } { { "ALU-8.bdf" "" { Schematic "F:/Pc/ALU-8.bdf" { { 120 392 512 376 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU-8:inst\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU-8:inst\|74182:inst2\"" {  } { { "ALU-8.bdf" "inst2" { Schematic "F:/Pc/ALU-8.bdf" { { 304 856 960 480 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU-8:inst\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU-8:inst\|74182:inst2\"" {  } { { "ALU-8.bdf" "" { Schematic "F:/Pc/ALU-8.bdf" { { 304 856 960 480 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer8_2.bdf 1 1 " "Warning: Using design file multiplexer8_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer8_2 " "Info: Found entity 1: multiplexer8_2" {  } { { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer8_2 multiplexer8_2:A " "Info: Elaborating entity \"multiplexer8_2\" for hierarchy \"multiplexer8_2:A\"" {  } { { "Pc.bdf" "A" { Schematic "F:/Pc/Pc.bdf" { { 1496 -16 336 1592 "A" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_uPC.bdf 1 1 " "Warning: Using design file My_uPC.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_uPC " "Info: Found entity 1: My_uPC" {  } { { "My_uPC.bdf" "" { Schematic "F:/Pc/My_uPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_uPC My_uPC:inst16 " "Info: Elaborating entity \"My_uPC\" for hierarchy \"My_uPC:inst16\"" {  } { { "Pc.bdf" "inst16" { Schematic "F:/Pc/Pc.bdf" { { 688 2056 2312 784 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 My_uPC:inst16\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"My_uPC:inst16\|74161:inst\"" {  } { { "My_uPC.bdf" "inst" { Schematic "F:/Pc/My_uPC.bdf" { { 216 520 640 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "My_uPC:inst16\|74161:inst " "Info: Elaborated megafunction instantiation \"My_uPC:inst16\|74161:inst\"" {  } { { "My_uPC.bdf" "" { Schematic "F:/Pc/My_uPC.bdf" { { 216 520 640 400 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 My_uPC:inst16\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"My_uPC:inst16\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_uPC:inst16\|74161:inst\|f74161:sub My_uPC:inst16\|74161:inst " "Info: Elaborated megafunction instantiation \"My_uPC:inst16\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"My_uPC:inst16\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "My_uPC.bdf" "" { Schematic "F:/Pc/My_uPC.bdf" { { 216 520 640 400 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 My_uPC:inst16\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"My_uPC:inst16\|74161:inst1\"" {  } { { "My_uPC.bdf" "inst1" { Schematic "F:/Pc/My_uPC.bdf" { { 472 520 640 656 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "My_uPC:inst16\|74161:inst1 " "Info: Elaborated megafunction instantiation \"My_uPC:inst16\|74161:inst1\"" {  } { { "My_uPC.bdf" "" { Schematic "F:/Pc/My_uPC.bdf" { { 472 520 640 656 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "not8.bdf 1 1 " "Warning: Using design file not8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 not8 " "Info: Found entity 1: not8" {  } { { "not8.bdf" "" { Schematic "F:/Pc/not8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not8 not8:inst27 " "Info: Elaborating entity \"not8\" for hierarchy \"not8:inst27\"" {  } { { "Pc.bdf" "inst27" { Schematic "F:/Pc/Pc.bdf" { { 2528 -480 -288 2624 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst23 " "Info: Elaborating entity \"74138\" for hierarchy \"74138:inst23\"" {  } { { "Pc.bdf" "inst23" { Schematic "F:/Pc/Pc.bdf" { { 2912 -672 -552 3072 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst23 " "Info: Elaborated megafunction instantiation \"74138:inst23\"" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2912 -672 -552 3072 "inst23" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "2-4decoder.bdf 1 1 " "Warning: Using design file 2-4decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-4decoder " "Info: Found entity 1: 2-4decoder" {  } { { "2-4decoder.bdf" "" { Schematic "F:/Pc/2-4decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-4decoder 2-4decoder:inst53 " "Info: Elaborating entity \"2-4decoder\" for hierarchy \"2-4decoder:inst53\"" {  } { { "Pc.bdf" "inst53" { Schematic "F:/Pc/Pc.bdf" { { 992 2584 2712 1088 "inst53" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-8.bdf 1 1 " "Warning: Using design file register-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-8 " "Info: Found entity 1: register-8" {  } { { "register-8.bdf" "" { Schematic "F:/Pc/register-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8 register-8:IR " "Info: Elaborating entity \"register-8\" for hierarchy \"register-8:IR\"" {  } { { "Pc.bdf" "IR" { Schematic "F:/Pc/Pc.bdf" { { 688 2568 2760 784 "IR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-4.bdf 1 1 " "Warning: Using design file register-4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-4 " "Info: Found entity 1: register-4" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4 register-8:IR\|register-4:inst " "Info: Elaborating entity \"register-4\" for hierarchy \"register-8:IR\|register-4:inst\"" {  } { { "register-8.bdf" "inst" { Schematic "F:/Pc/register-8.bdf" { { 72 336 432 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "8-3.bdf 1 1 " "Warning: Using design file 8-3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8-3 " "Info: Found entity 1: 8-3" {  } { { "8-3.bdf" "" { Schematic "F:/Pc/8-3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8-3 8-3:inst46 " "Info: Elaborating entity \"8-3\" for hierarchy \"8-3:inst46\"" {  } { { "Pc.bdf" "inst46" { Schematic "F:/Pc/Pc.bdf" { { 2248 1288 1400 2440 "inst46" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer8_4.bdf 1 1 " "Warning: Using design file multiplexer8_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer8_4 " "Info: Found entity 1: multiplexer8_4" {  } { { "multiplexer8_4.bdf" "" { Schematic "F:/Pc/multiplexer8_4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer8_4 multiplexer8_4:inst9 " "Info: Elaborating entity \"multiplexer8_4\" for hierarchy \"multiplexer8_4:inst9\"" {  } { { "Pc.bdf" "inst9" { Schematic "F:/Pc/Pc.bdf" { { 1496 336 976 1592 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-8-en.bdf 1 1 " "Warning: Using design file register-8-en.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-8-en " "Info: Found entity 1: register-8-en" {  } { { "register-8-en.bdf" "" { Schematic "F:/Pc/register-8-en.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8-en register-8-en:MDR " "Info: Elaborating entity \"register-8-en\" for hierarchy \"register-8-en:MDR\"" {  } { { "Pc.bdf" "MDR" { Schematic "F:/Pc/Pc.bdf" { { 1448 3624 3848 1544 "MDR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 74154:inst12 " "Info: Elaborating entity \"74154\" for hierarchy \"74154:inst12\"" {  } { { "Pc.bdf" "inst12" { Schematic "F:/Pc/Pc.bdf" { { 2344 2384 2504 2632 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74154:inst12 " "Info: Elaborated megafunction instantiation \"74154:inst12\"" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2344 2384 2504 2632 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "46 " "Info: Ignored 46 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst9 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst9\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "F:/Pc/register-8-en.bdf" { { 504 1032 1080 536 "inst9" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst8 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst8\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "F:/Pc/register-8-en.bdf" { { 456 1032 1080 488 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst7 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst7\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "F:/Pc/register-8-en.bdf" { { 408 1032 1080 440 "inst7" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst6 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst6\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "F:/Pc/register-8-en.bdf" { { 360 1032 1080 392 "inst6" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst5 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst5\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "F:/Pc/register-8-en.bdf" { { 312 1032 1080 344 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst4 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst4\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "F:/Pc/register-8-en.bdf" { { 264 1032 1080 296 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst3 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst3\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "F:/Pc/register-8-en.bdf" { { 216 1032 1080 248 "inst3" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst2 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst2\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "F:/Pc/register-8-en.bdf" { { 168 1032 1080 200 "inst2" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "HALT:inst26\|inst HALT:inst26\|inst~_emulated HALT:inst26\|inst~latch " "Warning (13310): Register \"HALT:inst26\|inst\" is converted into an equivalent circuit using register \"HALT:inst26\|inst~_emulated\" and latch \"HALT:inst26\|inst~latch\"" {  } { { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "285 " "Info: Implemented 285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Info: Implemented 52 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Info: Implemented 200 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 08:51:57 2024 " "Info: Processing ended: Sat May 25 08:51:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 08:51:58 2024 " "Info: Processing started: Sat May 25 08:51:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Pc -c Pc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Pc -c Pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Pc EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"Pc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HALT:inst26\|inst1  " "Info: Automatically promoted node HALT:inst26\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst14 " "Info: Destination node inst14" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst40 " "Info: Destination node inst40" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 408 1840 1904 456 "inst40" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst40 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst40~10 " "Info: Destination node inst40~10" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 408 1840 1904 456 "inst40" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst40~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst41 " "Info: Destination node inst41" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst41 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst43 " "Info: Destination node inst43" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 1392 3472 3536 1440 "inst43" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst43 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst35 " "Info: Destination node inst35" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 456 2304 2368 504 "inst35" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst35 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst42 " "Info: Destination node inst42" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 312 2992 3056 360 "inst42" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst42 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3224 -448 -272 3240 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPuIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3256 -448 -272 3272 "CPuIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT:inst26|inst1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Info: Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst30  " "Info: Automatically promoted node inst30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 744 816 880 792 "inst30" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst30 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst31  " "Info: Automatically promoted node inst31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 680 816 880 728 "inst31" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst31 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst32  " "Info: Automatically promoted node inst32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 616 816 880 664 "inst32" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst32 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst35  " "Info: Automatically promoted node inst35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 456 2304 2368 504 "inst35" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst35 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst40  " "Info: Automatically promoted node inst40 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 408 1840 1904 456 "inst40" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst40 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst42  " "Info: Automatically promoted node inst42 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 312 2992 3056 360 "inst42" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst42 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A0 " "Warning: Node \"A0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "A0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A1 " "Warning: Node \"A1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "A1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A2 " "Warning: Node \"A2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "A2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A3 " "Warning: Node \"A3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "A3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A4 " "Warning: Node \"A4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "A4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A5 " "Warning: Node \"A5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "A5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A6 " "Warning: Node \"A6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "A6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A7 " "Warning: Node \"A7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "A7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AY " "Warning: Node \"AY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "AY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BY " "Warning: Node \"BY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ay-4 " "Warning: Node \"ay-4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ay-4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "by-4 " "Warning: Node \"by-4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "by-4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cy-4 " "Warning: Node \"cy-4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cy-4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uIR5 " "Warning: Node \"uIR5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uIR6 " "Warning: Node \"uIR6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.990 ns register register " "Info: Estimated most critical path is register to register delay of 9.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:R0\|register-4:inst1\|inst3 1 REG LAB_X26_Y11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y11; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:R0|register-4:inst1|inst3 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 144 392 456 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.647 ns) 0.877 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst11~89 2 COMB LAB_X26_Y11 1 " "Info: 2: + IC(0.230 ns) + CELL(0.647 ns) = 0.877 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst11~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { register-8:R0|register-4:inst1|inst3 multiplexer8_4:inst11|multiplexer8_2:inst2|inst11~89 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 392 664 728 440 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 1.688 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst11~90 3 COMB LAB_X26_Y11 2 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 1.688 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst11~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst11~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst11~90 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 392 664 728 440 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 2.499 ns multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst11 4 COMB LAB_X26_Y11 2 " "Info: 4: + IC(0.441 ns) + CELL(0.370 ns) = 2.499 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst11~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst11 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 392 664 728 440 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.370 ns) 3.993 ns ALU-8:inst\|74181:inst\|45 5 COMB LAB_X28_Y11 4 " "Info: 5: + IC(1.124 ns) + CELL(0.370 ns) = 3.993 ns; Loc. = LAB_X28_Y11; Fanout = 4; COMB Node = 'ALU-8:inst\|74181:inst\|45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { multiplexer8_4:inst9|multiplexer8_2:inst2|inst11 ALU-8:inst|74181:inst|45 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.370 ns) 5.110 ns ALU-8:inst\|74182:inst2\|31~46 6 COMB LAB_X29_Y11 1 " "Info: 6: + IC(0.747 ns) + CELL(0.370 ns) = 5.110 ns; Loc. = LAB_X29_Y11; Fanout = 1; COMB Node = 'ALU-8:inst\|74182:inst2\|31~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { ALU-8:inst|74181:inst|45 ALU-8:inst|74182:inst2|31~46 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 5.921 ns ALU-8:inst\|74182:inst2\|31~47 7 COMB LAB_X29_Y11 3 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 5.921 ns; Loc. = LAB_X29_Y11; Fanout = 3; COMB Node = 'ALU-8:inst\|74182:inst2\|31~47'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU-8:inst|74182:inst2|31~46 ALU-8:inst|74182:inst2|31~47 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 6.732 ns ALU-8:inst\|74181:inst20\|75~68 8 COMB LAB_X29_Y11 2 " "Info: 8: + IC(0.187 ns) + CELL(0.624 ns) = 6.732 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst20\|75~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU-8:inst|74182:inst2|31~47 ALU-8:inst|74181:inst20|75~68 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 7.543 ns ALU-8:inst\|74181:inst20\|74~28 9 COMB LAB_X29_Y11 1 " "Info: 9: + IC(0.160 ns) + CELL(0.651 ns) = 7.543 ns; Loc. = LAB_X29_Y11; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst20\|74~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU-8:inst|74181:inst20|75~68 ALU-8:inst|74181:inst20|74~28 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 8.354 ns ALU-8:inst\|74181:inst20\|77 10 COMB LAB_X29_Y11 10 " "Info: 10: + IC(0.441 ns) + CELL(0.370 ns) = 8.354 ns; Loc. = LAB_X29_Y11; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst20\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU-8:inst|74181:inst20|74~28 ALU-8:inst|74181:inst20|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.206 ns) 9.882 ns multiplexer8_2:inst1\|inst21~14 11 COMB LAB_X30_Y10 1 " "Info: 11: + IC(1.322 ns) + CELL(0.206 ns) = 9.882 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'multiplexer8_2:inst1\|inst21~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { ALU-8:inst|74181:inst20|77 multiplexer8_2:inst1|inst21~14 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 1104 664 728 1152 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.990 ns register-8-en:MDR1\|register-4:inst\|inst 12 REG LAB_X30_Y10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 9.990 ns; Loc. = LAB_X30_Y10; Fanout = 2; REG Node = 'register-8-en:MDR1\|register-4:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { multiplexer8_2:inst1|inst21~14 register-8-en:MDR1|register-4:inst|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.573 ns ( 45.78 % ) " "Info: Total cell delay = 4.573 ns ( 45.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.417 ns ( 54.22 % ) " "Info: Total interconnect delay = 5.417 ns ( 54.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.990 ns" { register-8:R0|register-4:inst1|inst3 multiplexer8_4:inst11|multiplexer8_2:inst2|inst11~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst11~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst11 ALU-8:inst|74181:inst|45 ALU-8:inst|74182:inst2|31~46 ALU-8:inst|74182:inst2|31~47 ALU-8:inst|74181:inst20|75~68 ALU-8:inst|74181:inst20|74~28 ALU-8:inst|74181:inst20|77 multiplexer8_2:inst1|inst21~14 register-8-en:MDR1|register-4:inst|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "2 694 " "Info: 2 (of 694) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "60 " "Warning: Found 60 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram00 0 " "Info: Pin \"ram00\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram01 0 " "Info: Pin \"ram01\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram02 0 " "Info: Pin \"ram02\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram03 0 " "Info: Pin \"ram03\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram04 0 " "Info: Pin \"ram04\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram05 0 " "Info: Pin \"ram05\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram06 0 " "Info: Pin \"ram06\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram07 0 " "Info: Pin \"ram07\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus0 0 " "Info: Pin \"bus0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus1 0 " "Info: Pin \"bus1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus2 0 " "Info: Pin \"bus2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus3 0 " "Info: Pin \"bus3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus4 0 " "Info: Pin \"bus4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus5 0 " "Info: Pin \"bus5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus6 0 " "Info: Pin \"bus6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus7 0 " "Info: Pin \"bus7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Info: Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR 0 " "Info: Pin \"WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM7 0 " "Info: Pin \"RAM7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM6 0 " "Info: Pin \"RAM6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM5 0 " "Info: Pin \"RAM5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM4 0 " "Info: Pin \"RAM4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM3 0 " "Info: Pin \"RAM3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM2 0 " "Info: Pin \"RAM2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM1 0 " "Info: Pin \"RAM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM0 0 " "Info: Pin \"RAM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B2 0 " "Info: Pin \"B2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B3 0 " "Info: Pin \"B3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B4 0 " "Info: Pin \"B4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B5 0 " "Info: Pin \"B5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B6 0 " "Info: Pin \"B6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B7 0 " "Info: Pin \"B7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B0 0 " "Info: Pin \"B0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1 0 " "Info: Pin \"B1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACC0 0 " "Info: Pin \"ACC0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACC1 0 " "Info: Pin \"ACC1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACC2 0 " "Info: Pin \"ACC2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACC3 0 " "Info: Pin \"ACC3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACC4 0 " "Info: Pin \"ACC4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACC5 0 " "Info: Pin \"ACC5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACC6 0 " "Info: Pin \"ACC6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACC7 0 " "Info: Pin \"ACC7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM7 0 " "Info: Pin \"ROM7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM6 0 " "Info: Pin \"ROM6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMO5 0 " "Info: Pin \"RMO5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM4 0 " "Info: Pin \"ROM4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM3 0 " "Info: Pin \"ROM3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM2 0 " "Info: Pin \"ROM2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM1 0 " "Info: Pin \"ROM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM0 0 " "Info: Pin \"ROM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR7 0 " "Info: Pin \"MAR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR6 0 " "Info: Pin \"MAR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR5 0 " "Info: Pin \"MAR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR4 0 " "Info: Pin \"MAR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR3 0 " "Info: Pin \"MAR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR2 0 " "Info: Pin \"MAR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR1 0 " "Info: Pin \"MAR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR0 0 " "Info: Pin \"MAR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "uIR9 " "Info: Following pins have the same output enable: uIR9" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ram00 3.3-V LVTTL " "Info: Type bi-directional pin ram00 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ram00 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram00" } } } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 888 4240 4416 904 "ram00" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram00 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ram01 3.3-V LVTTL " "Info: Type bi-directional pin ram01 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ram01 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram01" } } } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 904 4240 4416 920 "ram01" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram01 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ram02 3.3-V LVTTL " "Info: Type bi-directional pin ram02 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ram02 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram02" } } } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 920 4240 4416 936 "ram02" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram02 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ram03 3.3-V LVTTL " "Info: Type bi-directional pin ram03 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ram03 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram03" } } } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 936 4240 4416 952 "ram03" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram03 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ram04 3.3-V LVTTL " "Info: Type bi-directional pin ram04 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ram04 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram04" } } } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 952 4240 4416 968 "ram04" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram04 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ram05 3.3-V LVTTL " "Info: Type bi-directional pin ram05 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ram05 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram05" } } } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 968 4240 4416 984 "ram05" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram05 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ram06 3.3-V LVTTL " "Info: Type bi-directional pin ram06 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ram06 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram06" } } } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 984 4240 4416 1000 "ram06" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram06 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ram07 3.3-V LVTTL " "Info: Type bi-directional pin ram07 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ram07 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram07" } } } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 1000 4240 4416 1016 "ram07" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram07 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 08:52:00 2024 " "Info: Processing ended: Sat May 25 08:52:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 08:52:01 2024 " "Info: Processing started: Sat May 25 08:52:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Pc -c Pc " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Pc -c Pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 08:52:02 2024 " "Info: Processing ended: Sat May 25 08:52:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 08:52:03 2024 " "Info: Processing started: Sat May 25 08:52:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Pc -c Pc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Pc -c Pc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "HALT:inst26\|inst~latch " "Warning: Node \"HALT:inst26\|inst~latch\" is a latch" {  } { { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR19 " "Info: Assuming node \"uIR19\" is an undefined clock" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2976 -992 -824 2992 "uIR19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR19" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR17 " "Info: Assuming node \"uIR17\" is an undefined clock" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2944 -992 -824 2960 "uIR17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR17" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "MAICHONG " "Info: Assuming node \"MAICHONG\" is an undefined clock" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3184 -1136 -968 3200 "MAICHONG" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAICHONG" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3232 -1136 -968 3248 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3200 -1136 -968 3216 "CLR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR18 " "Info: Assuming node \"uIR18\" is an undefined clock" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2960 -992 -824 2976 "uIR18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR18" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "HALT:inst26\|inst~latch " "Info: Detected ripple clock \"HALT:inst26\|inst~latch\" as buffer" {  } { { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "HALT:inst26\|inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst42 " "Info: Detected gated clock \"inst42\" as buffer" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 312 2992 3056 360 "inst42" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst40~10 " "Info: Detected gated clock \"inst40~10\" as buffer" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 408 1840 1904 456 "inst40" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst40~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst31 " "Info: Detected gated clock \"inst31\" as buffer" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 680 816 880 728 "inst31" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst30 " "Info: Detected gated clock \"inst30\" as buffer" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 744 816 880 792 "inst30" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst32 " "Info: Detected gated clock \"inst32\" as buffer" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 616 816 880 664 "inst32" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst35 " "Info: Detected gated clock \"inst35\" as buffer" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 456 2304 2368 504 "inst35" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst43 " "Info: Detected gated clock \"inst43\" as buffer" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 1392 3472 3536 1440 "inst43" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst40 " "Info: Detected gated clock \"inst40\" as buffer" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 408 1840 1904 456 "inst40" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst41 " "Info: Detected gated clock \"inst41\" as buffer" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "HALT:inst26\|inst~_emulated " "Info: Detected ripple clock \"HALT:inst26\|inst~_emulated\" as buffer" {  } { { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "HALT:inst26\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8:IR\|register-4:inst1\|inst5 " "Info: Detected ripple clock \"register-8:IR\|register-4:inst1\|inst5\" as buffer" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8:IR\|register-4:inst1\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8:IR\|register-4:inst1\|inst4 " "Info: Detected ripple clock \"register-8:IR\|register-4:inst1\|inst4\" as buffer" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8:IR\|register-4:inst1\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "HALT:inst26\|inst~head_lut " "Info: Detected gated clock \"HALT:inst26\|inst~head_lut\" as buffer" {  } { { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "HALT:inst26\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst14~66 " "Info: Detected gated clock \"inst14~66\" as buffer" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "HALT:inst26\|inst1 " "Info: Detected gated clock \"HALT:inst26\|inst1\" as buffer" {  } { { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "HALT:inst26\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR19 register register-8:R0\|register-4:inst1\|inst4 register register-8:IR\|register-4:inst1\|inst 67.03 MHz 14.919 ns Internal " "Info: Clock \"uIR19\" has Internal fmax of 67.03 MHz between source register \"register-8:R0\|register-4:inst1\|inst4\" and destination register \"register-8:IR\|register-4:inst1\|inst\" (period= 14.919 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.237 ns + Longest register register " "Info: + Longest register to register delay is 7.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:R0\|register-4:inst1\|inst4 1 REG LCFF_X29_Y11_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y11_N25; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 0.833 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~89 2 COMB LCCOMB_X29_Y11_N10 1 " "Info: 2: + IC(0.463 ns) + CELL(0.370 ns) = 0.833 ns; Loc. = LCCOMB_X29_Y11_N10; Fanout = 1; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 1.398 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~90 3 COMB LCCOMB_X29_Y11_N12 2 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.398 ns; Loc. = LCCOMB_X29_Y11_N12; Fanout = 2; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 1.973 ns multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst9 4 COMB LCCOMB_X29_Y11_N22 2 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 1.973 ns; Loc. = LCCOMB_X29_Y11_N22; Fanout = 2; COMB Node = 'multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 2.557 ns ALU-8:inst\|74181:inst\|47~245 5 COMB LCCOMB_X29_Y11_N18 2 " "Info: 5: + IC(0.378 ns) + CELL(0.206 ns) = 2.557 ns; Loc. = LCCOMB_X29_Y11_N18; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst\|47~245'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.623 ns) 3.567 ns ALU-8:inst\|74181:inst\|75~52 6 COMB LCCOMB_X29_Y11_N20 3 " "Info: 6: + IC(0.387 ns) + CELL(0.623 ns) = 3.567 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 3; COMB Node = 'ALU-8:inst\|74181:inst\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.206 ns) 4.842 ns ALU-8:inst\|74181:inst\|74~41 7 COMB LCCOMB_X26_Y11_N12 1 " "Info: 7: + IC(1.069 ns) + CELL(0.206 ns) = 4.842 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|74~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 5.417 ns ALU-8:inst\|74181:inst\|77 8 COMB LCCOMB_X26_Y11_N14 10 " "Info: 8: + IC(0.369 ns) + CELL(0.206 ns) = 5.417 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.202 ns) 7.129 ns register-8:IR\|register-4:inst1\|inst~2 9 COMB LCCOMB_X29_Y9_N22 1 " "Info: 9: + IC(1.510 ns) + CELL(0.202 ns) = 7.129 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 1; COMB Node = 'register-8:IR\|register-4:inst1\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.237 ns register-8:IR\|register-4:inst1\|inst 10 REG LCFF_X29_Y9_N23 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 7.237 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.333 ns ( 32.24 % ) " "Info: Total cell delay = 2.333 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.904 ns ( 67.76 % ) " "Info: Total interconnect delay = 4.904 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.237 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.237 ns" { register-8:R0|register-4:inst1|inst4 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 {} ALU-8:inst|74181:inst|47~245 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.463ns 0.359ns 0.369ns 0.378ns 0.387ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.418 ns - Smallest " "Info: - Smallest clock skew is -7.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR19 destination 5.184 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR19\" to destination register is 5.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR19 1 CLK PIN_115 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 7; CLK Node = 'uIR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR19 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2976 -992 -824 2992 "uIR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.241 ns) + CELL(0.206 ns) 3.442 ns inst41 2 COMB LCCOMB_X30_Y10_N14 8 " "Info: 2: + IC(2.241 ns) + CELL(0.206 ns) = 3.442 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { uIR19 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 5.184 ns register-8:IR\|register-4:inst1\|inst 3 REG LCFF_X29_Y9_N23 2 " "Info: 3: + IC(1.076 ns) + CELL(0.666 ns) = 5.184 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.867 ns ( 36.01 % ) " "Info: Total cell delay = 1.867 ns ( 36.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.317 ns ( 63.99 % ) " "Info: Total interconnect delay = 3.317 ns ( 63.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { uIR19 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.184 ns" { uIR19 {} uIR19~combout {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 2.241ns 1.076ns } { 0.000ns 0.995ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR19 source 12.602 ns - Longest register " "Info: - Longest clock path from clock \"uIR19\" to source register is 12.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR19 1 CLK PIN_115 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 7; CLK Node = 'uIR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR19 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2976 -992 -824 2992 "uIR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.241 ns) + CELL(0.206 ns) 3.442 ns inst41 2 COMB LCCOMB_X30_Y10_N14 8 " "Info: 2: + IC(2.241 ns) + CELL(0.206 ns) = 3.442 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { uIR19 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 5.488 ns register-8:IR\|register-4:inst1\|inst4 3 REG LCFF_X29_Y9_N25 17 " "Info: 3: + IC(1.076 ns) + CELL(0.970 ns) = 5.488 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 7.342 ns inst14~66 4 COMB LCCOMB_X30_Y10_N4 1 " "Info: 4: + IC(1.231 ns) + CELL(0.623 ns) = 7.342 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 8.073 ns inst14 5 COMB LCCOMB_X30_Y10_N6 1 " "Info: 5: + IC(0.361 ns) + CELL(0.370 ns) = 8.073 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 11.039 ns inst14~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.966 ns) + CELL(0.000 ns) = 11.039 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 12.602 ns register-8:R0\|register-4:inst1\|inst4 7 REG LCFF_X29_Y11_N25 4 " "Info: 7: + IC(0.897 ns) + CELL(0.666 ns) = 12.602 ns; Loc. = LCFF_X29_Y11_N25; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.830 ns ( 30.39 % ) " "Info: Total cell delay = 3.830 ns ( 30.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.772 ns ( 69.61 % ) " "Info: Total interconnect delay = 8.772 ns ( 69.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.602 ns" { uIR19 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.602 ns" { uIR19 {} uIR19~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 2.241ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { uIR19 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.184 ns" { uIR19 {} uIR19~combout {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 2.241ns 1.076ns } { 0.000ns 0.995ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.602 ns" { uIR19 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.602 ns" { uIR19 {} uIR19~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 2.241ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.237 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.237 ns" { register-8:R0|register-4:inst1|inst4 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 {} ALU-8:inst|74181:inst|47~245 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.463ns 0.359ns 0.369ns 0.378ns 0.387ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { uIR19 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.184 ns" { uIR19 {} uIR19~combout {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 2.241ns 1.076ns } { 0.000ns 0.995ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.602 ns" { uIR19 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.602 ns" { uIR19 {} uIR19~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 2.241ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR17 register register-8:R0\|register-4:inst1\|inst4 register register-8:IR\|register-4:inst1\|inst 67.03 MHz 14.919 ns Internal " "Info: Clock \"uIR17\" has Internal fmax of 67.03 MHz between source register \"register-8:R0\|register-4:inst1\|inst4\" and destination register \"register-8:IR\|register-4:inst1\|inst\" (period= 14.919 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.237 ns + Longest register register " "Info: + Longest register to register delay is 7.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:R0\|register-4:inst1\|inst4 1 REG LCFF_X29_Y11_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y11_N25; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 0.833 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~89 2 COMB LCCOMB_X29_Y11_N10 1 " "Info: 2: + IC(0.463 ns) + CELL(0.370 ns) = 0.833 ns; Loc. = LCCOMB_X29_Y11_N10; Fanout = 1; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 1.398 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~90 3 COMB LCCOMB_X29_Y11_N12 2 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.398 ns; Loc. = LCCOMB_X29_Y11_N12; Fanout = 2; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 1.973 ns multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst9 4 COMB LCCOMB_X29_Y11_N22 2 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 1.973 ns; Loc. = LCCOMB_X29_Y11_N22; Fanout = 2; COMB Node = 'multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 2.557 ns ALU-8:inst\|74181:inst\|47~245 5 COMB LCCOMB_X29_Y11_N18 2 " "Info: 5: + IC(0.378 ns) + CELL(0.206 ns) = 2.557 ns; Loc. = LCCOMB_X29_Y11_N18; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst\|47~245'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.623 ns) 3.567 ns ALU-8:inst\|74181:inst\|75~52 6 COMB LCCOMB_X29_Y11_N20 3 " "Info: 6: + IC(0.387 ns) + CELL(0.623 ns) = 3.567 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 3; COMB Node = 'ALU-8:inst\|74181:inst\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.206 ns) 4.842 ns ALU-8:inst\|74181:inst\|74~41 7 COMB LCCOMB_X26_Y11_N12 1 " "Info: 7: + IC(1.069 ns) + CELL(0.206 ns) = 4.842 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|74~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 5.417 ns ALU-8:inst\|74181:inst\|77 8 COMB LCCOMB_X26_Y11_N14 10 " "Info: 8: + IC(0.369 ns) + CELL(0.206 ns) = 5.417 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.202 ns) 7.129 ns register-8:IR\|register-4:inst1\|inst~2 9 COMB LCCOMB_X29_Y9_N22 1 " "Info: 9: + IC(1.510 ns) + CELL(0.202 ns) = 7.129 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 1; COMB Node = 'register-8:IR\|register-4:inst1\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.237 ns register-8:IR\|register-4:inst1\|inst 10 REG LCFF_X29_Y9_N23 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 7.237 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.333 ns ( 32.24 % ) " "Info: Total cell delay = 2.333 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.904 ns ( 67.76 % ) " "Info: Total interconnect delay = 4.904 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.237 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.237 ns" { register-8:R0|register-4:inst1|inst4 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 {} ALU-8:inst|74181:inst|47~245 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.463ns 0.359ns 0.369ns 0.378ns 0.387ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.418 ns - Smallest " "Info: - Smallest clock skew is -7.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR17 destination 5.306 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR17\" to destination register is 5.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR17 1 CLK PIN_113 9 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 9; CLK Node = 'uIR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR17 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2944 -992 -824 2960 "uIR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(0.370 ns) 3.564 ns inst41 2 COMB LCCOMB_X30_Y10_N14 8 " "Info: 2: + IC(2.209 ns) + CELL(0.370 ns) = 3.564 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { uIR17 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 5.306 ns register-8:IR\|register-4:inst1\|inst 3 REG LCFF_X29_Y9_N23 2 " "Info: 3: + IC(1.076 ns) + CELL(0.666 ns) = 5.306 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.021 ns ( 38.09 % ) " "Info: Total cell delay = 2.021 ns ( 38.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.285 ns ( 61.91 % ) " "Info: Total interconnect delay = 3.285 ns ( 61.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.306 ns" { uIR17 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.306 ns" { uIR17 {} uIR17~combout {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 2.209ns 1.076ns } { 0.000ns 0.985ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR17 source 12.724 ns - Longest register " "Info: - Longest clock path from clock \"uIR17\" to source register is 12.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR17 1 CLK PIN_113 9 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 9; CLK Node = 'uIR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR17 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2944 -992 -824 2960 "uIR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(0.370 ns) 3.564 ns inst41 2 COMB LCCOMB_X30_Y10_N14 8 " "Info: 2: + IC(2.209 ns) + CELL(0.370 ns) = 3.564 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { uIR17 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 5.610 ns register-8:IR\|register-4:inst1\|inst4 3 REG LCFF_X29_Y9_N25 17 " "Info: 3: + IC(1.076 ns) + CELL(0.970 ns) = 5.610 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 7.464 ns inst14~66 4 COMB LCCOMB_X30_Y10_N4 1 " "Info: 4: + IC(1.231 ns) + CELL(0.623 ns) = 7.464 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 8.195 ns inst14 5 COMB LCCOMB_X30_Y10_N6 1 " "Info: 5: + IC(0.361 ns) + CELL(0.370 ns) = 8.195 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 11.161 ns inst14~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.966 ns) + CELL(0.000 ns) = 11.161 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 12.724 ns register-8:R0\|register-4:inst1\|inst4 7 REG LCFF_X29_Y11_N25 4 " "Info: 7: + IC(0.897 ns) + CELL(0.666 ns) = 12.724 ns; Loc. = LCFF_X29_Y11_N25; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.984 ns ( 31.31 % ) " "Info: Total cell delay = 3.984 ns ( 31.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.740 ns ( 68.69 % ) " "Info: Total interconnect delay = 8.740 ns ( 68.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.724 ns" { uIR17 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.724 ns" { uIR17 {} uIR17~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 2.209ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 0.985ns 0.370ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.306 ns" { uIR17 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.306 ns" { uIR17 {} uIR17~combout {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 2.209ns 1.076ns } { 0.000ns 0.985ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.724 ns" { uIR17 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.724 ns" { uIR17 {} uIR17~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 2.209ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 0.985ns 0.370ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.237 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.237 ns" { register-8:R0|register-4:inst1|inst4 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 {} ALU-8:inst|74181:inst|47~245 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.463ns 0.359ns 0.369ns 0.378ns 0.387ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.306 ns" { uIR17 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.306 ns" { uIR17 {} uIR17~combout {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 2.209ns 1.076ns } { 0.000ns 0.985ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.724 ns" { uIR17 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.724 ns" { uIR17 {} uIR17~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 2.209ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 0.985ns 0.370ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MAICHONG register register-8:R0\|register-4:inst1\|inst4 register register-8:IR\|register-4:inst1\|inst 67.03 MHz 14.919 ns Internal " "Info: Clock \"MAICHONG\" has Internal fmax of 67.03 MHz between source register \"register-8:R0\|register-4:inst1\|inst4\" and destination register \"register-8:IR\|register-4:inst1\|inst\" (period= 14.919 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.237 ns + Longest register register " "Info: + Longest register to register delay is 7.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:R0\|register-4:inst1\|inst4 1 REG LCFF_X29_Y11_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y11_N25; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 0.833 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~89 2 COMB LCCOMB_X29_Y11_N10 1 " "Info: 2: + IC(0.463 ns) + CELL(0.370 ns) = 0.833 ns; Loc. = LCCOMB_X29_Y11_N10; Fanout = 1; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 1.398 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~90 3 COMB LCCOMB_X29_Y11_N12 2 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.398 ns; Loc. = LCCOMB_X29_Y11_N12; Fanout = 2; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 1.973 ns multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst9 4 COMB LCCOMB_X29_Y11_N22 2 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 1.973 ns; Loc. = LCCOMB_X29_Y11_N22; Fanout = 2; COMB Node = 'multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 2.557 ns ALU-8:inst\|74181:inst\|47~245 5 COMB LCCOMB_X29_Y11_N18 2 " "Info: 5: + IC(0.378 ns) + CELL(0.206 ns) = 2.557 ns; Loc. = LCCOMB_X29_Y11_N18; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst\|47~245'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.623 ns) 3.567 ns ALU-8:inst\|74181:inst\|75~52 6 COMB LCCOMB_X29_Y11_N20 3 " "Info: 6: + IC(0.387 ns) + CELL(0.623 ns) = 3.567 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 3; COMB Node = 'ALU-8:inst\|74181:inst\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.206 ns) 4.842 ns ALU-8:inst\|74181:inst\|74~41 7 COMB LCCOMB_X26_Y11_N12 1 " "Info: 7: + IC(1.069 ns) + CELL(0.206 ns) = 4.842 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|74~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 5.417 ns ALU-8:inst\|74181:inst\|77 8 COMB LCCOMB_X26_Y11_N14 10 " "Info: 8: + IC(0.369 ns) + CELL(0.206 ns) = 5.417 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.202 ns) 7.129 ns register-8:IR\|register-4:inst1\|inst~2 9 COMB LCCOMB_X29_Y9_N22 1 " "Info: 9: + IC(1.510 ns) + CELL(0.202 ns) = 7.129 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 1; COMB Node = 'register-8:IR\|register-4:inst1\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.237 ns register-8:IR\|register-4:inst1\|inst 10 REG LCFF_X29_Y9_N23 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 7.237 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.333 ns ( 32.24 % ) " "Info: Total cell delay = 2.333 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.904 ns ( 67.76 % ) " "Info: Total interconnect delay = 4.904 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.237 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.237 ns" { register-8:R0|register-4:inst1|inst4 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 {} ALU-8:inst|74181:inst|47~245 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.463ns 0.359ns 0.369ns 0.378ns 0.387ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.418 ns - Smallest " "Info: - Smallest clock skew is -7.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MAICHONG destination 5.095 ns + Shortest register " "Info: + Shortest clock path from clock \"MAICHONG\" to destination register is 5.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns MAICHONG 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'MAICHONG'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAICHONG } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3184 -1136 -968 3200 "MAICHONG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.370 ns) 2.462 ns HALT:inst26\|inst1 2 COMB LCCOMB_X30_Y10_N26 10 " "Info: 2: + IC(0.942 ns) + CELL(0.370 ns) = 2.462 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { MAICHONG HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 3.353 ns inst41 3 COMB LCCOMB_X30_Y10_N14 8 " "Info: 3: + IC(0.404 ns) + CELL(0.487 ns) = 3.353 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 5.095 ns register-8:IR\|register-4:inst1\|inst 4 REG LCFF_X29_Y9_N23 2 " "Info: 4: + IC(1.076 ns) + CELL(0.666 ns) = 5.095 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.673 ns ( 52.46 % ) " "Info: Total cell delay = 2.673 ns ( 52.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.422 ns ( 47.54 % ) " "Info: Total interconnect delay = 2.422 ns ( 47.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.095 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MAICHONG source 12.513 ns - Longest register " "Info: - Longest clock path from clock \"MAICHONG\" to source register is 12.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns MAICHONG 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'MAICHONG'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAICHONG } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3184 -1136 -968 3200 "MAICHONG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.370 ns) 2.462 ns HALT:inst26\|inst1 2 COMB LCCOMB_X30_Y10_N26 10 " "Info: 2: + IC(0.942 ns) + CELL(0.370 ns) = 2.462 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { MAICHONG HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 3.353 ns inst41 3 COMB LCCOMB_X30_Y10_N14 8 " "Info: 3: + IC(0.404 ns) + CELL(0.487 ns) = 3.353 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 5.399 ns register-8:IR\|register-4:inst1\|inst4 4 REG LCFF_X29_Y9_N25 17 " "Info: 4: + IC(1.076 ns) + CELL(0.970 ns) = 5.399 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 7.253 ns inst14~66 5 COMB LCCOMB_X30_Y10_N4 1 " "Info: 5: + IC(1.231 ns) + CELL(0.623 ns) = 7.253 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 7.984 ns inst14 6 COMB LCCOMB_X30_Y10_N6 1 " "Info: 6: + IC(0.361 ns) + CELL(0.370 ns) = 7.984 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 10.950 ns inst14~clkctrl 7 COMB CLKCTRL_G0 8 " "Info: 7: + IC(2.966 ns) + CELL(0.000 ns) = 10.950 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 12.513 ns register-8:R0\|register-4:inst1\|inst4 8 REG LCFF_X29_Y11_N25 4 " "Info: 8: + IC(0.897 ns) + CELL(0.666 ns) = 12.513 ns; Loc. = LCFF_X29_Y11_N25; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.636 ns ( 37.05 % ) " "Info: Total cell delay = 4.636 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.877 ns ( 62.95 % ) " "Info: Total interconnect delay = 7.877 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.513 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.513 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.095 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.513 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.513 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.237 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.237 ns" { register-8:R0|register-4:inst1|inst4 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 {} ALU-8:inst|74181:inst|47~245 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.463ns 0.359ns 0.369ns 0.378ns 0.387ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.095 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.513 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.513 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register register-8:R0\|register-4:inst1\|inst4 register register-8:IR\|register-4:inst1\|inst 67.03 MHz 14.919 ns Internal " "Info: Clock \"CP\" has Internal fmax of 67.03 MHz between source register \"register-8:R0\|register-4:inst1\|inst4\" and destination register \"register-8:IR\|register-4:inst1\|inst\" (period= 14.919 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.237 ns + Longest register register " "Info: + Longest register to register delay is 7.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:R0\|register-4:inst1\|inst4 1 REG LCFF_X29_Y11_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y11_N25; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 0.833 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~89 2 COMB LCCOMB_X29_Y11_N10 1 " "Info: 2: + IC(0.463 ns) + CELL(0.370 ns) = 0.833 ns; Loc. = LCCOMB_X29_Y11_N10; Fanout = 1; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 1.398 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~90 3 COMB LCCOMB_X29_Y11_N12 2 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.398 ns; Loc. = LCCOMB_X29_Y11_N12; Fanout = 2; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 1.973 ns multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst9 4 COMB LCCOMB_X29_Y11_N22 2 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 1.973 ns; Loc. = LCCOMB_X29_Y11_N22; Fanout = 2; COMB Node = 'multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 2.557 ns ALU-8:inst\|74181:inst\|47~245 5 COMB LCCOMB_X29_Y11_N18 2 " "Info: 5: + IC(0.378 ns) + CELL(0.206 ns) = 2.557 ns; Loc. = LCCOMB_X29_Y11_N18; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst\|47~245'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.623 ns) 3.567 ns ALU-8:inst\|74181:inst\|75~52 6 COMB LCCOMB_X29_Y11_N20 3 " "Info: 6: + IC(0.387 ns) + CELL(0.623 ns) = 3.567 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 3; COMB Node = 'ALU-8:inst\|74181:inst\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.206 ns) 4.842 ns ALU-8:inst\|74181:inst\|74~41 7 COMB LCCOMB_X26_Y11_N12 1 " "Info: 7: + IC(1.069 ns) + CELL(0.206 ns) = 4.842 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|74~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 5.417 ns ALU-8:inst\|74181:inst\|77 8 COMB LCCOMB_X26_Y11_N14 10 " "Info: 8: + IC(0.369 ns) + CELL(0.206 ns) = 5.417 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.202 ns) 7.129 ns register-8:IR\|register-4:inst1\|inst~2 9 COMB LCCOMB_X29_Y9_N22 1 " "Info: 9: + IC(1.510 ns) + CELL(0.202 ns) = 7.129 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 1; COMB Node = 'register-8:IR\|register-4:inst1\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.237 ns register-8:IR\|register-4:inst1\|inst 10 REG LCFF_X29_Y9_N23 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 7.237 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.333 ns ( 32.24 % ) " "Info: Total cell delay = 2.333 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.904 ns ( 67.76 % ) " "Info: Total interconnect delay = 4.904 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.237 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.237 ns" { register-8:R0|register-4:inst1|inst4 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 {} ALU-8:inst|74181:inst|47~245 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.463ns 0.359ns 0.369ns 0.378ns 0.387ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.418 ns - Smallest " "Info: - Smallest clock skew is -7.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 7.003 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 7.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3232 -1136 -968 3248 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.206 ns) 2.690 ns HALT:inst26\|inst~head_lut 2 COMB LCCOMB_X31_Y11_N16 1 " "Info: 2: + IC(1.334 ns) + CELL(0.206 ns) = 2.690 ns; Loc. = LCCOMB_X31_Y11_N16; Fanout = 1; COMB Node = 'HALT:inst26\|inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { CP HALT:inst26|inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.624 ns) 4.370 ns HALT:inst26\|inst1 3 COMB LCCOMB_X30_Y10_N26 10 " "Info: 3: + IC(1.056 ns) + CELL(0.624 ns) = 4.370 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { HALT:inst26|inst~head_lut HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 5.261 ns inst41 4 COMB LCCOMB_X30_Y10_N14 8 " "Info: 4: + IC(0.404 ns) + CELL(0.487 ns) = 5.261 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 7.003 ns register-8:IR\|register-4:inst1\|inst 5 REG LCFF_X29_Y9_N23 2 " "Info: 5: + IC(1.076 ns) + CELL(0.666 ns) = 7.003 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.133 ns ( 44.74 % ) " "Info: Total cell delay = 3.133 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.870 ns ( 55.26 % ) " "Info: Total interconnect delay = 3.870 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { CP HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.003 ns" { CP {} CP~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 1.334ns 1.056ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.487ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 14.421 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 14.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3232 -1136 -968 3248 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.206 ns) 2.690 ns HALT:inst26\|inst~head_lut 2 COMB LCCOMB_X31_Y11_N16 1 " "Info: 2: + IC(1.334 ns) + CELL(0.206 ns) = 2.690 ns; Loc. = LCCOMB_X31_Y11_N16; Fanout = 1; COMB Node = 'HALT:inst26\|inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { CP HALT:inst26|inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.624 ns) 4.370 ns HALT:inst26\|inst1 3 COMB LCCOMB_X30_Y10_N26 10 " "Info: 3: + IC(1.056 ns) + CELL(0.624 ns) = 4.370 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { HALT:inst26|inst~head_lut HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 5.261 ns inst41 4 COMB LCCOMB_X30_Y10_N14 8 " "Info: 4: + IC(0.404 ns) + CELL(0.487 ns) = 5.261 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 7.307 ns register-8:IR\|register-4:inst1\|inst4 5 REG LCFF_X29_Y9_N25 17 " "Info: 5: + IC(1.076 ns) + CELL(0.970 ns) = 7.307 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 9.161 ns inst14~66 6 COMB LCCOMB_X30_Y10_N4 1 " "Info: 6: + IC(1.231 ns) + CELL(0.623 ns) = 9.161 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 9.892 ns inst14 7 COMB LCCOMB_X30_Y10_N6 1 " "Info: 7: + IC(0.361 ns) + CELL(0.370 ns) = 9.892 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 12.858 ns inst14~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.966 ns) + CELL(0.000 ns) = 12.858 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 14.421 ns register-8:R0\|register-4:inst1\|inst4 9 REG LCFF_X29_Y11_N25 4 " "Info: 9: + IC(0.897 ns) + CELL(0.666 ns) = 14.421 ns; Loc. = LCFF_X29_Y11_N25; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.096 ns ( 35.34 % ) " "Info: Total cell delay = 5.096 ns ( 35.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.325 ns ( 64.66 % ) " "Info: Total interconnect delay = 9.325 ns ( 64.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.421 ns" { CP HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.421 ns" { CP {} CP~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 1.334ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { CP HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.003 ns" { CP {} CP~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 1.334ns 1.056ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.487ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.421 ns" { CP HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.421 ns" { CP {} CP~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 1.334ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.237 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.237 ns" { register-8:R0|register-4:inst1|inst4 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 {} ALU-8:inst|74181:inst|47~245 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.463ns 0.359ns 0.369ns 0.378ns 0.387ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { CP HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.003 ns" { CP {} CP~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 1.334ns 1.056ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.487ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.421 ns" { CP HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.421 ns" { CP {} CP~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 1.334ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register register-8:R0\|register-4:inst1\|inst4 register register-8:IR\|register-4:inst1\|inst 67.03 MHz 14.919 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 67.03 MHz between source register \"register-8:R0\|register-4:inst1\|inst4\" and destination register \"register-8:IR\|register-4:inst1\|inst\" (period= 14.919 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.237 ns + Longest register register " "Info: + Longest register to register delay is 7.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:R0\|register-4:inst1\|inst4 1 REG LCFF_X29_Y11_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y11_N25; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 0.833 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~89 2 COMB LCCOMB_X29_Y11_N10 1 " "Info: 2: + IC(0.463 ns) + CELL(0.370 ns) = 0.833 ns; Loc. = LCCOMB_X29_Y11_N10; Fanout = 1; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 1.398 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~90 3 COMB LCCOMB_X29_Y11_N12 2 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.398 ns; Loc. = LCCOMB_X29_Y11_N12; Fanout = 2; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 1.973 ns multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst9 4 COMB LCCOMB_X29_Y11_N22 2 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 1.973 ns; Loc. = LCCOMB_X29_Y11_N22; Fanout = 2; COMB Node = 'multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 2.557 ns ALU-8:inst\|74181:inst\|47~245 5 COMB LCCOMB_X29_Y11_N18 2 " "Info: 5: + IC(0.378 ns) + CELL(0.206 ns) = 2.557 ns; Loc. = LCCOMB_X29_Y11_N18; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst\|47~245'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.623 ns) 3.567 ns ALU-8:inst\|74181:inst\|75~52 6 COMB LCCOMB_X29_Y11_N20 3 " "Info: 6: + IC(0.387 ns) + CELL(0.623 ns) = 3.567 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 3; COMB Node = 'ALU-8:inst\|74181:inst\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.206 ns) 4.842 ns ALU-8:inst\|74181:inst\|74~41 7 COMB LCCOMB_X26_Y11_N12 1 " "Info: 7: + IC(1.069 ns) + CELL(0.206 ns) = 4.842 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|74~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 5.417 ns ALU-8:inst\|74181:inst\|77 8 COMB LCCOMB_X26_Y11_N14 10 " "Info: 8: + IC(0.369 ns) + CELL(0.206 ns) = 5.417 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.202 ns) 7.129 ns register-8:IR\|register-4:inst1\|inst~2 9 COMB LCCOMB_X29_Y9_N22 1 " "Info: 9: + IC(1.510 ns) + CELL(0.202 ns) = 7.129 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 1; COMB Node = 'register-8:IR\|register-4:inst1\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.237 ns register-8:IR\|register-4:inst1\|inst 10 REG LCFF_X29_Y9_N23 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 7.237 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.333 ns ( 32.24 % ) " "Info: Total cell delay = 2.333 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.904 ns ( 67.76 % ) " "Info: Total interconnect delay = 4.904 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.237 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.237 ns" { register-8:R0|register-4:inst1|inst4 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 {} ALU-8:inst|74181:inst|47~245 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.463ns 0.359ns 0.369ns 0.378ns 0.387ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.418 ns - Smallest " "Info: - Smallest clock skew is -7.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 8.931 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 8.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 19 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 19; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3200 -1136 -968 3216 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.244 ns) + CELL(0.370 ns) 4.618 ns HALT:inst26\|inst~head_lut 2 COMB LCCOMB_X31_Y11_N16 1 " "Info: 2: + IC(3.244 ns) + CELL(0.370 ns) = 4.618 ns; Loc. = LCCOMB_X31_Y11_N16; Fanout = 1; COMB Node = 'HALT:inst26\|inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { CLR HALT:inst26|inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.624 ns) 6.298 ns HALT:inst26\|inst1 3 COMB LCCOMB_X30_Y10_N26 10 " "Info: 3: + IC(1.056 ns) + CELL(0.624 ns) = 6.298 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { HALT:inst26|inst~head_lut HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 7.189 ns inst41 4 COMB LCCOMB_X30_Y10_N14 8 " "Info: 4: + IC(0.404 ns) + CELL(0.487 ns) = 7.189 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 8.931 ns register-8:IR\|register-4:inst1\|inst 5 REG LCFF_X29_Y9_N23 2 " "Info: 5: + IC(1.076 ns) + CELL(0.666 ns) = 8.931 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.151 ns ( 35.28 % ) " "Info: Total cell delay = 3.151 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.780 ns ( 64.72 % ) " "Info: Total interconnect delay = 5.780 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 16.349 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 16.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 19 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 19; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3200 -1136 -968 3216 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.244 ns) + CELL(0.370 ns) 4.618 ns HALT:inst26\|inst~head_lut 2 COMB LCCOMB_X31_Y11_N16 1 " "Info: 2: + IC(3.244 ns) + CELL(0.370 ns) = 4.618 ns; Loc. = LCCOMB_X31_Y11_N16; Fanout = 1; COMB Node = 'HALT:inst26\|inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { CLR HALT:inst26|inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.624 ns) 6.298 ns HALT:inst26\|inst1 3 COMB LCCOMB_X30_Y10_N26 10 " "Info: 3: + IC(1.056 ns) + CELL(0.624 ns) = 6.298 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { HALT:inst26|inst~head_lut HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 7.189 ns inst41 4 COMB LCCOMB_X30_Y10_N14 8 " "Info: 4: + IC(0.404 ns) + CELL(0.487 ns) = 7.189 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 9.235 ns register-8:IR\|register-4:inst1\|inst4 5 REG LCFF_X29_Y9_N25 17 " "Info: 5: + IC(1.076 ns) + CELL(0.970 ns) = 9.235 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 11.089 ns inst14~66 6 COMB LCCOMB_X30_Y10_N4 1 " "Info: 6: + IC(1.231 ns) + CELL(0.623 ns) = 11.089 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 11.820 ns inst14 7 COMB LCCOMB_X30_Y10_N6 1 " "Info: 7: + IC(0.361 ns) + CELL(0.370 ns) = 11.820 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 14.786 ns inst14~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.966 ns) + CELL(0.000 ns) = 14.786 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 16.349 ns register-8:R0\|register-4:inst1\|inst4 9 REG LCFF_X29_Y11_N25 4 " "Info: 9: + IC(0.897 ns) + CELL(0.666 ns) = 16.349 ns; Loc. = LCFF_X29_Y11_N25; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.114 ns ( 31.28 % ) " "Info: Total cell delay = 5.114 ns ( 31.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.235 ns ( 68.72 % ) " "Info: Total interconnect delay = 11.235 ns ( 68.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.349 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.349 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.349 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.349 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.237 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.237 ns" { register-8:R0|register-4:inst1|inst4 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 {} ALU-8:inst|74181:inst|47~245 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.463ns 0.359ns 0.369ns 0.378ns 0.387ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.349 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.349 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR18 register register-8:R0\|register-4:inst1\|inst4 register register-8:IR\|register-4:inst1\|inst 67.03 MHz 14.919 ns Internal " "Info: Clock \"uIR18\" has Internal fmax of 67.03 MHz between source register \"register-8:R0\|register-4:inst1\|inst4\" and destination register \"register-8:IR\|register-4:inst1\|inst\" (period= 14.919 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.237 ns + Longest register register " "Info: + Longest register to register delay is 7.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:R0\|register-4:inst1\|inst4 1 REG LCFF_X29_Y11_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y11_N25; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 0.833 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~89 2 COMB LCCOMB_X29_Y11_N10 1 " "Info: 2: + IC(0.463 ns) + CELL(0.370 ns) = 0.833 ns; Loc. = LCCOMB_X29_Y11_N10; Fanout = 1; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 1.398 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~90 3 COMB LCCOMB_X29_Y11_N12 2 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.398 ns; Loc. = LCCOMB_X29_Y11_N12; Fanout = 2; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst9~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 1.973 ns multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst9 4 COMB LCCOMB_X29_Y11_N22 2 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 1.973 ns; Loc. = LCCOMB_X29_Y11_N22; Fanout = 2; COMB Node = 'multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 272 664 728 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 2.557 ns ALU-8:inst\|74181:inst\|47~245 5 COMB LCCOMB_X29_Y11_N18 2 " "Info: 5: + IC(0.378 ns) + CELL(0.206 ns) = 2.557 ns; Loc. = LCCOMB_X29_Y11_N18; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst\|47~245'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.623 ns) 3.567 ns ALU-8:inst\|74181:inst\|75~52 6 COMB LCCOMB_X29_Y11_N20 3 " "Info: 6: + IC(0.387 ns) + CELL(0.623 ns) = 3.567 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 3; COMB Node = 'ALU-8:inst\|74181:inst\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.206 ns) 4.842 ns ALU-8:inst\|74181:inst\|74~41 7 COMB LCCOMB_X26_Y11_N12 1 " "Info: 7: + IC(1.069 ns) + CELL(0.206 ns) = 4.842 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|74~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 5.417 ns ALU-8:inst\|74181:inst\|77 8 COMB LCCOMB_X26_Y11_N14 10 " "Info: 8: + IC(0.369 ns) + CELL(0.206 ns) = 5.417 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.202 ns) 7.129 ns register-8:IR\|register-4:inst1\|inst~2 9 COMB LCCOMB_X29_Y9_N22 1 " "Info: 9: + IC(1.510 ns) + CELL(0.202 ns) = 7.129 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 1; COMB Node = 'register-8:IR\|register-4:inst1\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.237 ns register-8:IR\|register-4:inst1\|inst 10 REG LCFF_X29_Y9_N23 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 7.237 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.333 ns ( 32.24 % ) " "Info: Total cell delay = 2.333 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.904 ns ( 67.76 % ) " "Info: Total interconnect delay = 4.904 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.237 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.237 ns" { register-8:R0|register-4:inst1|inst4 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 {} ALU-8:inst|74181:inst|47~245 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.463ns 0.359ns 0.369ns 0.378ns 0.387ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.418 ns - Smallest " "Info: - Smallest clock skew is -7.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR18 destination 5.404 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR18\" to destination register is 5.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR18 1 CLK PIN_114 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 7; CLK Node = 'uIR18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR18 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2960 -992 -824 2976 "uIR18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.499 ns) 3.662 ns inst41 2 COMB LCCOMB_X30_Y10_N14 8 " "Info: 2: + IC(2.168 ns) + CELL(0.499 ns) = 3.662 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { uIR18 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 5.404 ns register-8:IR\|register-4:inst1\|inst 3 REG LCFF_X29_Y9_N23 2 " "Info: 3: + IC(1.076 ns) + CELL(0.666 ns) = 5.404 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.160 ns ( 39.97 % ) " "Info: Total cell delay = 2.160 ns ( 39.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.244 ns ( 60.03 % ) " "Info: Total interconnect delay = 3.244 ns ( 60.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { uIR18 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.404 ns" { uIR18 {} uIR18~combout {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 2.168ns 1.076ns } { 0.000ns 0.995ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR18 source 12.822 ns - Longest register " "Info: - Longest clock path from clock \"uIR18\" to source register is 12.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR18 1 CLK PIN_114 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 7; CLK Node = 'uIR18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR18 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2960 -992 -824 2976 "uIR18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.499 ns) 3.662 ns inst41 2 COMB LCCOMB_X30_Y10_N14 8 " "Info: 2: + IC(2.168 ns) + CELL(0.499 ns) = 3.662 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { uIR18 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 5.708 ns register-8:IR\|register-4:inst1\|inst4 3 REG LCFF_X29_Y9_N25 17 " "Info: 3: + IC(1.076 ns) + CELL(0.970 ns) = 5.708 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 7.562 ns inst14~66 4 COMB LCCOMB_X30_Y10_N4 1 " "Info: 4: + IC(1.231 ns) + CELL(0.623 ns) = 7.562 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 8.293 ns inst14 5 COMB LCCOMB_X30_Y10_N6 1 " "Info: 5: + IC(0.361 ns) + CELL(0.370 ns) = 8.293 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 11.259 ns inst14~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.966 ns) + CELL(0.000 ns) = 11.259 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 12.822 ns register-8:R0\|register-4:inst1\|inst4 7 REG LCFF_X29_Y11_N25 4 " "Info: 7: + IC(0.897 ns) + CELL(0.666 ns) = 12.822 ns; Loc. = LCFF_X29_Y11_N25; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.123 ns ( 32.16 % ) " "Info: Total cell delay = 4.123 ns ( 32.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.699 ns ( 67.84 % ) " "Info: Total interconnect delay = 8.699 ns ( 67.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.822 ns" { uIR18 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.822 ns" { uIR18 {} uIR18~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 2.168ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 0.995ns 0.499ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { uIR18 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.404 ns" { uIR18 {} uIR18~combout {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 2.168ns 1.076ns } { 0.000ns 0.995ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.822 ns" { uIR18 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.822 ns" { uIR18 {} uIR18~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 2.168ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 0.995ns 0.499ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.237 ns" { register-8:R0|register-4:inst1|inst4 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 ALU-8:inst|74181:inst|47~245 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.237 ns" { register-8:R0|register-4:inst1|inst4 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst9~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst9 {} ALU-8:inst|74181:inst|47~245 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.463ns 0.359ns 0.369ns 0.378ns 0.387ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { uIR18 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.404 ns" { uIR18 {} uIR18~combout {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 2.168ns 1.076ns } { 0.000ns 0.995ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.822 ns" { uIR18 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.822 ns" { uIR18 {} uIR18~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst4 {} } { 0.000ns 0.000ns 2.168ns 1.076ns 1.231ns 0.361ns 2.966ns 0.897ns } { 0.000ns 0.995ns 0.499ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR19 51 " "Warning: Circuit may not operate. Detected 51 non-operational path(s) clocked by clock \"uIR19\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8:IR\|register-4:inst1\|inst5 register-8:R0\|register-4:inst1\|inst5 uIR19 3.057 ns " "Info: Found hold time violation between source  pin or register \"register-8:IR\|register-4:inst1\|inst5\" and destination pin or register \"register-8:R0\|register-4:inst1\|inst5\" for clock \"uIR19\" (Hold time is 3.057 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.415 ns + Largest " "Info: + Largest clock skew is 7.415 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR19 destination 12.599 ns + Longest register " "Info: + Longest clock path from clock \"uIR19\" to destination register is 12.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR19 1 CLK PIN_115 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 7; CLK Node = 'uIR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR19 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2976 -992 -824 2992 "uIR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.241 ns) + CELL(0.206 ns) 3.442 ns inst41 2 COMB LCCOMB_X30_Y10_N14 8 " "Info: 2: + IC(2.241 ns) + CELL(0.206 ns) = 3.442 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { uIR19 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 5.488 ns register-8:IR\|register-4:inst1\|inst4 3 REG LCFF_X29_Y9_N25 17 " "Info: 3: + IC(1.076 ns) + CELL(0.970 ns) = 5.488 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 7.342 ns inst14~66 4 COMB LCCOMB_X30_Y10_N4 1 " "Info: 4: + IC(1.231 ns) + CELL(0.623 ns) = 7.342 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 8.073 ns inst14 5 COMB LCCOMB_X30_Y10_N6 1 " "Info: 5: + IC(0.361 ns) + CELL(0.370 ns) = 8.073 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 11.039 ns inst14~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.966 ns) + CELL(0.000 ns) = 11.039 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 12.599 ns register-8:R0\|register-4:inst1\|inst5 7 REG LCFF_X28_Y11_N1 4 " "Info: 7: + IC(0.894 ns) + CELL(0.666 ns) = 12.599 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.830 ns ( 30.40 % ) " "Info: Total cell delay = 3.830 ns ( 30.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.769 ns ( 69.60 % ) " "Info: Total interconnect delay = 8.769 ns ( 69.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.599 ns" { uIR19 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.599 ns" { uIR19 {} uIR19~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.241ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR19 source 5.184 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR19\" to source register is 5.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR19 1 CLK PIN_115 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 7; CLK Node = 'uIR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR19 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2976 -992 -824 2992 "uIR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.241 ns) + CELL(0.206 ns) 3.442 ns inst41 2 COMB LCCOMB_X30_Y10_N14 8 " "Info: 2: + IC(2.241 ns) + CELL(0.206 ns) = 3.442 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { uIR19 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 5.184 ns register-8:IR\|register-4:inst1\|inst5 3 REG LCFF_X29_Y9_N27 16 " "Info: 3: + IC(1.076 ns) + CELL(0.666 ns) = 5.184 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 16; REG Node = 'register-8:IR\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.867 ns ( 36.01 % ) " "Info: Total cell delay = 1.867 ns ( 36.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.317 ns ( 63.99 % ) " "Info: Total interconnect delay = 3.317 ns ( 63.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { uIR19 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.184 ns" { uIR19 {} uIR19~combout {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.241ns 1.076ns } { 0.000ns 0.995ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.599 ns" { uIR19 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.599 ns" { uIR19 {} uIR19~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.241ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { uIR19 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.184 ns" { uIR19 {} uIR19~combout {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.241ns 1.076ns } { 0.000ns 0.995ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.360 ns - Shortest register register " "Info: - Shortest register to register delay is 4.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:IR\|register-4:inst1\|inst5 1 REG LCFF_X29_Y9_N27 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 16; REG Node = 'register-8:IR\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.544 ns) 1.731 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst1~96 2 COMB LCCOMB_X28_Y11_N6 3 " "Info: 2: + IC(1.187 ns) + CELL(0.544 ns) = 1.731 ns; Loc. = LCCOMB_X28_Y11_N6; Fanout = 3; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst1~96'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 112 664 728 160 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 2.328 ns ALU-8:inst\|74181:inst\|46~266 3 COMB LCCOMB_X28_Y11_N24 1 " "Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 2.328 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|46~266'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 3.072 ns ALU-8:inst\|74181:inst\|46~267 4 COMB LCCOMB_X28_Y11_N18 2 " "Info: 4: + IC(0.374 ns) + CELL(0.370 ns) = 3.072 ns; Loc. = LCCOMB_X28_Y11_N18; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst\|46~267'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 3.649 ns ALU-8:inst\|74181:inst\|80~13 5 COMB LCCOMB_X28_Y11_N12 10 " "Info: 5: + IC(0.371 ns) + CELL(0.206 ns) = 3.649 ns; Loc. = LCCOMB_X28_Y11_N12; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|80~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.202 ns) 4.252 ns register-8:R0\|register-4:inst1\|inst5~2 6 COMB LCCOMB_X28_Y11_N0 1 " "Info: 6: + IC(0.401 ns) + CELL(0.202 ns) = 4.252 ns; Loc. = LCCOMB_X28_Y11_N0; Fanout = 1; COMB Node = 'register-8:R0\|register-4:inst1\|inst5~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.360 ns register-8:R0\|register-4:inst1\|inst5 7 REG LCFF_X28_Y11_N1 4 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.360 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 37.52 % ) " "Info: Total cell delay = 1.636 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.724 ns ( 62.48 % ) " "Info: Total interconnect delay = 2.724 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { register-8:IR|register-4:inst1|inst5 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 {} ALU-8:inst|74181:inst|46~266 {} ALU-8:inst|74181:inst|46~267 {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 1.187ns 0.391ns 0.374ns 0.371ns 0.401ns 0.000ns } { 0.000ns 0.544ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.599 ns" { uIR19 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.599 ns" { uIR19 {} uIR19~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.241ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 0.995ns 0.206ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { uIR19 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.184 ns" { uIR19 {} uIR19~combout {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.241ns 1.076ns } { 0.000ns 0.995ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { register-8:IR|register-4:inst1|inst5 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 {} ALU-8:inst|74181:inst|46~266 {} ALU-8:inst|74181:inst|46~267 {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 1.187ns 0.391ns 0.374ns 0.371ns 0.401ns 0.000ns } { 0.000ns 0.544ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR17 65 " "Warning: Circuit may not operate. Detected 65 non-operational path(s) clocked by clock \"uIR17\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8:IR\|register-4:inst1\|inst5 register-8:R0\|register-4:inst1\|inst5 uIR17 3.057 ns " "Info: Found hold time violation between source  pin or register \"register-8:IR\|register-4:inst1\|inst5\" and destination pin or register \"register-8:R0\|register-4:inst1\|inst5\" for clock \"uIR17\" (Hold time is 3.057 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.415 ns + Largest " "Info: + Largest clock skew is 7.415 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR17 destination 12.721 ns + Longest register " "Info: + Longest clock path from clock \"uIR17\" to destination register is 12.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR17 1 CLK PIN_113 9 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 9; CLK Node = 'uIR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR17 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2944 -992 -824 2960 "uIR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(0.370 ns) 3.564 ns inst41 2 COMB LCCOMB_X30_Y10_N14 8 " "Info: 2: + IC(2.209 ns) + CELL(0.370 ns) = 3.564 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { uIR17 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 5.610 ns register-8:IR\|register-4:inst1\|inst4 3 REG LCFF_X29_Y9_N25 17 " "Info: 3: + IC(1.076 ns) + CELL(0.970 ns) = 5.610 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 7.464 ns inst14~66 4 COMB LCCOMB_X30_Y10_N4 1 " "Info: 4: + IC(1.231 ns) + CELL(0.623 ns) = 7.464 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 8.195 ns inst14 5 COMB LCCOMB_X30_Y10_N6 1 " "Info: 5: + IC(0.361 ns) + CELL(0.370 ns) = 8.195 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 11.161 ns inst14~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.966 ns) + CELL(0.000 ns) = 11.161 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 12.721 ns register-8:R0\|register-4:inst1\|inst5 7 REG LCFF_X28_Y11_N1 4 " "Info: 7: + IC(0.894 ns) + CELL(0.666 ns) = 12.721 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.984 ns ( 31.32 % ) " "Info: Total cell delay = 3.984 ns ( 31.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.737 ns ( 68.68 % ) " "Info: Total interconnect delay = 8.737 ns ( 68.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.721 ns" { uIR17 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.721 ns" { uIR17 {} uIR17~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.209ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 0.985ns 0.370ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR17 source 5.306 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR17\" to source register is 5.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR17 1 CLK PIN_113 9 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 9; CLK Node = 'uIR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR17 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2944 -992 -824 2960 "uIR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(0.370 ns) 3.564 ns inst41 2 COMB LCCOMB_X30_Y10_N14 8 " "Info: 2: + IC(2.209 ns) + CELL(0.370 ns) = 3.564 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { uIR17 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 5.306 ns register-8:IR\|register-4:inst1\|inst5 3 REG LCFF_X29_Y9_N27 16 " "Info: 3: + IC(1.076 ns) + CELL(0.666 ns) = 5.306 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 16; REG Node = 'register-8:IR\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.021 ns ( 38.09 % ) " "Info: Total cell delay = 2.021 ns ( 38.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.285 ns ( 61.91 % ) " "Info: Total interconnect delay = 3.285 ns ( 61.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.306 ns" { uIR17 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.306 ns" { uIR17 {} uIR17~combout {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.209ns 1.076ns } { 0.000ns 0.985ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.721 ns" { uIR17 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.721 ns" { uIR17 {} uIR17~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.209ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 0.985ns 0.370ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.306 ns" { uIR17 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.306 ns" { uIR17 {} uIR17~combout {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.209ns 1.076ns } { 0.000ns 0.985ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.360 ns - Shortest register register " "Info: - Shortest register to register delay is 4.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:IR\|register-4:inst1\|inst5 1 REG LCFF_X29_Y9_N27 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 16; REG Node = 'register-8:IR\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.544 ns) 1.731 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst1~96 2 COMB LCCOMB_X28_Y11_N6 3 " "Info: 2: + IC(1.187 ns) + CELL(0.544 ns) = 1.731 ns; Loc. = LCCOMB_X28_Y11_N6; Fanout = 3; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst1~96'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 112 664 728 160 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 2.328 ns ALU-8:inst\|74181:inst\|46~266 3 COMB LCCOMB_X28_Y11_N24 1 " "Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 2.328 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|46~266'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 3.072 ns ALU-8:inst\|74181:inst\|46~267 4 COMB LCCOMB_X28_Y11_N18 2 " "Info: 4: + IC(0.374 ns) + CELL(0.370 ns) = 3.072 ns; Loc. = LCCOMB_X28_Y11_N18; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst\|46~267'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 3.649 ns ALU-8:inst\|74181:inst\|80~13 5 COMB LCCOMB_X28_Y11_N12 10 " "Info: 5: + IC(0.371 ns) + CELL(0.206 ns) = 3.649 ns; Loc. = LCCOMB_X28_Y11_N12; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|80~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.202 ns) 4.252 ns register-8:R0\|register-4:inst1\|inst5~2 6 COMB LCCOMB_X28_Y11_N0 1 " "Info: 6: + IC(0.401 ns) + CELL(0.202 ns) = 4.252 ns; Loc. = LCCOMB_X28_Y11_N0; Fanout = 1; COMB Node = 'register-8:R0\|register-4:inst1\|inst5~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.360 ns register-8:R0\|register-4:inst1\|inst5 7 REG LCFF_X28_Y11_N1 4 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.360 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 37.52 % ) " "Info: Total cell delay = 1.636 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.724 ns ( 62.48 % ) " "Info: Total interconnect delay = 2.724 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { register-8:IR|register-4:inst1|inst5 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 {} ALU-8:inst|74181:inst|46~266 {} ALU-8:inst|74181:inst|46~267 {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 1.187ns 0.391ns 0.374ns 0.371ns 0.401ns 0.000ns } { 0.000ns 0.544ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.721 ns" { uIR17 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.721 ns" { uIR17 {} uIR17~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.209ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 0.985ns 0.370ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.306 ns" { uIR17 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.306 ns" { uIR17 {} uIR17~combout {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.209ns 1.076ns } { 0.000ns 0.985ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { register-8:IR|register-4:inst1|inst5 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 {} ALU-8:inst|74181:inst|46~266 {} ALU-8:inst|74181:inst|46~267 {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 1.187ns 0.391ns 0.374ns 0.371ns 0.401ns 0.000ns } { 0.000ns 0.544ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MAICHONG 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"MAICHONG\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8:IR\|register-4:inst1\|inst5 register-8:R0\|register-4:inst1\|inst5 MAICHONG 3.057 ns " "Info: Found hold time violation between source  pin or register \"register-8:IR\|register-4:inst1\|inst5\" and destination pin or register \"register-8:R0\|register-4:inst1\|inst5\" for clock \"MAICHONG\" (Hold time is 3.057 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.415 ns + Largest " "Info: + Largest clock skew is 7.415 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MAICHONG destination 12.510 ns + Longest register " "Info: + Longest clock path from clock \"MAICHONG\" to destination register is 12.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns MAICHONG 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'MAICHONG'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAICHONG } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3184 -1136 -968 3200 "MAICHONG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.370 ns) 2.462 ns HALT:inst26\|inst1 2 COMB LCCOMB_X30_Y10_N26 10 " "Info: 2: + IC(0.942 ns) + CELL(0.370 ns) = 2.462 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { MAICHONG HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 3.353 ns inst41 3 COMB LCCOMB_X30_Y10_N14 8 " "Info: 3: + IC(0.404 ns) + CELL(0.487 ns) = 3.353 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 5.399 ns register-8:IR\|register-4:inst1\|inst4 4 REG LCFF_X29_Y9_N25 17 " "Info: 4: + IC(1.076 ns) + CELL(0.970 ns) = 5.399 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 7.253 ns inst14~66 5 COMB LCCOMB_X30_Y10_N4 1 " "Info: 5: + IC(1.231 ns) + CELL(0.623 ns) = 7.253 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 7.984 ns inst14 6 COMB LCCOMB_X30_Y10_N6 1 " "Info: 6: + IC(0.361 ns) + CELL(0.370 ns) = 7.984 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 10.950 ns inst14~clkctrl 7 COMB CLKCTRL_G0 8 " "Info: 7: + IC(2.966 ns) + CELL(0.000 ns) = 10.950 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 12.510 ns register-8:R0\|register-4:inst1\|inst5 8 REG LCFF_X28_Y11_N1 4 " "Info: 8: + IC(0.894 ns) + CELL(0.666 ns) = 12.510 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.636 ns ( 37.06 % ) " "Info: Total cell delay = 4.636 ns ( 37.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.874 ns ( 62.94 % ) " "Info: Total interconnect delay = 7.874 ns ( 62.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.510 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.510 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MAICHONG source 5.095 ns - Shortest register " "Info: - Shortest clock path from clock \"MAICHONG\" to source register is 5.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns MAICHONG 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'MAICHONG'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAICHONG } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3184 -1136 -968 3200 "MAICHONG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.370 ns) 2.462 ns HALT:inst26\|inst1 2 COMB LCCOMB_X30_Y10_N26 10 " "Info: 2: + IC(0.942 ns) + CELL(0.370 ns) = 2.462 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { MAICHONG HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 3.353 ns inst41 3 COMB LCCOMB_X30_Y10_N14 8 " "Info: 3: + IC(0.404 ns) + CELL(0.487 ns) = 3.353 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 5.095 ns register-8:IR\|register-4:inst1\|inst5 4 REG LCFF_X29_Y9_N27 16 " "Info: 4: + IC(1.076 ns) + CELL(0.666 ns) = 5.095 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 16; REG Node = 'register-8:IR\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.673 ns ( 52.46 % ) " "Info: Total cell delay = 2.673 ns ( 52.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.422 ns ( 47.54 % ) " "Info: Total interconnect delay = 2.422 ns ( 47.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.095 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.510 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.510 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.095 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.360 ns - Shortest register register " "Info: - Shortest register to register delay is 4.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:IR\|register-4:inst1\|inst5 1 REG LCFF_X29_Y9_N27 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 16; REG Node = 'register-8:IR\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.544 ns) 1.731 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst1~96 2 COMB LCCOMB_X28_Y11_N6 3 " "Info: 2: + IC(1.187 ns) + CELL(0.544 ns) = 1.731 ns; Loc. = LCCOMB_X28_Y11_N6; Fanout = 3; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst1~96'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 112 664 728 160 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 2.328 ns ALU-8:inst\|74181:inst\|46~266 3 COMB LCCOMB_X28_Y11_N24 1 " "Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 2.328 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|46~266'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 3.072 ns ALU-8:inst\|74181:inst\|46~267 4 COMB LCCOMB_X28_Y11_N18 2 " "Info: 4: + IC(0.374 ns) + CELL(0.370 ns) = 3.072 ns; Loc. = LCCOMB_X28_Y11_N18; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst\|46~267'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 3.649 ns ALU-8:inst\|74181:inst\|80~13 5 COMB LCCOMB_X28_Y11_N12 10 " "Info: 5: + IC(0.371 ns) + CELL(0.206 ns) = 3.649 ns; Loc. = LCCOMB_X28_Y11_N12; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|80~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.202 ns) 4.252 ns register-8:R0\|register-4:inst1\|inst5~2 6 COMB LCCOMB_X28_Y11_N0 1 " "Info: 6: + IC(0.401 ns) + CELL(0.202 ns) = 4.252 ns; Loc. = LCCOMB_X28_Y11_N0; Fanout = 1; COMB Node = 'register-8:R0\|register-4:inst1\|inst5~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.360 ns register-8:R0\|register-4:inst1\|inst5 7 REG LCFF_X28_Y11_N1 4 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.360 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 37.52 % ) " "Info: Total cell delay = 1.636 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.724 ns ( 62.48 % ) " "Info: Total interconnect delay = 2.724 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { register-8:IR|register-4:inst1|inst5 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 {} ALU-8:inst|74181:inst|46~266 {} ALU-8:inst|74181:inst|46~267 {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 1.187ns 0.391ns 0.374ns 0.371ns 0.401ns 0.000ns } { 0.000ns 0.544ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.510 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.510 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.095 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { register-8:IR|register-4:inst1|inst5 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 {} ALU-8:inst|74181:inst|46~266 {} ALU-8:inst|74181:inst|46~267 {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 1.187ns 0.391ns 0.374ns 0.371ns 0.401ns 0.000ns } { 0.000ns 0.544ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8:IR\|register-4:inst1\|inst5 register-8:R0\|register-4:inst1\|inst5 CP 3.057 ns " "Info: Found hold time violation between source  pin or register \"register-8:IR\|register-4:inst1\|inst5\" and destination pin or register \"register-8:R0\|register-4:inst1\|inst5\" for clock \"CP\" (Hold time is 3.057 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.415 ns + Largest " "Info: + Largest clock skew is 7.415 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 14.418 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 14.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3232 -1136 -968 3248 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.206 ns) 2.690 ns HALT:inst26\|inst~head_lut 2 COMB LCCOMB_X31_Y11_N16 1 " "Info: 2: + IC(1.334 ns) + CELL(0.206 ns) = 2.690 ns; Loc. = LCCOMB_X31_Y11_N16; Fanout = 1; COMB Node = 'HALT:inst26\|inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { CP HALT:inst26|inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.624 ns) 4.370 ns HALT:inst26\|inst1 3 COMB LCCOMB_X30_Y10_N26 10 " "Info: 3: + IC(1.056 ns) + CELL(0.624 ns) = 4.370 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { HALT:inst26|inst~head_lut HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 5.261 ns inst41 4 COMB LCCOMB_X30_Y10_N14 8 " "Info: 4: + IC(0.404 ns) + CELL(0.487 ns) = 5.261 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 7.307 ns register-8:IR\|register-4:inst1\|inst4 5 REG LCFF_X29_Y9_N25 17 " "Info: 5: + IC(1.076 ns) + CELL(0.970 ns) = 7.307 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 9.161 ns inst14~66 6 COMB LCCOMB_X30_Y10_N4 1 " "Info: 6: + IC(1.231 ns) + CELL(0.623 ns) = 9.161 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 9.892 ns inst14 7 COMB LCCOMB_X30_Y10_N6 1 " "Info: 7: + IC(0.361 ns) + CELL(0.370 ns) = 9.892 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 12.858 ns inst14~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.966 ns) + CELL(0.000 ns) = 12.858 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 14.418 ns register-8:R0\|register-4:inst1\|inst5 9 REG LCFF_X28_Y11_N1 4 " "Info: 9: + IC(0.894 ns) + CELL(0.666 ns) = 14.418 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.096 ns ( 35.34 % ) " "Info: Total cell delay = 5.096 ns ( 35.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.322 ns ( 64.66 % ) " "Info: Total interconnect delay = 9.322 ns ( 64.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.418 ns" { CP HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.418 ns" { CP {} CP~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 1.334ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.003 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 7.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3232 -1136 -968 3248 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.206 ns) 2.690 ns HALT:inst26\|inst~head_lut 2 COMB LCCOMB_X31_Y11_N16 1 " "Info: 2: + IC(1.334 ns) + CELL(0.206 ns) = 2.690 ns; Loc. = LCCOMB_X31_Y11_N16; Fanout = 1; COMB Node = 'HALT:inst26\|inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { CP HALT:inst26|inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.624 ns) 4.370 ns HALT:inst26\|inst1 3 COMB LCCOMB_X30_Y10_N26 10 " "Info: 3: + IC(1.056 ns) + CELL(0.624 ns) = 4.370 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { HALT:inst26|inst~head_lut HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 5.261 ns inst41 4 COMB LCCOMB_X30_Y10_N14 8 " "Info: 4: + IC(0.404 ns) + CELL(0.487 ns) = 5.261 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 7.003 ns register-8:IR\|register-4:inst1\|inst5 5 REG LCFF_X29_Y9_N27 16 " "Info: 5: + IC(1.076 ns) + CELL(0.666 ns) = 7.003 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 16; REG Node = 'register-8:IR\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.133 ns ( 44.74 % ) " "Info: Total cell delay = 3.133 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.870 ns ( 55.26 % ) " "Info: Total interconnect delay = 3.870 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { CP HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.003 ns" { CP {} CP~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 1.334ns 1.056ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.487ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.418 ns" { CP HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.418 ns" { CP {} CP~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 1.334ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { CP HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.003 ns" { CP {} CP~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 1.334ns 1.056ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.487ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.360 ns - Shortest register register " "Info: - Shortest register to register delay is 4.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:IR\|register-4:inst1\|inst5 1 REG LCFF_X29_Y9_N27 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 16; REG Node = 'register-8:IR\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.544 ns) 1.731 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst1~96 2 COMB LCCOMB_X28_Y11_N6 3 " "Info: 2: + IC(1.187 ns) + CELL(0.544 ns) = 1.731 ns; Loc. = LCCOMB_X28_Y11_N6; Fanout = 3; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst1~96'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 112 664 728 160 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 2.328 ns ALU-8:inst\|74181:inst\|46~266 3 COMB LCCOMB_X28_Y11_N24 1 " "Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 2.328 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|46~266'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 3.072 ns ALU-8:inst\|74181:inst\|46~267 4 COMB LCCOMB_X28_Y11_N18 2 " "Info: 4: + IC(0.374 ns) + CELL(0.370 ns) = 3.072 ns; Loc. = LCCOMB_X28_Y11_N18; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst\|46~267'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 3.649 ns ALU-8:inst\|74181:inst\|80~13 5 COMB LCCOMB_X28_Y11_N12 10 " "Info: 5: + IC(0.371 ns) + CELL(0.206 ns) = 3.649 ns; Loc. = LCCOMB_X28_Y11_N12; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|80~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.202 ns) 4.252 ns register-8:R0\|register-4:inst1\|inst5~2 6 COMB LCCOMB_X28_Y11_N0 1 " "Info: 6: + IC(0.401 ns) + CELL(0.202 ns) = 4.252 ns; Loc. = LCCOMB_X28_Y11_N0; Fanout = 1; COMB Node = 'register-8:R0\|register-4:inst1\|inst5~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.360 ns register-8:R0\|register-4:inst1\|inst5 7 REG LCFF_X28_Y11_N1 4 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.360 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 37.52 % ) " "Info: Total cell delay = 1.636 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.724 ns ( 62.48 % ) " "Info: Total interconnect delay = 2.724 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { register-8:IR|register-4:inst1|inst5 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 {} ALU-8:inst|74181:inst|46~266 {} ALU-8:inst|74181:inst|46~267 {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 1.187ns 0.391ns 0.374ns 0.371ns 0.401ns 0.000ns } { 0.000ns 0.544ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.418 ns" { CP HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.418 ns" { CP {} CP~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 1.334ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { CP HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.003 ns" { CP {} CP~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 1.334ns 1.056ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.487ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { register-8:IR|register-4:inst1|inst5 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 {} ALU-8:inst|74181:inst|46~266 {} ALU-8:inst|74181:inst|46~267 {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 1.187ns 0.391ns 0.374ns 0.371ns 0.401ns 0.000ns } { 0.000ns 0.544ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8:IR\|register-4:inst1\|inst5 register-8:R0\|register-4:inst1\|inst5 CLR 3.057 ns " "Info: Found hold time violation between source  pin or register \"register-8:IR\|register-4:inst1\|inst5\" and destination pin or register \"register-8:R0\|register-4:inst1\|inst5\" for clock \"CLR\" (Hold time is 3.057 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.415 ns + Largest " "Info: + Largest clock skew is 7.415 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 16.346 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 16.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 19 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 19; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3200 -1136 -968 3216 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.244 ns) + CELL(0.370 ns) 4.618 ns HALT:inst26\|inst~head_lut 2 COMB LCCOMB_X31_Y11_N16 1 " "Info: 2: + IC(3.244 ns) + CELL(0.370 ns) = 4.618 ns; Loc. = LCCOMB_X31_Y11_N16; Fanout = 1; COMB Node = 'HALT:inst26\|inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { CLR HALT:inst26|inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.624 ns) 6.298 ns HALT:inst26\|inst1 3 COMB LCCOMB_X30_Y10_N26 10 " "Info: 3: + IC(1.056 ns) + CELL(0.624 ns) = 6.298 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { HALT:inst26|inst~head_lut HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 7.189 ns inst41 4 COMB LCCOMB_X30_Y10_N14 8 " "Info: 4: + IC(0.404 ns) + CELL(0.487 ns) = 7.189 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 9.235 ns register-8:IR\|register-4:inst1\|inst4 5 REG LCFF_X29_Y9_N25 17 " "Info: 5: + IC(1.076 ns) + CELL(0.970 ns) = 9.235 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 11.089 ns inst14~66 6 COMB LCCOMB_X30_Y10_N4 1 " "Info: 6: + IC(1.231 ns) + CELL(0.623 ns) = 11.089 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 11.820 ns inst14 7 COMB LCCOMB_X30_Y10_N6 1 " "Info: 7: + IC(0.361 ns) + CELL(0.370 ns) = 11.820 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 14.786 ns inst14~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.966 ns) + CELL(0.000 ns) = 14.786 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 16.346 ns register-8:R0\|register-4:inst1\|inst5 9 REG LCFF_X28_Y11_N1 4 " "Info: 9: + IC(0.894 ns) + CELL(0.666 ns) = 16.346 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.114 ns ( 31.29 % ) " "Info: Total cell delay = 5.114 ns ( 31.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.232 ns ( 68.71 % ) " "Info: Total interconnect delay = 11.232 ns ( 68.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.346 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.346 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 8.931 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 8.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 19 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 19; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3200 -1136 -968 3216 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.244 ns) + CELL(0.370 ns) 4.618 ns HALT:inst26\|inst~head_lut 2 COMB LCCOMB_X31_Y11_N16 1 " "Info: 2: + IC(3.244 ns) + CELL(0.370 ns) = 4.618 ns; Loc. = LCCOMB_X31_Y11_N16; Fanout = 1; COMB Node = 'HALT:inst26\|inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { CLR HALT:inst26|inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.624 ns) 6.298 ns HALT:inst26\|inst1 3 COMB LCCOMB_X30_Y10_N26 10 " "Info: 3: + IC(1.056 ns) + CELL(0.624 ns) = 6.298 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { HALT:inst26|inst~head_lut HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 7.189 ns inst41 4 COMB LCCOMB_X30_Y10_N14 8 " "Info: 4: + IC(0.404 ns) + CELL(0.487 ns) = 7.189 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 8.931 ns register-8:IR\|register-4:inst1\|inst5 5 REG LCFF_X29_Y9_N27 16 " "Info: 5: + IC(1.076 ns) + CELL(0.666 ns) = 8.931 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 16; REG Node = 'register-8:IR\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.151 ns ( 35.28 % ) " "Info: Total cell delay = 3.151 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.780 ns ( 64.72 % ) " "Info: Total interconnect delay = 5.780 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.346 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.346 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.360 ns - Shortest register register " "Info: - Shortest register to register delay is 4.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:IR\|register-4:inst1\|inst5 1 REG LCFF_X29_Y9_N27 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 16; REG Node = 'register-8:IR\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.544 ns) 1.731 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst1~96 2 COMB LCCOMB_X28_Y11_N6 3 " "Info: 2: + IC(1.187 ns) + CELL(0.544 ns) = 1.731 ns; Loc. = LCCOMB_X28_Y11_N6; Fanout = 3; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst1~96'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 112 664 728 160 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 2.328 ns ALU-8:inst\|74181:inst\|46~266 3 COMB LCCOMB_X28_Y11_N24 1 " "Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 2.328 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|46~266'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 3.072 ns ALU-8:inst\|74181:inst\|46~267 4 COMB LCCOMB_X28_Y11_N18 2 " "Info: 4: + IC(0.374 ns) + CELL(0.370 ns) = 3.072 ns; Loc. = LCCOMB_X28_Y11_N18; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst\|46~267'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 3.649 ns ALU-8:inst\|74181:inst\|80~13 5 COMB LCCOMB_X28_Y11_N12 10 " "Info: 5: + IC(0.371 ns) + CELL(0.206 ns) = 3.649 ns; Loc. = LCCOMB_X28_Y11_N12; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|80~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.202 ns) 4.252 ns register-8:R0\|register-4:inst1\|inst5~2 6 COMB LCCOMB_X28_Y11_N0 1 " "Info: 6: + IC(0.401 ns) + CELL(0.202 ns) = 4.252 ns; Loc. = LCCOMB_X28_Y11_N0; Fanout = 1; COMB Node = 'register-8:R0\|register-4:inst1\|inst5~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.360 ns register-8:R0\|register-4:inst1\|inst5 7 REG LCFF_X28_Y11_N1 4 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.360 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 37.52 % ) " "Info: Total cell delay = 1.636 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.724 ns ( 62.48 % ) " "Info: Total interconnect delay = 2.724 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { register-8:IR|register-4:inst1|inst5 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 {} ALU-8:inst|74181:inst|46~266 {} ALU-8:inst|74181:inst|46~267 {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 1.187ns 0.391ns 0.374ns 0.371ns 0.401ns 0.000ns } { 0.000ns 0.544ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.346 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.346 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { register-8:IR|register-4:inst1|inst5 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 {} ALU-8:inst|74181:inst|46~266 {} ALU-8:inst|74181:inst|46~267 {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 1.187ns 0.391ns 0.374ns 0.371ns 0.401ns 0.000ns } { 0.000ns 0.544ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR18 49 " "Warning: Circuit may not operate. Detected 49 non-operational path(s) clocked by clock \"uIR18\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8:IR\|register-4:inst1\|inst5 register-8:R0\|register-4:inst1\|inst5 uIR18 3.057 ns " "Info: Found hold time violation between source  pin or register \"register-8:IR\|register-4:inst1\|inst5\" and destination pin or register \"register-8:R0\|register-4:inst1\|inst5\" for clock \"uIR18\" (Hold time is 3.057 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.415 ns + Largest " "Info: + Largest clock skew is 7.415 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR18 destination 12.819 ns + Longest register " "Info: + Longest clock path from clock \"uIR18\" to destination register is 12.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR18 1 CLK PIN_114 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 7; CLK Node = 'uIR18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR18 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2960 -992 -824 2976 "uIR18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.499 ns) 3.662 ns inst41 2 COMB LCCOMB_X30_Y10_N14 8 " "Info: 2: + IC(2.168 ns) + CELL(0.499 ns) = 3.662 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { uIR18 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 5.708 ns register-8:IR\|register-4:inst1\|inst4 3 REG LCFF_X29_Y9_N25 17 " "Info: 3: + IC(1.076 ns) + CELL(0.970 ns) = 5.708 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 7.562 ns inst14~66 4 COMB LCCOMB_X30_Y10_N4 1 " "Info: 4: + IC(1.231 ns) + CELL(0.623 ns) = 7.562 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 8.293 ns inst14 5 COMB LCCOMB_X30_Y10_N6 1 " "Info: 5: + IC(0.361 ns) + CELL(0.370 ns) = 8.293 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 11.259 ns inst14~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.966 ns) + CELL(0.000 ns) = 11.259 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 12.819 ns register-8:R0\|register-4:inst1\|inst5 7 REG LCFF_X28_Y11_N1 4 " "Info: 7: + IC(0.894 ns) + CELL(0.666 ns) = 12.819 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.123 ns ( 32.16 % ) " "Info: Total cell delay = 4.123 ns ( 32.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.696 ns ( 67.84 % ) " "Info: Total interconnect delay = 8.696 ns ( 67.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.819 ns" { uIR18 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.819 ns" { uIR18 {} uIR18~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.168ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 0.995ns 0.499ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR18 source 5.404 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR18\" to source register is 5.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR18 1 CLK PIN_114 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 7; CLK Node = 'uIR18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR18 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 2960 -992 -824 2976 "uIR18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.499 ns) 3.662 ns inst41 2 COMB LCCOMB_X30_Y10_N14 8 " "Info: 2: + IC(2.168 ns) + CELL(0.499 ns) = 3.662 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { uIR18 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 5.404 ns register-8:IR\|register-4:inst1\|inst5 3 REG LCFF_X29_Y9_N27 16 " "Info: 3: + IC(1.076 ns) + CELL(0.666 ns) = 5.404 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 16; REG Node = 'register-8:IR\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.160 ns ( 39.97 % ) " "Info: Total cell delay = 2.160 ns ( 39.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.244 ns ( 60.03 % ) " "Info: Total interconnect delay = 3.244 ns ( 60.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { uIR18 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.404 ns" { uIR18 {} uIR18~combout {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.168ns 1.076ns } { 0.000ns 0.995ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.819 ns" { uIR18 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.819 ns" { uIR18 {} uIR18~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.168ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 0.995ns 0.499ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { uIR18 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.404 ns" { uIR18 {} uIR18~combout {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.168ns 1.076ns } { 0.000ns 0.995ns 0.499ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.360 ns - Shortest register register " "Info: - Shortest register to register delay is 4.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:IR\|register-4:inst1\|inst5 1 REG LCFF_X29_Y9_N27 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N27; Fanout = 16; REG Node = 'register-8:IR\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.544 ns) 1.731 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst1~96 2 COMB LCCOMB_X28_Y11_N6 3 " "Info: 2: + IC(1.187 ns) + CELL(0.544 ns) = 1.731 ns; Loc. = LCCOMB_X28_Y11_N6; Fanout = 3; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst1~96'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 112 664 728 160 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 2.328 ns ALU-8:inst\|74181:inst\|46~266 3 COMB LCCOMB_X28_Y11_N24 1 " "Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 2.328 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|46~266'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 3.072 ns ALU-8:inst\|74181:inst\|46~267 4 COMB LCCOMB_X28_Y11_N18 2 " "Info: 4: + IC(0.374 ns) + CELL(0.370 ns) = 3.072 ns; Loc. = LCCOMB_X28_Y11_N18; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst\|46~267'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 3.649 ns ALU-8:inst\|74181:inst\|80~13 5 COMB LCCOMB_X28_Y11_N12 10 " "Info: 5: + IC(0.371 ns) + CELL(0.206 ns) = 3.649 ns; Loc. = LCCOMB_X28_Y11_N12; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|80~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.202 ns) 4.252 ns register-8:R0\|register-4:inst1\|inst5~2 6 COMB LCCOMB_X28_Y11_N0 1 " "Info: 6: + IC(0.401 ns) + CELL(0.202 ns) = 4.252 ns; Loc. = LCCOMB_X28_Y11_N0; Fanout = 1; COMB Node = 'register-8:R0\|register-4:inst1\|inst5~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.360 ns register-8:R0\|register-4:inst1\|inst5 7 REG LCFF_X28_Y11_N1 4 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.360 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 37.52 % ) " "Info: Total cell delay = 1.636 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.724 ns ( 62.48 % ) " "Info: Total interconnect delay = 2.724 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { register-8:IR|register-4:inst1|inst5 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 {} ALU-8:inst|74181:inst|46~266 {} ALU-8:inst|74181:inst|46~267 {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 1.187ns 0.391ns 0.374ns 0.371ns 0.401ns 0.000ns } { 0.000ns 0.544ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.819 ns" { uIR18 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.819 ns" { uIR18 {} uIR18~combout {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.168ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 0.995ns 0.499ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { uIR18 inst41 register-8:IR|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.404 ns" { uIR18 {} uIR18~combout {} inst41 {} register-8:IR|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 2.168ns 1.076ns } { 0.000ns 0.995ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { register-8:IR|register-4:inst1|inst5 multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 ALU-8:inst|74181:inst|46~266 ALU-8:inst|74181:inst|46~267 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { register-8:IR|register-4:inst1|inst5 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst1~96 {} ALU-8:inst|74181:inst|46~266 {} ALU-8:inst|74181:inst|46~267 {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 1.187ns 0.391ns 0.374ns 0.371ns 0.401ns 0.000ns } { 0.000ns 0.544ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8:IR\|register-4:inst1\|inst uIR21 MAICHONG 11.832 ns register " "Info: tsu for register \"register-8:IR\|register-4:inst1\|inst\" (data pin = \"uIR21\", clock pin = \"MAICHONG\") is 11.832 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.967 ns + Longest pin register " "Info: + Longest pin to register delay is 16.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 16 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 16; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 1744 1552 1720 1760 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.664 ns) + CELL(0.623 ns) 9.282 ns ALU-8:inst\|74181:inst\|43~128 2 COMB LCCOMB_X30_Y12_N8 1 " "Info: 2: + IC(7.664 ns) + CELL(0.623 ns) = 9.282 ns; Loc. = LCCOMB_X30_Y12_N8; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|43~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.287 ns" { uIR21 ALU-8:inst|74181:inst|43~128 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.624 ns) 11.363 ns ALU-8:inst\|74181:inst\|43~129 3 COMB LCCOMB_X28_Y11_N2 1 " "Info: 3: + IC(1.457 ns) + CELL(0.624 ns) = 11.363 ns; Loc. = LCCOMB_X28_Y11_N2; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|43~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { ALU-8:inst|74181:inst|43~128 ALU-8:inst|74181:inst|43~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 11.937 ns ALU-8:inst\|74181:inst\|43~130 4 COMB LCCOMB_X28_Y11_N20 3 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 11.937 ns; Loc. = LCCOMB_X28_Y11_N20; Fanout = 3; COMB Node = 'ALU-8:inst\|74181:inst\|43~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU-8:inst|74181:inst|43~129 ALU-8:inst|74181:inst|43~130 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.647 ns) 13.297 ns ALU-8:inst\|74181:inst\|75~52 5 COMB LCCOMB_X29_Y11_N20 3 " "Info: 5: + IC(0.713 ns) + CELL(0.647 ns) = 13.297 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 3; COMB Node = 'ALU-8:inst\|74181:inst\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { ALU-8:inst|74181:inst|43~130 ALU-8:inst|74181:inst|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.206 ns) 14.572 ns ALU-8:inst\|74181:inst\|74~41 6 COMB LCCOMB_X26_Y11_N12 1 " "Info: 6: + IC(1.069 ns) + CELL(0.206 ns) = 14.572 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|74~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 15.147 ns ALU-8:inst\|74181:inst\|77 7 COMB LCCOMB_X26_Y11_N14 10 " "Info: 7: + IC(0.369 ns) + CELL(0.206 ns) = 15.147 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.202 ns) 16.859 ns register-8:IR\|register-4:inst1\|inst~2 8 COMB LCCOMB_X29_Y9_N22 1 " "Info: 8: + IC(1.510 ns) + CELL(0.202 ns) = 16.859 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 1; COMB Node = 'register-8:IR\|register-4:inst1\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.967 ns register-8:IR\|register-4:inst1\|inst 9 REG LCFF_X29_Y9_N23 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 16.967 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.817 ns ( 22.50 % ) " "Info: Total cell delay = 3.817 ns ( 22.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.150 ns ( 77.50 % ) " "Info: Total interconnect delay = 13.150 ns ( 77.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.967 ns" { uIR21 ALU-8:inst|74181:inst|43~128 ALU-8:inst|74181:inst|43~129 ALU-8:inst|74181:inst|43~130 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.967 ns" { uIR21 {} uIR21~combout {} ALU-8:inst|74181:inst|43~128 {} ALU-8:inst|74181:inst|43~129 {} ALU-8:inst|74181:inst|43~130 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 7.664ns 1.457ns 0.368ns 0.713ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.995ns 0.623ns 0.624ns 0.206ns 0.647ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MAICHONG destination 5.095 ns - Shortest register " "Info: - Shortest clock path from clock \"MAICHONG\" to destination register is 5.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns MAICHONG 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'MAICHONG'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAICHONG } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3184 -1136 -968 3200 "MAICHONG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.370 ns) 2.462 ns HALT:inst26\|inst1 2 COMB LCCOMB_X30_Y10_N26 10 " "Info: 2: + IC(0.942 ns) + CELL(0.370 ns) = 2.462 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { MAICHONG HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 3.353 ns inst41 3 COMB LCCOMB_X30_Y10_N14 8 " "Info: 3: + IC(0.404 ns) + CELL(0.487 ns) = 3.353 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 5.095 ns register-8:IR\|register-4:inst1\|inst 4 REG LCFF_X29_Y9_N23 2 " "Info: 4: + IC(1.076 ns) + CELL(0.666 ns) = 5.095 ns; Loc. = LCFF_X29_Y9_N23; Fanout = 2; REG Node = 'register-8:IR\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.673 ns ( 52.46 % ) " "Info: Total cell delay = 2.673 ns ( 52.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.422 ns ( 47.54 % ) " "Info: Total interconnect delay = 2.422 ns ( 47.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.095 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.967 ns" { uIR21 ALU-8:inst|74181:inst|43~128 ALU-8:inst|74181:inst|43~129 ALU-8:inst|74181:inst|43~130 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74181:inst|74~41 ALU-8:inst|74181:inst|77 register-8:IR|register-4:inst1|inst~2 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.967 ns" { uIR21 {} uIR21~combout {} ALU-8:inst|74181:inst|43~128 {} ALU-8:inst|74181:inst|43~129 {} ALU-8:inst|74181:inst|43~130 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74181:inst|74~41 {} ALU-8:inst|74181:inst|77 {} register-8:IR|register-4:inst1|inst~2 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 7.664ns 1.457ns 0.368ns 0.713ns 1.069ns 0.369ns 1.510ns 0.000ns } { 0.000ns 0.995ns 0.623ns 0.624ns 0.206ns 0.647ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { MAICHONG HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.095 ns" { MAICHONG {} MAICHONG~combout {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst {} } { 0.000ns 0.000ns 0.942ns 0.404ns 1.076ns } { 0.000ns 1.150ns 0.370ns 0.487ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR bus7 register-8:R0\|register-4:inst1\|inst 28.805 ns register " "Info: tco from clock \"CLR\" to destination pin \"bus7\" through register \"register-8:R0\|register-4:inst1\|inst\" is 28.805 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 16.342 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 16.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 19 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 19; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3200 -1136 -968 3216 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.244 ns) + CELL(0.370 ns) 4.618 ns HALT:inst26\|inst~head_lut 2 COMB LCCOMB_X31_Y11_N16 1 " "Info: 2: + IC(3.244 ns) + CELL(0.370 ns) = 4.618 ns; Loc. = LCCOMB_X31_Y11_N16; Fanout = 1; COMB Node = 'HALT:inst26\|inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { CLR HALT:inst26|inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.624 ns) 6.298 ns HALT:inst26\|inst1 3 COMB LCCOMB_X30_Y10_N26 10 " "Info: 3: + IC(1.056 ns) + CELL(0.624 ns) = 6.298 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { HALT:inst26|inst~head_lut HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 7.189 ns inst41 4 COMB LCCOMB_X30_Y10_N14 8 " "Info: 4: + IC(0.404 ns) + CELL(0.487 ns) = 7.189 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 9.235 ns register-8:IR\|register-4:inst1\|inst4 5 REG LCFF_X29_Y9_N25 17 " "Info: 5: + IC(1.076 ns) + CELL(0.970 ns) = 9.235 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 11.089 ns inst14~66 6 COMB LCCOMB_X30_Y10_N4 1 " "Info: 6: + IC(1.231 ns) + CELL(0.623 ns) = 11.089 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 11.820 ns inst14 7 COMB LCCOMB_X30_Y10_N6 1 " "Info: 7: + IC(0.361 ns) + CELL(0.370 ns) = 11.820 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 14.786 ns inst14~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.966 ns) + CELL(0.000 ns) = 14.786 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 16.342 ns register-8:R0\|register-4:inst1\|inst 9 REG LCFF_X26_Y11_N7 4 " "Info: 9: + IC(0.890 ns) + CELL(0.666 ns) = 16.342 ns; Loc. = LCFF_X26_Y11_N7; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.114 ns ( 31.29 % ) " "Info: Total cell delay = 5.114 ns ( 31.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.228 ns ( 68.71 % ) " "Info: Total interconnect delay = 11.228 ns ( 68.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.342 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.342 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.890ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.159 ns + Longest register pin " "Info: + Longest register to pin delay is 12.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:R0\|register-4:inst1\|inst 1 REG LCFF_X26_Y11_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N7; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:R0|register-4:inst1|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.206 ns) 0.657 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst13~89 2 COMB LCCOMB_X26_Y11_N10 1 " "Info: 2: + IC(0.451 ns) + CELL(0.206 ns) = 0.657 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 1; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst13~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { register-8:R0|register-4:inst1|inst multiplexer8_4:inst11|multiplexer8_2:inst2|inst13~89 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 528 664 728 576 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 1.232 ns multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst13~90 3 COMB LCCOMB_X26_Y11_N4 2 " "Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 1.232 ns; Loc. = LCCOMB_X26_Y11_N4; Fanout = 2; COMB Node = 'multiplexer8_4:inst11\|multiplexer8_2:inst2\|inst13~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst13~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst13~90 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 528 664 728 576 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.370 ns) 1.997 ns multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst13 4 COMB LCCOMB_X26_Y11_N22 2 " "Info: 4: + IC(0.395 ns) + CELL(0.370 ns) = 1.997 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 2; COMB Node = 'multiplexer8_4:inst9\|multiplexer8_2:inst2\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { multiplexer8_4:inst11|multiplexer8_2:inst2|inst13~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst13 } "NODE_NAME" } } { "multiplexer8_2.bdf" "" { Schematic "F:/Pc/multiplexer8_2.bdf" { { 528 664 728 576 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 2.575 ns ALU-8:inst\|74181:inst\|52~241 5 COMB LCCOMB_X26_Y11_N20 2 " "Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 2.575 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst\|52~241'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { multiplexer8_4:inst9|multiplexer8_2:inst2|inst13 ALU-8:inst|74181:inst|52~241 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.650 ns) 4.310 ns ALU-8:inst\|74182:inst2\|31~46 6 COMB LCCOMB_X29_Y11_N30 1 " "Info: 6: + IC(1.085 ns) + CELL(0.650 ns) = 4.310 ns; Loc. = LCCOMB_X29_Y11_N30; Fanout = 1; COMB Node = 'ALU-8:inst\|74182:inst2\|31~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { ALU-8:inst|74181:inst|52~241 ALU-8:inst|74182:inst2|31~46 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 4.881 ns ALU-8:inst\|74182:inst2\|31~47 7 COMB LCCOMB_X29_Y11_N16 3 " "Info: 7: + IC(0.365 ns) + CELL(0.206 ns) = 4.881 ns; Loc. = LCCOMB_X29_Y11_N16; Fanout = 3; COMB Node = 'ALU-8:inst\|74182:inst2\|31~47'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU-8:inst|74182:inst2|31~46 ALU-8:inst|74182:inst2|31~47 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.366 ns) 5.640 ns ALU-8:inst\|74181:inst20\|75~68 8 COMB LCCOMB_X29_Y11_N26 2 " "Info: 8: + IC(0.393 ns) + CELL(0.366 ns) = 5.640 ns; Loc. = LCCOMB_X29_Y11_N26; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst20\|75~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU-8:inst|74182:inst2|31~47 ALU-8:inst|74181:inst20|75~68 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 6.217 ns ALU-8:inst\|74181:inst20\|74~28 9 COMB LCCOMB_X29_Y11_N0 1 " "Info: 9: + IC(0.371 ns) + CELL(0.206 ns) = 6.217 ns; Loc. = LCCOMB_X29_Y11_N0; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst20\|74~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU-8:inst|74181:inst20|75~68 ALU-8:inst|74181:inst20|74~28 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.206 ns) 6.781 ns ALU-8:inst\|74181:inst20\|77 10 COMB LCCOMB_X29_Y11_N2 10 " "Info: 10: + IC(0.358 ns) + CELL(0.206 ns) = 6.781 ns; Loc. = LCCOMB_X29_Y11_N2; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst20\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { ALU-8:inst|74181:inst20|74~28 ALU-8:inst|74181:inst20|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(3.276 ns) 12.159 ns bus7 11 PIN PIN_165 0 " "Info: 11: + IC(2.102 ns) + CELL(3.276 ns) = 12.159 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'bus7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.378 ns" { ALU-8:inst|74181:inst20|77 bus7 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 232 4320 4496 248 "bus7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.898 ns ( 48.51 % ) " "Info: Total cell delay = 5.898 ns ( 48.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.261 ns ( 51.49 % ) " "Info: Total interconnect delay = 6.261 ns ( 51.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.159 ns" { register-8:R0|register-4:inst1|inst multiplexer8_4:inst11|multiplexer8_2:inst2|inst13~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst13~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst13 ALU-8:inst|74181:inst|52~241 ALU-8:inst|74182:inst2|31~46 ALU-8:inst|74182:inst2|31~47 ALU-8:inst|74181:inst20|75~68 ALU-8:inst|74181:inst20|74~28 ALU-8:inst|74181:inst20|77 bus7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.159 ns" { register-8:R0|register-4:inst1|inst {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst13~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst13~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst13 {} ALU-8:inst|74181:inst|52~241 {} ALU-8:inst|74182:inst2|31~46 {} ALU-8:inst|74182:inst2|31~47 {} ALU-8:inst|74181:inst20|75~68 {} ALU-8:inst|74181:inst20|74~28 {} ALU-8:inst|74181:inst20|77 {} bus7 {} } { 0.000ns 0.451ns 0.369ns 0.395ns 0.372ns 1.085ns 0.365ns 0.393ns 0.371ns 0.358ns 2.102ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.650ns 0.206ns 0.366ns 0.206ns 0.206ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.342 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.342 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.890ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.159 ns" { register-8:R0|register-4:inst1|inst multiplexer8_4:inst11|multiplexer8_2:inst2|inst13~89 multiplexer8_4:inst11|multiplexer8_2:inst2|inst13~90 multiplexer8_4:inst9|multiplexer8_2:inst2|inst13 ALU-8:inst|74181:inst|52~241 ALU-8:inst|74182:inst2|31~46 ALU-8:inst|74182:inst2|31~47 ALU-8:inst|74181:inst20|75~68 ALU-8:inst|74181:inst20|74~28 ALU-8:inst|74181:inst20|77 bus7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.159 ns" { register-8:R0|register-4:inst1|inst {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst13~89 {} multiplexer8_4:inst11|multiplexer8_2:inst2|inst13~90 {} multiplexer8_4:inst9|multiplexer8_2:inst2|inst13 {} ALU-8:inst|74181:inst|52~241 {} ALU-8:inst|74182:inst2|31~46 {} ALU-8:inst|74182:inst2|31~47 {} ALU-8:inst|74181:inst20|75~68 {} ALU-8:inst|74181:inst20|74~28 {} ALU-8:inst|74181:inst20|77 {} bus7 {} } { 0.000ns 0.451ns 0.369ns 0.395ns 0.372ns 1.085ns 0.365ns 0.393ns 0.371ns 0.358ns 2.102ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.650ns 0.206ns 0.366ns 0.206ns 0.206ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR21 bus7 21.592 ns Longest " "Info: Longest tpd from source pin \"uIR21\" to destination pin \"bus7\" is 21.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 16 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 16; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 1744 1552 1720 1760 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.664 ns) + CELL(0.623 ns) 9.282 ns ALU-8:inst\|74181:inst\|43~128 2 COMB LCCOMB_X30_Y12_N8 1 " "Info: 2: + IC(7.664 ns) + CELL(0.623 ns) = 9.282 ns; Loc. = LCCOMB_X30_Y12_N8; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|43~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.287 ns" { uIR21 ALU-8:inst|74181:inst|43~128 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.624 ns) 11.363 ns ALU-8:inst\|74181:inst\|43~129 3 COMB LCCOMB_X28_Y11_N2 1 " "Info: 3: + IC(1.457 ns) + CELL(0.624 ns) = 11.363 ns; Loc. = LCCOMB_X28_Y11_N2; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst\|43~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { ALU-8:inst|74181:inst|43~128 ALU-8:inst|74181:inst|43~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 11.937 ns ALU-8:inst\|74181:inst\|43~130 4 COMB LCCOMB_X28_Y11_N20 3 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 11.937 ns; Loc. = LCCOMB_X28_Y11_N20; Fanout = 3; COMB Node = 'ALU-8:inst\|74181:inst\|43~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU-8:inst|74181:inst|43~129 ALU-8:inst|74181:inst|43~130 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.647 ns) 13.297 ns ALU-8:inst\|74181:inst\|75~52 5 COMB LCCOMB_X29_Y11_N20 3 " "Info: 5: + IC(0.713 ns) + CELL(0.647 ns) = 13.297 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 3; COMB Node = 'ALU-8:inst\|74181:inst\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { ALU-8:inst|74181:inst|43~130 ALU-8:inst|74181:inst|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.615 ns) 14.314 ns ALU-8:inst\|74182:inst2\|31~47 6 COMB LCCOMB_X29_Y11_N16 3 " "Info: 6: + IC(0.402 ns) + CELL(0.615 ns) = 14.314 ns; Loc. = LCCOMB_X29_Y11_N16; Fanout = 3; COMB Node = 'ALU-8:inst\|74182:inst2\|31~47'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { ALU-8:inst|74181:inst|75~52 ALU-8:inst|74182:inst2|31~47 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.366 ns) 15.073 ns ALU-8:inst\|74181:inst20\|75~68 7 COMB LCCOMB_X29_Y11_N26 2 " "Info: 7: + IC(0.393 ns) + CELL(0.366 ns) = 15.073 ns; Loc. = LCCOMB_X29_Y11_N26; Fanout = 2; COMB Node = 'ALU-8:inst\|74181:inst20\|75~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU-8:inst|74182:inst2|31~47 ALU-8:inst|74181:inst20|75~68 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 15.650 ns ALU-8:inst\|74181:inst20\|74~28 8 COMB LCCOMB_X29_Y11_N0 1 " "Info: 8: + IC(0.371 ns) + CELL(0.206 ns) = 15.650 ns; Loc. = LCCOMB_X29_Y11_N0; Fanout = 1; COMB Node = 'ALU-8:inst\|74181:inst20\|74~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU-8:inst|74181:inst20|75~68 ALU-8:inst|74181:inst20|74~28 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.206 ns) 16.214 ns ALU-8:inst\|74181:inst20\|77 9 COMB LCCOMB_X29_Y11_N2 10 " "Info: 9: + IC(0.358 ns) + CELL(0.206 ns) = 16.214 ns; Loc. = LCCOMB_X29_Y11_N2; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst20\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { ALU-8:inst|74181:inst20|74~28 ALU-8:inst|74181:inst20|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(3.276 ns) 21.592 ns bus7 10 PIN PIN_165 0 " "Info: 10: + IC(2.102 ns) + CELL(3.276 ns) = 21.592 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'bus7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.378 ns" { ALU-8:inst|74181:inst20|77 bus7 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 232 4320 4496 248 "bus7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.764 ns ( 35.96 % ) " "Info: Total cell delay = 7.764 ns ( 35.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.828 ns ( 64.04 % ) " "Info: Total interconnect delay = 13.828 ns ( 64.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.592 ns" { uIR21 ALU-8:inst|74181:inst|43~128 ALU-8:inst|74181:inst|43~129 ALU-8:inst|74181:inst|43~130 ALU-8:inst|74181:inst|75~52 ALU-8:inst|74182:inst2|31~47 ALU-8:inst|74181:inst20|75~68 ALU-8:inst|74181:inst20|74~28 ALU-8:inst|74181:inst20|77 bus7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.592 ns" { uIR21 {} uIR21~combout {} ALU-8:inst|74181:inst|43~128 {} ALU-8:inst|74181:inst|43~129 {} ALU-8:inst|74181:inst|43~130 {} ALU-8:inst|74181:inst|75~52 {} ALU-8:inst|74182:inst2|31~47 {} ALU-8:inst|74181:inst20|75~68 {} ALU-8:inst|74181:inst20|74~28 {} ALU-8:inst|74181:inst20|77 {} bus7 {} } { 0.000ns 0.000ns 7.664ns 1.457ns 0.368ns 0.713ns 0.402ns 0.393ns 0.371ns 0.358ns 2.102ns } { 0.000ns 0.995ns 0.623ns 0.624ns 0.206ns 0.647ns 0.615ns 0.366ns 0.206ns 0.206ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8:R0\|register-4:inst1\|inst5 uIR11 CLR 7.944 ns register " "Info: th for register \"register-8:R0\|register-4:inst1\|inst5\" (data pin = \"uIR11\", clock pin = \"CLR\") is 7.944 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 16.346 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 16.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 19 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 19; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 3200 -1136 -968 3216 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.244 ns) + CELL(0.370 ns) 4.618 ns HALT:inst26\|inst~head_lut 2 COMB LCCOMB_X31_Y11_N16 1 " "Info: 2: + IC(3.244 ns) + CELL(0.370 ns) = 4.618 ns; Loc. = LCCOMB_X31_Y11_N16; Fanout = 1; COMB Node = 'HALT:inst26\|inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { CLR HALT:inst26|inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.624 ns) 6.298 ns HALT:inst26\|inst1 3 COMB LCCOMB_X30_Y10_N26 10 " "Info: 3: + IC(1.056 ns) + CELL(0.624 ns) = 6.298 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 10; COMB Node = 'HALT:inst26\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { HALT:inst26|inst~head_lut HALT:inst26|inst1 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/Pc/HALT.bdf" { { 232 872 936 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.487 ns) 7.189 ns inst41 4 COMB LCCOMB_X30_Y10_N14 8 " "Info: 4: + IC(0.404 ns) + CELL(0.487 ns) = 7.189 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 8; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { HALT:inst26|inst1 inst41 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 360 2304 2368 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.970 ns) 9.235 ns register-8:IR\|register-4:inst1\|inst4 5 REG LCFF_X29_Y9_N25 17 " "Info: 5: + IC(1.076 ns) + CELL(0.970 ns) = 9.235 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 17; REG Node = 'register-8:IR\|register-4:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst41 register-8:IR|register-4:inst1|inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.623 ns) 11.089 ns inst14~66 6 COMB LCCOMB_X30_Y10_N4 1 " "Info: 6: + IC(1.231 ns) + CELL(0.623 ns) = 11.089 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 1; COMB Node = 'inst14~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { register-8:IR|register-4:inst1|inst4 inst14~66 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 11.820 ns inst14 7 COMB LCCOMB_X30_Y10_N6 1 " "Info: 7: + IC(0.361 ns) + CELL(0.370 ns) = 11.820 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst14~66 inst14 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(0.000 ns) 14.786 ns inst14~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.966 ns) + CELL(0.000 ns) = 14.786 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 816 920 984 864 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 16.346 ns register-8:R0\|register-4:inst1\|inst5 9 REG LCFF_X28_Y11_N1 4 " "Info: 9: + IC(0.894 ns) + CELL(0.666 ns) = 16.346 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.114 ns ( 31.29 % ) " "Info: Total cell delay = 5.114 ns ( 31.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.232 ns ( 68.71 % ) " "Info: Total interconnect delay = 11.232 ns ( 68.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.346 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.346 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.708 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR11 1 PIN PIN_104 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 2; PIN Node = 'uIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR11 } "NODE_NAME" } } { "Pc.bdf" "" { Schematic "F:/Pc/Pc.bdf" { { 1280 208 224 1448 "uIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.353 ns) + CELL(0.650 ns) 7.997 ns ALU-8:inst\|74181:inst\|80~13 2 COMB LCCOMB_X28_Y11_N12 10 " "Info: 2: + IC(6.353 ns) + CELL(0.650 ns) = 7.997 ns; Loc. = LCCOMB_X28_Y11_N12; Fanout = 10; COMB Node = 'ALU-8:inst\|74181:inst\|80~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { uIR11 ALU-8:inst|74181:inst|80~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.202 ns) 8.600 ns register-8:R0\|register-4:inst1\|inst5~2 3 COMB LCCOMB_X28_Y11_N0 1 " "Info: 3: + IC(0.401 ns) + CELL(0.202 ns) = 8.600 ns; Loc. = LCCOMB_X28_Y11_N0; Fanout = 1; COMB Node = 'register-8:R0\|register-4:inst1\|inst5~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.708 ns register-8:R0\|register-4:inst1\|inst5 4 REG LCFF_X28_Y11_N1 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.708 ns; Loc. = LCFF_X28_Y11_N1; Fanout = 4; REG Node = 'register-8:R0\|register-4:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "F:/Pc/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.954 ns ( 22.44 % ) " "Info: Total cell delay = 1.954 ns ( 22.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.754 ns ( 77.56 % ) " "Info: Total interconnect delay = 6.754 ns ( 77.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.708 ns" { uIR11 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.708 ns" { uIR11 {} uIR11~combout {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 6.353ns 0.401ns 0.000ns } { 0.000ns 0.994ns 0.650ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.346 ns" { CLR HALT:inst26|inst~head_lut HALT:inst26|inst1 inst41 register-8:IR|register-4:inst1|inst4 inst14~66 inst14 inst14~clkctrl register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.346 ns" { CLR {} CLR~combout {} HALT:inst26|inst~head_lut {} HALT:inst26|inst1 {} inst41 {} register-8:IR|register-4:inst1|inst4 {} inst14~66 {} inst14 {} inst14~clkctrl {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 3.244ns 1.056ns 0.404ns 1.076ns 1.231ns 0.361ns 2.966ns 0.894ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.487ns 0.970ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.708 ns" { uIR11 ALU-8:inst|74181:inst|80~13 register-8:R0|register-4:inst1|inst5~2 register-8:R0|register-4:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.708 ns" { uIR11 {} uIR11~combout {} ALU-8:inst|74181:inst|80~13 {} register-8:R0|register-4:inst1|inst5~2 {} register-8:R0|register-4:inst1|inst5 {} } { 0.000ns 0.000ns 6.353ns 0.401ns 0.000ns } { 0.000ns 0.994ns 0.650ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 08:52:04 2024 " "Info: Processing ended: Sat May 25 08:52:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Info: Quartus II Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
