$date
	Sun Apr  1 22:54:08 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_instructionRegister $end
$var wire 2 ! A_Offset [1:0] $end
$var wire 4 " A_ReadReg1RT [3:0] $end
$var wire 4 # A_ReadReg2RT [3:0] $end
$var wire 2 $ A_RegSWLW [1:0] $end
$var wire 4 % A_WriteRegRT_BT [3:0] $end
$var wire 4 & FUNCFIELD [3:0] $end
$var wire 4 ' OPCODE [3:0] $end
$var reg 1 ( C_IRWrite $end
$var reg 16 ) D_MemData [15:0] $end
$var reg 1 * clk $end
$var reg 1 + rst $end
$scope module uut $end
$var wire 1 , C_IRWrite $end
$var wire 16 - D_MemData [15:0] $end
$var wire 1 . clk $end
$var wire 1 / rst $end
$var reg 2 0 A_Offset [1:0] $end
$var reg 4 1 A_ReadReg1RT [3:0] $end
$var reg 4 2 A_ReadReg2RT [3:0] $end
$var reg 2 3 A_RegSWLW [1:0] $end
$var reg 4 4 A_WriteRegRT_BT [3:0] $end
$var reg 4 5 FUNCFIELD [3:0] $end
$var reg 4 6 OPCODE [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
x/
0.
bx -
x,
x+
0*
bx )
x(
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
1*
1.
#20
b1011 4
b1011 %
b10 3
b10 $
b11 0
b11 !
b1000 2
b1000 #
b100 1
b100 "
b1000 5
b1000 &
b1000 6
b1000 '
0+
0/
1(
1,
b1000101101001000 )
b1000101101001000 -
#40
0(
0,
#60
b0 4
b0 %
b0 3
b0 $
b0 0
b0 !
b0 2
b0 #
b0 1
b0 "
b0 5
b0 &
b0 6
b0 '
1+
1/
#80
1(
1,
#100
b1011 4
b1011 %
b10 3
b10 $
b11 0
b11 !
b1001 2
b1001 #
b1100 1
b1100 "
b1001 5
b1001 &
b10 6
b10 '
0+
0/
b10101111001001 )
b10101111001001 -
#120
