	component niosII_system is
		port (
			clk_clk                                                                           : in    std_logic                     := 'X';             -- clk
			reset_reset_n                                                                     : in    std_logic                     := 'X';             -- reset_n
			green_leds_external_connection_export                                             : out   std_logic_vector(7 downto 0);                     -- export
			switches_external_connection_export                                               : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			sdram_0_wire_addr                                                                 : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_0_wire_ba                                                                   : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_0_wire_cas_n                                                                : out   std_logic;                                        -- cas_n
			sdram_0_wire_cke                                                                  : out   std_logic;                                        -- cke
			sdram_0_wire_cs_n                                                                 : out   std_logic;                                        -- cs_n
			sdram_0_wire_dq                                                                   : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_0_wire_dqm                                                                  : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_0_wire_ras_n                                                                : out   std_logic;                                        -- ras_n
			sdram_0_wire_we_n                                                                 : out   std_logic;                                        -- we_n
			sram_0_external_interface_DQ                                                      : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_0_external_interface_ADDR                                                    : out   std_logic_vector(17 downto 0);                    -- ADDR
			sram_0_external_interface_LB_N                                                    : out   std_logic;                                        -- LB_N
			sram_0_external_interface_UB_N                                                    : out   std_logic;                                        -- UB_N
			sram_0_external_interface_CE_N                                                    : out   std_logic;                                        -- CE_N
			sram_0_external_interface_OE_N                                                    : out   std_logic;                                        -- OE_N
			sram_0_external_interface_WE_N                                                    : out   std_logic;                                        -- WE_N
			altpll_0_c0_clk                                                                   : out   std_logic;                                        -- clk
			usb_0_external_interface_INT1                                                     : in    std_logic                     := 'X';             -- INT1
			usb_0_external_interface_DATA                                                     : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DATA
			usb_0_external_interface_RST_N                                                    : out   std_logic;                                        -- RST_N
			usb_0_external_interface_ADDR                                                     : out   std_logic_vector(1 downto 0);                     -- ADDR
			usb_0_external_interface_CS_N                                                     : out   std_logic;                                        -- CS_N
			usb_0_external_interface_RD_N                                                     : out   std_logic;                                        -- RD_N
			usb_0_external_interface_WR_N                                                     : out   std_logic;                                        -- WR_N
			usb_0_external_interface_INT0                                                     : in    std_logic                     := 'X';             -- INT0
			rs232_0_external_interface_RXD                                                    : in    std_logic                     := 'X';             -- RXD
			rs232_0_external_interface_TXD                                                    : out   std_logic;                                        -- TXD
			tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_read_n_out        : out   std_logic_vector(0 downto 0);                     -- generic_tristate_controller_0_tcm_read_n_out
			tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_data_out          : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- generic_tristate_controller_0_tcm_data_out
			tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_chipselect_n_out  : out   std_logic_vector(0 downto 0);                     -- generic_tristate_controller_0_tcm_chipselect_n_out
			tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_write_n_out       : out   std_logic_vector(0 downto 0);                     -- generic_tristate_controller_0_tcm_write_n_out
			tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_byteenable_out    : out   std_logic_vector(0 downto 0);                     -- generic_tristate_controller_0_tcm_byteenable_out
			tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_begintransfer_out : out   std_logic_vector(0 downto 0);                     -- generic_tristate_controller_0_tcm_begintransfer_out
			tristate_conduit_bridge_0_out_generic_tristate_controller_0_tcm_address_out       : out   std_logic_vector(21 downto 0)                     -- generic_tristate_controller_0_tcm_address_out
		);
	end component niosII_system;

