0.7
2020.2
Nov  8 2024
22:36:57
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/hdl/lab22_axi_monitor_wrapper.vhd,1742743642,vhdl,,,,lab22_axi_monitor_wrapper,,,,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_perf_mon_0_0/sim/lab22_axi_monitor_axi_perf_mon_0_0.v,1742740366,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v,,lab22_axi_monitor_axi_perf_mon_0_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_0/sim/bd_80ce_one_0.v,1742743658,verilog,,,,bd_80ce_one_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_1/sim/bd_80ce_psr_aclk_0.vhd,1742743659,vhdl,,,,bd_80ce_psr_aclk_0,,,,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_10/sim/bd_80ce_s00a2s_0.sv,1742743660,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_11/sim/bd_80ce_sarn_0.sv,,bd_80ce_s00a2s_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_11/sim/bd_80ce_sarn_0.sv,1742743660,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_12/sim/bd_80ce_srn_0.sv,,bd_80ce_sarn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_12/sim/bd_80ce_srn_0.sv,1742743660,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_13/sim/bd_80ce_sawn_0.sv,,bd_80ce_srn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_13/sim/bd_80ce_sawn_0.sv,1742743660,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_14/sim/bd_80ce_swn_0.sv,,bd_80ce_sawn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_14/sim/bd_80ce_swn_0.sv,1742743660,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_15/sim/bd_80ce_sbn_0.sv,,bd_80ce_swn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_15/sim/bd_80ce_sbn_0.sv,1742743660,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_16/sim/bd_80ce_m00s2a_0.sv,,bd_80ce_sbn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_16/sim/bd_80ce_m00s2a_0.sv,1742743660,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_17/sim/bd_80ce_m00arn_0.sv,,bd_80ce_m00s2a_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_17/sim/bd_80ce_m00arn_0.sv,1742743661,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_18/sim/bd_80ce_m00rn_0.sv,,bd_80ce_m00arn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_18/sim/bd_80ce_m00rn_0.sv,1742743661,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_19/sim/bd_80ce_m00awn_0.sv,,bd_80ce_m00rn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_19/sim/bd_80ce_m00awn_0.sv,1742743661,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_20/sim/bd_80ce_m00wn_0.sv,,bd_80ce_m00awn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_2/sim/bd_80ce_arsw_0.sv,1742743659,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_3/sim/bd_80ce_rsw_0.sv,,bd_80ce_arsw_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_20/sim/bd_80ce_m00wn_0.sv,1742743661,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_21/sim/bd_80ce_m00bn_0.sv,,bd_80ce_m00wn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_21/sim/bd_80ce_m00bn_0.sv,1742743661,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_22/sim/bd_80ce_m00e_0.sv,,bd_80ce_m00bn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_22/sim/bd_80ce_m00e_0.sv,1742743661,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_23/sim/bd_80ce_m01s2a_0.sv,,bd_80ce_m00e_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_23/sim/bd_80ce_m01s2a_0.sv,1742743661,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_24/sim/bd_80ce_m01arn_0.sv,,bd_80ce_m01s2a_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_24/sim/bd_80ce_m01arn_0.sv,1742743661,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_25/sim/bd_80ce_m01rn_0.sv,,bd_80ce_m01arn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_25/sim/bd_80ce_m01rn_0.sv,1742743661,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_26/sim/bd_80ce_m01awn_0.sv,,bd_80ce_m01rn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_26/sim/bd_80ce_m01awn_0.sv,1742743661,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_27/sim/bd_80ce_m01wn_0.sv,,bd_80ce_m01awn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_27/sim/bd_80ce_m01wn_0.sv,1742743662,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_28/sim/bd_80ce_m01bn_0.sv,,bd_80ce_m01wn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_28/sim/bd_80ce_m01bn_0.sv,1742743662,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_29/sim/bd_80ce_m01e_0.sv,,bd_80ce_m01bn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_29/sim/bd_80ce_m01e_0.sv,1742743662,systemVerilog,,,,bd_80ce_m01e_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_3/sim/bd_80ce_rsw_0.sv,1742743659,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_4/sim/bd_80ce_awsw_0.sv,,bd_80ce_rsw_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_4/sim/bd_80ce_awsw_0.sv,1742743659,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_5/sim/bd_80ce_wsw_0.sv,,bd_80ce_awsw_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_5/sim/bd_80ce_wsw_0.sv,1742743659,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_6/sim/bd_80ce_bsw_0.sv,,bd_80ce_wsw_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_6/sim/bd_80ce_bsw_0.sv,1742743659,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_7/sim/bd_80ce_s00mmu_0.sv,,bd_80ce_bsw_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_7/sim/bd_80ce_s00mmu_0.sv,1742743659,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_8/sim/bd_80ce_s00tr_0.sv,,bd_80ce_s00mmu_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_8/sim/bd_80ce_s00tr_0.sv,1742743659,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_9/sim/bd_80ce_s00sic_0.sv,,bd_80ce_s00tr_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_9/sim/bd_80ce_s00sic_0.sv,1742743660,systemVerilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_10/sim/bd_80ce_s00a2s_0.sv,,bd_80ce_s00sic_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/sim/bd_80ce.v,1742743658,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/ip/ip_0/sim/bd_80ce_one_0.v,,bd_80ce;clk_map_imp_KCA3O7;m00_exit_pipeline_imp_1DCROWC;m00_nodes_imp_1QNSWRK;m01_exit_pipeline_imp_1A9YLFW;m01_nodes_imp_YN423A;s00_entry_pipeline_imp_E3AF9R;s00_nodes_imp_AXXJV9;switchboards_imp_L8FIDD,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/sim/lab22_axi_monitor_axi_smc_0.v,1742743656,verilog,,,,lab22_axi_monitor_axi_smc_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_jtag_axi_0_0/sim/lab22_axi_monitor_jtag_axi_0_0.v,1742743642,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_perf_mon_0_0/sim/lab22_axi_monitor_axi_perf_mon_0_0.v,,lab22_axi_monitor_jtag_axi_0_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v,,mig_7series_v4_2_axi_ctrl_addr_decode,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v,,mig_7series_v4_2_axi_ctrl_read,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v,,mig_7series_v4_2_axi_ctrl_reg,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v,,mig_7series_v4_2_axi_ctrl_reg_bank,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v,,mig_7series_v4_2_axi_ctrl_top,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v,,mig_7series_v4_2_axi_ctrl_write,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v,,mig_7series_v4_2_axi_mc,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v,,mig_7series_v4_2_axi_mc_ar_channel,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v,,mig_7series_v4_2_axi_mc_aw_channel,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v,,mig_7series_v4_2_axi_mc_b_channel,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v,,mig_7series_v4_2_axi_mc_cmd_arbiter,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v,,mig_7series_v4_2_axi_mc_cmd_fsm,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v,,mig_7series_v4_2_axi_mc_cmd_translator,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v,,mig_7series_v4_2_axi_mc_fifo,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v,,mig_7series_v4_2_axi_mc_incr_cmd,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v,,mig_7series_v4_2_axi_mc_r_channel,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v,,mig_7series_v4_2_axi_mc_simple_fifo,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v,,mig_7series_v4_2_axi_mc_w_channel,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v,,mig_7series_v4_2_axi_mc_wr_cmd_fsm,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,,mig_7series_v4_2_axi_mc_wrap_cmd,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v,1742743654,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v,,mig_7series_v4_2_ddr_a_upsizer,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v,,mig_7series_v4_2_ddr_axi_register_slice,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v,,mig_7series_v4_2_ddr_axi_upsizer,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v,,mig_7series_v4_2_ddr_axic_register_slice,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v,,mig_7series_v4_2_ddr_carry_and,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v,,mig_7series_v4_2_ddr_carry_latch_and,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v,,mig_7series_v4_2_ddr_carry_latch_or,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v,,mig_7series_v4_2_ddr_carry_or,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v,,mig_7series_v4_2_ddr_command_fifo,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v,,mig_7series_v4_2_ddr_comparator,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v,,mig_7series_v4_2_ddr_comparator_sel,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v,,mig_7series_v4_2_ddr_comparator_sel_static,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v,,mig_7series_v4_2_ddr_r_upsizer,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,,mig_7series_v4_2_ddr_w_upsizer,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,,mig_7series_v4_2_clk_ibuf,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,,mig_7series_v4_2_infrastructure,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,,mig_7series_v4_2_iodelay_ctrl,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,,mig_7series_v4_2_tempmon,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,,mig_7series_v4_2_arb_mux,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,,mig_7series_v4_2_arb_row_col,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,,mig_7series_v4_2_arb_select,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,,mig_7series_v4_2_bank_cntrl,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,,mig_7series_v4_2_bank_common,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,,mig_7series_v4_2_bank_compare,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,,mig_7series_v4_2_bank_mach,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,,mig_7series_v4_2_bank_queue,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,,mig_7series_v4_2_bank_state,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,,mig_7series_v4_2_col_mach,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,,mig_7series_v4_2_mc,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,,mig_7series_v4_2_rank_cntrl,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,,mig_7series_v4_2_rank_common,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,,mig_7series_v4_2_rank_mach,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,,mig_7series_v4_2_round_robin_arb,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,,mig_7series_v4_2_ecc_buf,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,,mig_7series_v4_2_ecc_dec_fix,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,,mig_7series_v4_2_ecc_gen,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,,mig_7series_v4_2_ecc_merge_enc,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v,,mig_7series_v4_2_fi_xor,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,,mig_7series_v4_2_mem_intfc,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,,mig_7series_v4_2_memc_ui_top_axi,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/lab22_axi_monitor_mig_7series_0_0.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_axi_smc_0/bd_0/sim/bd_80ce.v,,lab22_axi_monitor_mig_7series_0_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/lab22_axi_monitor_mig_7series_0_0_mig_sim.v,1742743656,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/lab22_axi_monitor_mig_7series_0_0.v,,lab22_axi_monitor_mig_7series_0_0_mig,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,,mig_7series_v4_2_ddr_byte_group_io,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,,mig_7series_v4_2_ddr_byte_lane,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,,mig_7series_v4_2_ddr_calib_top,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,,mig_7series_v4_2_ddr_if_post_fifo,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,,mig_7series_v4_2_ddr_mc_phy,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,,mig_7series_v4_2_ddr_mc_phy_wrapper,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,,mig_7series_v4_2_ddr_of_pre_fifo,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_2_ddr_phy_4lanes,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,,mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal_hr,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,,mig_7series_v4_2_ddr_phy_init,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,,mig_7series_v4_2_ddr_phy_ocd_cntlr,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,,mig_7series_v4_2_ddr_phy_ocd_data,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,,mig_7series_v4_2_ddr_phy_ocd_edge,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,,mig_7series_v4_2_ddr_phy_ocd_lim,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_mux,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,,mig_7series_v4_2_ddr_phy_ocd_po_cntlr,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_2_ddr_phy_ocd_samp,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_2_ddr_phy_oclkdelay_cal,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,,mig_7series_v4_2_ddr_phy_prbs_rdlvl,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,,mig_7series_v4_2_ddr_phy_rdlvl,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,,mig_7series_v4_2_ddr_phy_tempmon,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,,mig_7series_v4_2_ddr_phy_top,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,,mig_7series_v4_2_ddr_phy_wrcal,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_2_ddr_phy_wrlvl,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,,mig_7series_v4_2_ddr_phy_wrlvl_off_delay,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,,mig_7series_v4_2_ddr_prbs_gen,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,,mig_7series_v4_2_poc_cc,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,,mig_7series_v4_2_poc_edge_store,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,,mig_7series_v4_2_poc_meta,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,,mig_7series_v4_2_poc_pd,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,,mig_7series_v4_2_poc_tap_base,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,,mig_7series_v4_2_poc_top,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,,mig_7series_v4_2_ui_cmd,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,,mig_7series_v4_2_ui_rd_data,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,,mig_7series_v4_2_ui_top,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,1742743655,verilog,,C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_mig_7series_0_0/lab22_axi_monitor_mig_7series_0_0/user_design/rtl/lab22_axi_monitor_mig_7series_0_0_mig_sim.v,,mig_7series_v4_2_ui_wr_data,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/0127/hdl/verilog;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/ec67/hdl;../../../../lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/ip/lab22_axi_monitor_rst_mig_7series_0_81M_0_1/sim/lab22_axi_monitor_rst_mig_7series_0_81M_0.vhd,1742740408,vhdl,,,,lab22_axi_monitor_rst_mig_7series_0_81m_0,,,,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.gen/sources_1/bd/lab22_axi_monitor/sim/lab22_axi_monitor.vhd,1742743642,vhdl,,,,lab22_axi_monitor,,,,,,,,
C:/FPGA/logtel/lab22_axi_monitor/lab22_axi_monitor.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,,,,,,
