

================================================================
== Vitis HLS Report for 'udpRxEngine'
================================================================
* Date:           Wed Mar  8 19:15:05 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.150 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  2.500 ns|  2.500 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|     1260|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1260|      149|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_161                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_209                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_211                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_213                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_222                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_248                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_91                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op69_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op84_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_134_p6           |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          16|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+------+-----------+
    |                     Name                     | LUT| Input Size| Bits | Total Bits|
    +----------------------------------------------+----+-----------+------+-----------+
    |ap_done                                       |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_reg_174  |  14|          3|     1|          3|
    |prevWord_data_V_1                             |   9|          2|   512|       1024|
    |prevWord_keep_V_1                             |   9|          2|    64|        128|
    |real_start                                    |   9|          2|     1|          2|
    |rxUdpDataIn_TDATA_blk_n                       |   9|          2|     1|          2|
    |ureDataPayload_blk_n                          |   9|          2|     1|          2|
    |ureDataPayload_din                            |  20|          4|  1024|       4096|
    |ureMetaData_blk_n                             |   9|          2|     1|          2|
    |ure_state                                     |  20|          4|     2|          8|
    +----------------------------------------------+----+-----------+------+-----------+
    |Total                                         | 117|         25|  1608|       5269|
    +----------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                     |    1|   0|    1|          0|
    |ap_done_reg                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_reg_174  |    1|   0|    1|          0|
    |p_Result_28_i_reg_585                         |    8|   0|    8|          0|
    |p_Result_29_i_reg_590                         |    8|   0|    8|          0|
    |p_Result_30_i_reg_595                         |    8|   0|    8|          0|
    |p_Result_31_i_reg_600                         |    8|   0|    8|          0|
    |p_Result_32_i_reg_605                         |    8|   0|    8|          0|
    |p_Result_33_i_reg_610                         |    8|   0|    8|          0|
    |p_Result_34_i_reg_615                         |    8|   0|    8|          0|
    |p_Result_35_i_reg_620                         |    8|   0|    8|          0|
    |p_Result_36_i_reg_625                         |    8|   0|    8|          0|
    |p_Result_37_i_reg_630                         |    8|   0|    8|          0|
    |p_Result_38_i_reg_635                         |    8|   0|    8|          0|
    |p_Result_i_reg_580                            |    8|   0|    8|          0|
    |prevWord_data_V_1                             |  512|   0|  512|          0|
    |prevWord_keep_V_1                             |   64|   0|   64|          0|
    |reg_222                                       |  288|   0|  288|          0|
    |reg_226                                       |   36|   0|   36|          0|
    |start_once_reg                                |    1|   0|    1|          0|
    |tmp_1_reg_552                                 |    1|   0|    1|          0|
    |tmp_last_V_reg_576                            |    1|   0|    1|          0|
    |tmp_reg_572                                   |    1|   0|    1|          0|
    |trunc_ln674_11_reg_559                        |  224|   0|  224|          0|
    |trunc_ln674_12_reg_564                        |   28|   0|   28|          0|
    |ure_state                                     |    2|   0|    2|          0|
    |ure_state_load_reg_548                        |    2|   0|    2|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 1260|   0| 1260|          0|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+------+------------+----------------------+--------------+
|ap_clk                 |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_rst                 |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_start               |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|start_full_n           |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_done                |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_continue            |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_idle                |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_ready               |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|start_out              |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|start_write            |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|rxUdpDataIn_TVALID     |   in|     1|        axis|  rxUdpDataIn_V_last_V|       pointer|
|rxUdpDataIn_TREADY     |  out|     1|        axis|  rxUdpDataIn_V_last_V|       pointer|
|rxUdpDataIn_TLAST      |   in|     1|        axis|  rxUdpDataIn_V_last_V|       pointer|
|ureDataPayload_din     |  out|  1024|     ap_fifo|        ureDataPayload|       pointer|
|ureDataPayload_full_n  |   in|     1|     ap_fifo|        ureDataPayload|       pointer|
|ureDataPayload_write   |  out|     1|     ap_fifo|        ureDataPayload|       pointer|
|ureMetaData_din        |  out|   128|     ap_fifo|           ureMetaData|       pointer|
|ureMetaData_full_n     |   in|     1|     ap_fifo|           ureMetaData|       pointer|
|ureMetaData_write      |  out|     1|     ap_fifo|           ureMetaData|       pointer|
|rxUdpDataIn_TDATA      |   in|   512|        axis|  rxUdpDataIn_V_data_V|       pointer|
|rxUdpDataIn_TKEEP      |   in|    64|        axis|  rxUdpDataIn_V_keep_V|       pointer|
|rxUdpDataIn_TSTRB      |   in|    64|        axis|  rxUdpDataIn_V_strb_V|       pointer|
+-----------------------+-----+------+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.54>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ure_state_load = load i2 %ure_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:117]   --->   Operation 3 'load' 'ure_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.49ns)   --->   "%switch_ln117 = switch i2 %ure_state_load, void, i2 2, void, i2 1, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:117]   --->   Operation 4 'switch' 'switch_ln117' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V, i32 1"   --->   Operation 5 'nbreadreq' 'tmp_1' <Predicate = (ure_state_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %tmp_1, void %._crit_edge2.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:147]   --->   Operation 6 'br' 'br_ln147' <Predicate = (ure_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_107 = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V"   --->   Operation 7 'read' 'empty_107' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i641 %empty_107"   --->   Operation 8 'extractvalue' 'tmp_data_V_3' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_keep_V_3 = extractvalue i641 %empty_107"   --->   Operation 9 'extractvalue' 'tmp_keep_V_3' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue i641 %empty_107"   --->   Operation 10 'extractvalue' 'tmp_last_V_2' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln674_11 = trunc i512 %tmp_data_V_3"   --->   Operation 11 'trunc' 'trunc_ln674_11' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln674_12 = trunc i64 %tmp_keep_V_3"   --->   Operation 12 'trunc' 'trunc_ln674_12' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_43_i = partselect i288 @_ssdm_op_PartSelect.i288.i512.i32.i32, i512 %tmp_data_V_3, i32 224, i32 511"   --->   Operation 13 'partselect' 'p_Result_43_i' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_44_i = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %tmp_keep_V_3, i32 28, i32 63"   --->   Operation 14 'partselect' 'p_Result_44_i' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln161 = br i1 %tmp_last_V_2, void %._crit_edge3.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:161]   --->   Operation 15 'br' 'br_ln161' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_keep_V_3, i32 28"   --->   Operation 16 'bitselect' 'tmp_3' <Predicate = (ure_state_load == 1 & tmp_1 & tmp_last_V_2)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %tmp_3, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:162]   --->   Operation 17 'br' 'br_ln162' <Predicate = (ure_state_load == 1 & tmp_1 & tmp_last_V_2)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.41ns)   --->   "%store_ln166 = store i2 0, i2 %ure_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:166]   --->   Operation 18 'store' 'store_ln166' <Predicate = (ure_state_load == 1 & tmp_1 & tmp_last_V_2 & !tmp_3)> <Delay = 0.41>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge3.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = (ure_state_load == 1 & tmp_1 & tmp_last_V_2 & !tmp_3)> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.41ns)   --->   "%store_ln163 = store i2 2, i2 %ure_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:163]   --->   Operation 20 'store' 'store_ln163' <Predicate = (ure_state_load == 1 & tmp_1 & tmp_last_V_2 & tmp_3)> <Delay = 0.41>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln163 = br void %._crit_edge3.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:163]   --->   Operation 21 'br' 'br_ln163' <Predicate = (ure_state_load == 1 & tmp_1 & tmp_last_V_2 & tmp_3)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln171 = br void %udpRxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:171]   --->   Operation 22 'br' 'br_ln171' <Predicate = (ure_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%store_ln177 = store i2 0, i2 %ure_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:177]   --->   Operation 23 'store' 'store_ln177' <Predicate = (ure_state_load == 2)> <Delay = 0.41>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V, i32 1"   --->   Operation 24 'nbreadreq' 'tmp' <Predicate = (ure_state_load != 2 & ure_state_load != 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %tmp, void %._crit_edge1.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:119]   --->   Operation 25 'br' 'br_ln119' <Predicate = (ure_state_load != 2 & ure_state_load != 1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V"   --->   Operation 26 'read' 'empty' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i641 %empty"   --->   Operation 27 'extractvalue' 'tmp_data_V' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i641 %empty"   --->   Operation 28 'extractvalue' 'tmp_keep_V' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i641 %empty"   --->   Operation 29 'extractvalue' 'tmp_last_V' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V, i32 120, i32 127"   --->   Operation 30 'partselect' 'p_Result_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_28_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V, i32 112, i32 119"   --->   Operation 31 'partselect' 'p_Result_28_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_29_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V, i32 104, i32 111"   --->   Operation 32 'partselect' 'p_Result_29_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_30_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V, i32 96, i32 103"   --->   Operation 33 'partselect' 'p_Result_30_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_31_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V, i32 152, i32 159"   --->   Operation 34 'partselect' 'p_Result_31_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_32_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V, i32 144, i32 151"   --->   Operation 35 'partselect' 'p_Result_32_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_33_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V, i32 136, i32 143"   --->   Operation 36 'partselect' 'p_Result_33_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_34_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V, i32 128, i32 135"   --->   Operation 37 'partselect' 'p_Result_34_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_35_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V, i32 168, i32 175"   --->   Operation 38 'partselect' 'p_Result_35_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_36_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V, i32 160, i32 167"   --->   Operation 39 'partselect' 'p_Result_36_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_37_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V, i32 184, i32 191"   --->   Operation 40 'partselect' 'p_Result_37_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_38_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V, i32 176, i32 183"   --->   Operation 41 'partselect' 'p_Result_38_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_19 = partselect i288 @_ssdm_op_PartSelect.i288.i512.i32.i32, i512 %tmp_data_V, i32 224, i32 511"   --->   Operation 42 'partselect' 'p_Result_19' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_20 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %tmp_keep_V, i32 28, i32 63"   --->   Operation 43 'partselect' 'p_Result_20' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %tmp_last_V, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:138]   --->   Operation 44 'br' 'br_ln138' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.41ns)   --->   "%store_ln141 = store i2 1, i2 %ure_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:141]   --->   Operation 45 'store' 'store_ln141' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp & !tmp_last_V)> <Delay = 0.41>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp & !tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln145 = br void %udpRxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:145]   --->   Operation 47 'br' 'br_ln145' <Predicate = (ure_state_load != 2 & ure_state_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxUdpDataIn_V_last_V, i64 %rxUdpDataIn_V_strb_V, i64 %rxUdpDataIn_V_keep_V, i512 %rxUdpDataIn_V_data_V, void @empty_68, i32 1, i32 1, void @empty_66, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_65"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_1"   --->   Operation 58 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_8 = load i64 %prevWord_keep_V_1"   --->   Operation 59 'load' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %p_Val2_s"   --->   Operation 60 'trunc' 'trunc_ln674' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln674_10 = trunc i64 %p_Val2_8"   --->   Operation 61 'trunc' 'trunc_ln674_10' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_s = partset i512 @llvm.part.set.i512.i288, i512 %p_Val2_s, i288 %p_Result_43_i, i32 0, i32 287"   --->   Operation 62 'partset' 'p_Result_s' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln414 = store i512 %p_Result_s, i512 %prevWord_data_V_1"   --->   Operation 63 'store' 'store_ln414' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.38>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_18 = partset i64 @llvm.part.set.i64.i36, i64 %p_Val2_8, i36 %p_Result_44_i, i32 0, i32 35"   --->   Operation 64 'partset' 'p_Result_18' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln414 = store i64 %p_Result_18, i64 %prevWord_keep_V_1"   --->   Operation 65 'store' 'store_ln414' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.38>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sendWord_last_V = phi i1 0, void, i1 1, void, i1 0, void"   --->   Operation 66 'phi' 'sendWord_last_V' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_20_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i28.i36.i224.i288, i1 %sendWord_last_V, i28 %trunc_ln674_12, i36 %trunc_ln674_10, i224 %trunc_ln674_11, i288 %trunc_ln674" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 67 'bitconcatenate' 'tmp_20_i' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln173_3 = zext i577 %tmp_20_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 68 'zext' 'zext_ln173_3' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.15ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ureDataPayload, i1024 %zext_ln173_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 69 'write' 'write_ln173' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln170 = br void %._crit_edge2.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:170]   --->   Operation 70 'br' 'br_ln170' <Predicate = (ure_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i512 %p_Val2_s"   --->   Operation 71 'trunc' 'trunc_ln414' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i64 %p_Val2_8"   --->   Operation 72 'trunc' 'trunc_ln414_1' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i29.i36.i224.i288, i29 268435456, i36 %trunc_ln414_1, i224 0, i288 %trunc_ln414" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 73 'bitconcatenate' 'or_ln' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i577 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 74 'zext' 'zext_ln173' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.15ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ureDataPayload, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 75 'write' 'write_ln173' <Predicate = (ure_state_load == 2)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln178 = br void %udpRxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:178]   --->   Operation 76 'br' 'br_ln178' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i288 %p_Result_19"   --->   Operation 77 'zext' 'zext_ln414' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln414_2 = zext i36 %p_Result_20"   --->   Operation 78 'zext' 'zext_ln414_2' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln173_1 = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i1.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i1 1, i8 %p_Result_38_i, i8 %p_Result_37_i, i8 %p_Result_36_i, i8 %p_Result_35_i, i8 %p_Result_34_i, i8 %p_Result_33_i, i8 %p_Result_32_i, i8 %p_Result_31_i, i8 %p_Result_30_i, i8 %p_Result_29_i, i8 %p_Result_28_i, i8 %p_Result_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 79 'bitconcatenate' 'or_ln173_1' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i97 %or_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 80 'zext' 'zext_ln173_1' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.15ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %ureMetaData, i128 %zext_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 81 'write' 'write_ln173' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln173_2 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i29.i36.i224.i288, i29 268435456, i36 %p_Result_20, i224 0, i288 %p_Result_19" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 82 'bitconcatenate' 'or_ln173_2' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i577 %or_ln173_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 83 'zext' 'zext_ln173_2' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.15ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ureDataPayload, i1024 %zext_ln173_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 84 'write' 'write_ln173' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp & tmp_last_V)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln139 = br void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:139]   --->   Operation 85 'br' 'br_ln139' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln143 = store i512 %zext_ln414, i512 %prevWord_data_V_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:143]   --->   Operation 86 'store' 'store_ln143' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.38>
ST_2 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln143 = store i64 %zext_ln414_2, i64 %prevWord_keep_V_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:143]   --->   Operation 87 'store' 'store_ln143' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.38>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln144 = br void %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:144]   --->   Operation 88 'br' 'br_ln144' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rxUdpDataIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rxUdpDataIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rxUdpDataIn_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rxUdpDataIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ure_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ureMetaData]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ureDataPayload]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ure_state_load    (load          ) [ 011]
switch_ln117      (switch        ) [ 000]
tmp_1             (nbreadreq     ) [ 011]
br_ln147          (br            ) [ 000]
empty_107         (read          ) [ 000]
tmp_data_V_3      (extractvalue  ) [ 000]
tmp_keep_V_3      (extractvalue  ) [ 000]
tmp_last_V_2      (extractvalue  ) [ 010]
trunc_ln674_11    (trunc         ) [ 011]
trunc_ln674_12    (trunc         ) [ 011]
p_Result_43_i     (partselect    ) [ 011]
p_Result_44_i     (partselect    ) [ 011]
br_ln161          (br            ) [ 011]
tmp_3             (bitselect     ) [ 010]
br_ln162          (br            ) [ 000]
store_ln166       (store         ) [ 000]
br_ln0            (br            ) [ 011]
store_ln163       (store         ) [ 000]
br_ln163          (br            ) [ 011]
br_ln171          (br            ) [ 000]
store_ln177       (store         ) [ 000]
tmp               (nbreadreq     ) [ 011]
br_ln119          (br            ) [ 000]
empty             (read          ) [ 000]
tmp_data_V        (extractvalue  ) [ 000]
tmp_keep_V        (extractvalue  ) [ 000]
tmp_last_V        (extractvalue  ) [ 011]
p_Result_i        (partselect    ) [ 011]
p_Result_28_i     (partselect    ) [ 011]
p_Result_29_i     (partselect    ) [ 011]
p_Result_30_i     (partselect    ) [ 011]
p_Result_31_i     (partselect    ) [ 011]
p_Result_32_i     (partselect    ) [ 011]
p_Result_33_i     (partselect    ) [ 011]
p_Result_34_i     (partselect    ) [ 011]
p_Result_35_i     (partselect    ) [ 011]
p_Result_36_i     (partselect    ) [ 011]
p_Result_37_i     (partselect    ) [ 011]
p_Result_38_i     (partselect    ) [ 011]
p_Result_19       (partselect    ) [ 011]
p_Result_20       (partselect    ) [ 011]
br_ln138          (br            ) [ 000]
store_ln141       (store         ) [ 000]
br_ln0            (br            ) [ 000]
br_ln145          (br            ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specpipeline_ln0  (specpipeline  ) [ 000]
p_Val2_s          (load          ) [ 000]
p_Val2_8          (load          ) [ 000]
trunc_ln674       (trunc         ) [ 000]
trunc_ln674_10    (trunc         ) [ 000]
p_Result_s        (partset       ) [ 000]
store_ln414       (store         ) [ 000]
p_Result_18       (partset       ) [ 000]
store_ln414       (store         ) [ 000]
sendWord_last_V   (phi           ) [ 011]
tmp_20_i          (bitconcatenate) [ 000]
zext_ln173_3      (zext          ) [ 000]
write_ln173       (write         ) [ 000]
br_ln170          (br            ) [ 000]
trunc_ln414       (trunc         ) [ 000]
trunc_ln414_1     (trunc         ) [ 000]
or_ln             (bitconcatenate) [ 000]
zext_ln173        (zext          ) [ 000]
write_ln173       (write         ) [ 000]
br_ln178          (br            ) [ 000]
zext_ln414        (zext          ) [ 000]
zext_ln414_2      (zext          ) [ 000]
or_ln173_1        (bitconcatenate) [ 000]
zext_ln173_1      (zext          ) [ 000]
write_ln173       (write         ) [ 000]
or_ln173_2        (bitconcatenate) [ 000]
zext_ln173_2      (zext          ) [ 000]
write_ln173       (write         ) [ 000]
br_ln139          (br            ) [ 000]
store_ln143       (store         ) [ 000]
store_ln143       (store         ) [ 000]
br_ln144          (br            ) [ 000]
ret_ln0           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rxUdpDataIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxUdpDataIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rxUdpDataIn_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxUdpDataIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rxUdpDataIn_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxUdpDataIn_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rxUdpDataIn_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxUdpDataIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ure_state">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ure_state"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prevWord_data_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prevWord_keep_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ureMetaData">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ureMetaData"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ureDataPayload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ureDataPayload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i288.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_66"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i288"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i36"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i28.i36.i224.i288"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i29.i36.i224.i288"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i97.i1.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="grp_nbreadreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="512" slack="0"/>
<pin id="137" dir="0" index="2" bw="64" slack="0"/>
<pin id="138" dir="0" index="3" bw="64" slack="0"/>
<pin id="139" dir="0" index="4" bw="1" slack="0"/>
<pin id="140" dir="0" index="5" bw="1" slack="0"/>
<pin id="141" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/1 tmp/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="641" slack="0"/>
<pin id="150" dir="0" index="1" bw="512" slack="0"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="0" index="3" bw="64" slack="0"/>
<pin id="153" dir="0" index="4" bw="1" slack="0"/>
<pin id="154" dir="1" index="5" bw="641" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_107/1 empty/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="1024" slack="0"/>
<pin id="163" dir="0" index="2" bw="577" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln173_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="128" slack="0"/>
<pin id="170" dir="0" index="2" bw="97" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="sendWord_last_V_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="sendWord_last_V_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="4" bw="1" slack="1"/>
<pin id="185" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_last_V/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="641" slack="0"/>
<pin id="192" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/1 tmp_data_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="641" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_3/1 tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="641" slack="0"/>
<pin id="200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_2/1 tmp_last_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="288" slack="0"/>
<pin id="204" dir="0" index="1" bw="512" slack="0"/>
<pin id="205" dir="0" index="2" bw="9" slack="0"/>
<pin id="206" dir="0" index="3" bw="10" slack="0"/>
<pin id="207" dir="1" index="4" bw="288" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_43_i/1 p_Result_19/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="36" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="0" index="3" bw="7" slack="0"/>
<pin id="217" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_44_i/1 p_Result_20/1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="288" slack="1"/>
<pin id="224" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_43_i p_Result_19 "/>
</bind>
</comp>

<comp id="226" class="1005" name="reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="36" slack="1"/>
<pin id="228" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_44_i p_Result_20 "/>
</bind>
</comp>

<comp id="230" class="1004" name="ure_state_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ure_state_load/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln674_11_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="512" slack="0"/>
<pin id="236" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_11/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln674_12_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_12/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln166_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln163_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln177_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Result_i_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="512" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="0" index="3" bw="8" slack="0"/>
<pin id="273" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_Result_28_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="512" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="0" index="3" bw="8" slack="0"/>
<pin id="283" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_28_i/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_Result_29_i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="512" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="0" index="3" bw="8" slack="0"/>
<pin id="293" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29_i/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_Result_30_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="512" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="0" index="3" bw="8" slack="0"/>
<pin id="303" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_30_i/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Result_31_i_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="512" slack="0"/>
<pin id="311" dir="0" index="2" bw="9" slack="0"/>
<pin id="312" dir="0" index="3" bw="9" slack="0"/>
<pin id="313" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_31_i/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Result_32_i_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="512" slack="0"/>
<pin id="321" dir="0" index="2" bw="9" slack="0"/>
<pin id="322" dir="0" index="3" bw="9" slack="0"/>
<pin id="323" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_32_i/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_Result_33_i_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="512" slack="0"/>
<pin id="331" dir="0" index="2" bw="9" slack="0"/>
<pin id="332" dir="0" index="3" bw="9" slack="0"/>
<pin id="333" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_33_i/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_Result_34_i_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="512" slack="0"/>
<pin id="341" dir="0" index="2" bw="9" slack="0"/>
<pin id="342" dir="0" index="3" bw="9" slack="0"/>
<pin id="343" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_34_i/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_Result_35_i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="512" slack="0"/>
<pin id="351" dir="0" index="2" bw="9" slack="0"/>
<pin id="352" dir="0" index="3" bw="9" slack="0"/>
<pin id="353" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_35_i/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Result_36_i_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="512" slack="0"/>
<pin id="361" dir="0" index="2" bw="9" slack="0"/>
<pin id="362" dir="0" index="3" bw="9" slack="0"/>
<pin id="363" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_36_i/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_Result_37_i_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="512" slack="0"/>
<pin id="371" dir="0" index="2" bw="9" slack="0"/>
<pin id="372" dir="0" index="3" bw="9" slack="0"/>
<pin id="373" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_37_i/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_Result_38_i_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="512" slack="0"/>
<pin id="381" dir="0" index="2" bw="9" slack="0"/>
<pin id="382" dir="0" index="3" bw="9" slack="0"/>
<pin id="383" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_38_i/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln141_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="2" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_Val2_s_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="512" slack="0"/>
<pin id="396" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_Val2_8_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_8/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln674_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="512" slack="0"/>
<pin id="404" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln674_10_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_10/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_Result_s_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="512" slack="0"/>
<pin id="412" dir="0" index="1" bw="512" slack="0"/>
<pin id="413" dir="0" index="2" bw="288" slack="1"/>
<pin id="414" dir="0" index="3" bw="1" slack="0"/>
<pin id="415" dir="0" index="4" bw="10" slack="0"/>
<pin id="416" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln414_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="512" slack="0"/>
<pin id="424" dir="0" index="1" bw="512" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_Result_18_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="0"/>
<pin id="431" dir="0" index="2" bw="36" slack="1"/>
<pin id="432" dir="0" index="3" bw="1" slack="0"/>
<pin id="433" dir="0" index="4" bw="7" slack="0"/>
<pin id="434" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln414_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_20_i_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="577" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="28" slack="1"/>
<pin id="450" dir="0" index="3" bw="36" slack="0"/>
<pin id="451" dir="0" index="4" bw="224" slack="1"/>
<pin id="452" dir="0" index="5" bw="288" slack="0"/>
<pin id="453" dir="1" index="6" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20_i/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln173_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="577" slack="0"/>
<pin id="460" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_3/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln414_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="512" slack="0"/>
<pin id="465" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln414_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="0"/>
<pin id="469" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="or_ln_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="577" slack="0"/>
<pin id="473" dir="0" index="1" bw="29" slack="0"/>
<pin id="474" dir="0" index="2" bw="36" slack="0"/>
<pin id="475" dir="0" index="3" bw="1" slack="0"/>
<pin id="476" dir="0" index="4" bw="288" slack="0"/>
<pin id="477" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln173_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="577" slack="0"/>
<pin id="485" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln414_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="288" slack="1"/>
<pin id="490" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln414_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="36" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln173_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="97" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="8" slack="1"/>
<pin id="500" dir="0" index="3" bw="8" slack="1"/>
<pin id="501" dir="0" index="4" bw="8" slack="1"/>
<pin id="502" dir="0" index="5" bw="8" slack="1"/>
<pin id="503" dir="0" index="6" bw="8" slack="1"/>
<pin id="504" dir="0" index="7" bw="8" slack="1"/>
<pin id="505" dir="0" index="8" bw="8" slack="1"/>
<pin id="506" dir="0" index="9" bw="8" slack="1"/>
<pin id="507" dir="0" index="10" bw="8" slack="1"/>
<pin id="508" dir="0" index="11" bw="8" slack="1"/>
<pin id="509" dir="0" index="12" bw="8" slack="1"/>
<pin id="510" dir="0" index="13" bw="8" slack="1"/>
<pin id="511" dir="1" index="14" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln173_1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln173_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="97" slack="0"/>
<pin id="516" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="or_ln173_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="577" slack="0"/>
<pin id="521" dir="0" index="1" bw="29" slack="0"/>
<pin id="522" dir="0" index="2" bw="36" slack="1"/>
<pin id="523" dir="0" index="3" bw="1" slack="0"/>
<pin id="524" dir="0" index="4" bw="288" slack="1"/>
<pin id="525" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln173_2/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln173_2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="577" slack="0"/>
<pin id="533" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_2/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln143_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="288" slack="0"/>
<pin id="538" dir="0" index="1" bw="512" slack="0"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln143_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="36" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="548" class="1005" name="ure_state_load_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="1"/>
<pin id="550" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="ure_state_load "/>
</bind>
</comp>

<comp id="552" class="1005" name="tmp_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="trunc_ln674_11_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="224" slack="1"/>
<pin id="561" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_11 "/>
</bind>
</comp>

<comp id="564" class="1005" name="trunc_ln674_12_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="28" slack="1"/>
<pin id="566" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_12 "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_last_V_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="580" class="1005" name="p_Result_i_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="1"/>
<pin id="582" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i "/>
</bind>
</comp>

<comp id="585" class="1005" name="p_Result_28_i_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="1"/>
<pin id="587" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_28_i "/>
</bind>
</comp>

<comp id="590" class="1005" name="p_Result_29_i_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="1"/>
<pin id="592" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_29_i "/>
</bind>
</comp>

<comp id="595" class="1005" name="p_Result_30_i_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="1"/>
<pin id="597" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_30_i "/>
</bind>
</comp>

<comp id="600" class="1005" name="p_Result_31_i_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="1"/>
<pin id="602" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_31_i "/>
</bind>
</comp>

<comp id="605" class="1005" name="p_Result_32_i_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_32_i "/>
</bind>
</comp>

<comp id="610" class="1005" name="p_Result_33_i_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_33_i "/>
</bind>
</comp>

<comp id="615" class="1005" name="p_Result_34_i_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="1"/>
<pin id="617" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_34_i "/>
</bind>
</comp>

<comp id="620" class="1005" name="p_Result_35_i_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="1"/>
<pin id="622" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_35_i "/>
</bind>
</comp>

<comp id="625" class="1005" name="p_Result_36_i_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_36_i "/>
</bind>
</comp>

<comp id="630" class="1005" name="p_Result_37_i_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="1"/>
<pin id="632" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_37_i "/>
</bind>
</comp>

<comp id="635" class="1005" name="p_Result_38_i_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_38_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="134" pin=5"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="165"><net_src comp="122" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="132" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="116" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="118" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="174" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="174" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="193"><net_src comp="148" pin="5"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="148" pin="5"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="148" pin="5"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="190" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="194" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="225"><net_src comp="202" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="212" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="190" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="194" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="194" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="8" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="190" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="190" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="190" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="54" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="190" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="58" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="60" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="190" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="62" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="190" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="66" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="68" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="190" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="70" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="72" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="190" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="74" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="76" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="190" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="78" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="80" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="364"><net_src comp="44" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="190" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="82" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="84" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="374"><net_src comp="44" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="190" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="86" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="88" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="384"><net_src comp="44" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="190" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="90" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="92" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="392"><net_src comp="20" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="8" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="10" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="12" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="394" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="398" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="108" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="394" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="222" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="98" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="421"><net_src comp="110" pin="0"/><net_sink comp="410" pin=4"/></net>

<net id="426"><net_src comp="410" pin="5"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="10" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="435"><net_src comp="112" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="398" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="226" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="98" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="439"><net_src comp="114" pin="0"/><net_sink comp="428" pin=4"/></net>

<net id="444"><net_src comp="428" pin="5"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="12" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="454"><net_src comp="120" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="179" pin="6"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="406" pin="1"/><net_sink comp="446" pin=3"/></net>

<net id="457"><net_src comp="402" pin="1"/><net_sink comp="446" pin=5"/></net>

<net id="461"><net_src comp="446" pin="6"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="466"><net_src comp="394" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="398" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="124" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="126" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="467" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="128" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="482"><net_src comp="463" pin="1"/><net_sink comp="471" pin=4"/></net>

<net id="486"><net_src comp="471" pin="5"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="491"><net_src comp="222" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="226" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="512"><net_src comp="130" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="513"><net_src comp="118" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="517"><net_src comp="496" pin="14"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="526"><net_src comp="124" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="126" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="226" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="529"><net_src comp="128" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="530"><net_src comp="222" pin="1"/><net_sink comp="519" pin=4"/></net>

<net id="534"><net_src comp="519" pin="5"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="540"><net_src comp="488" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="10" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="492" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="12" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="230" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="134" pin="6"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="234" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="446" pin=4"/></net>

<net id="567"><net_src comp="238" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="575"><net_src comp="134" pin="6"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="198" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="268" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="496" pin=13"/></net>

<net id="588"><net_src comp="278" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="496" pin=12"/></net>

<net id="593"><net_src comp="288" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="496" pin=11"/></net>

<net id="598"><net_src comp="298" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="496" pin=10"/></net>

<net id="603"><net_src comp="308" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="496" pin=9"/></net>

<net id="608"><net_src comp="318" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="496" pin=8"/></net>

<net id="613"><net_src comp="328" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="496" pin=7"/></net>

<net id="618"><net_src comp="338" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="496" pin=6"/></net>

<net id="623"><net_src comp="348" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="496" pin=5"/></net>

<net id="628"><net_src comp="358" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="496" pin=4"/></net>

<net id="633"><net_src comp="368" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="496" pin=3"/></net>

<net id="638"><net_src comp="378" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="496" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rxUdpDataIn_V_data_V | {}
	Port: rxUdpDataIn_V_keep_V | {}
	Port: rxUdpDataIn_V_strb_V | {}
	Port: rxUdpDataIn_V_last_V | {}
	Port: ure_state | {1 }
	Port: prevWord_data_V_1 | {2 }
	Port: prevWord_keep_V_1 | {2 }
	Port: ureMetaData | {2 }
	Port: ureDataPayload | {2 }
 - Input state : 
	Port: udpRxEngine : rxUdpDataIn_V_data_V | {1 }
	Port: udpRxEngine : rxUdpDataIn_V_keep_V | {1 }
	Port: udpRxEngine : rxUdpDataIn_V_strb_V | {1 }
	Port: udpRxEngine : rxUdpDataIn_V_last_V | {1 }
	Port: udpRxEngine : ure_state | {1 }
	Port: udpRxEngine : prevWord_data_V_1 | {2 }
	Port: udpRxEngine : prevWord_keep_V_1 | {2 }
	Port: udpRxEngine : ureMetaData | {}
	Port: udpRxEngine : ureDataPayload | {}
  - Chain level:
	State 1
		switch_ln117 : 1
		trunc_ln674_11 : 1
		trunc_ln674_12 : 1
		p_Result_43_i : 1
		p_Result_44_i : 1
		br_ln161 : 1
		tmp_3 : 1
		br_ln162 : 2
		p_Result_i : 1
		p_Result_28_i : 1
		p_Result_29_i : 1
		p_Result_30_i : 1
		p_Result_31_i : 1
		p_Result_32_i : 1
		p_Result_33_i : 1
		p_Result_34_i : 1
		p_Result_35_i : 1
		p_Result_36_i : 1
		p_Result_37_i : 1
		p_Result_38_i : 1
		p_Result_19 : 1
		p_Result_20 : 1
		br_ln138 : 1
	State 2
		trunc_ln674 : 1
		trunc_ln674_10 : 1
		p_Result_s : 1
		store_ln414 : 2
		p_Result_18 : 1
		store_ln414 : 2
		tmp_20_i : 2
		zext_ln173_3 : 3
		write_ln173 : 4
		trunc_ln414 : 1
		trunc_ln414_1 : 1
		or_ln : 2
		zext_ln173 : 3
		write_ln173 : 4
		zext_ln173_1 : 1
		write_ln173 : 2
		zext_ln173_2 : 1
		write_ln173 : 2
		store_ln143 : 1
		store_ln143 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
| nbreadreq|   grp_nbreadreq_fu_134   |
|----------|--------------------------|
|   read   |      grp_read_fu_148     |
|----------|--------------------------|
|   write  |     grp_write_fu_160     |
|          | write_ln173_write_fu_167 |
|----------|--------------------------|
|          |        grp_fu_190        |
|extractvalue|        grp_fu_194        |
|          |        grp_fu_198        |
|----------|--------------------------|
|          |        grp_fu_202        |
|          |        grp_fu_212        |
|          |     p_Result_i_fu_268    |
|          |   p_Result_28_i_fu_278   |
|          |   p_Result_29_i_fu_288   |
|          |   p_Result_30_i_fu_298   |
|partselect|   p_Result_31_i_fu_308   |
|          |   p_Result_32_i_fu_318   |
|          |   p_Result_33_i_fu_328   |
|          |   p_Result_34_i_fu_338   |
|          |   p_Result_35_i_fu_348   |
|          |   p_Result_36_i_fu_358   |
|          |   p_Result_37_i_fu_368   |
|          |   p_Result_38_i_fu_378   |
|----------|--------------------------|
|          |   trunc_ln674_11_fu_234  |
|          |   trunc_ln674_12_fu_238  |
|   trunc  |    trunc_ln674_fu_402    |
|          |   trunc_ln674_10_fu_406  |
|          |    trunc_ln414_fu_463    |
|          |   trunc_ln414_1_fu_467   |
|----------|--------------------------|
| bitselect|       tmp_3_fu_242       |
|----------|--------------------------|
|  partset |     p_Result_s_fu_410    |
|          |    p_Result_18_fu_428    |
|----------|--------------------------|
|          |      tmp_20_i_fu_446     |
|bitconcatenate|       or_ln_fu_471       |
|          |     or_ln173_1_fu_496    |
|          |     or_ln173_2_fu_519    |
|----------|--------------------------|
|          |    zext_ln173_3_fu_458   |
|          |     zext_ln173_fu_483    |
|   zext   |     zext_ln414_fu_488    |
|          |    zext_ln414_2_fu_492   |
|          |    zext_ln173_1_fu_514   |
|          |    zext_ln173_2_fu_531   |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| p_Result_28_i_reg_585 |    8   |
| p_Result_29_i_reg_590 |    8   |
| p_Result_30_i_reg_595 |    8   |
| p_Result_31_i_reg_600 |    8   |
| p_Result_32_i_reg_605 |    8   |
| p_Result_33_i_reg_610 |    8   |
| p_Result_34_i_reg_615 |    8   |
| p_Result_35_i_reg_620 |    8   |
| p_Result_36_i_reg_625 |    8   |
| p_Result_37_i_reg_630 |    8   |
| p_Result_38_i_reg_635 |    8   |
|   p_Result_i_reg_580  |    8   |
|        reg_222        |   288  |
|        reg_226        |   36   |
|sendWord_last_V_reg_174|    1   |
|     tmp_1_reg_552     |    1   |
|   tmp_last_V_reg_576  |    1   |
|      tmp_reg_572      |    1   |
| trunc_ln674_11_reg_559|   224  |
| trunc_ln674_12_reg_564|   28   |
| ure_state_load_reg_548|    2   |
+-----------------------+--------+
|         Total         |   678  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_160    |  p2  |   3  |  577 |  1731  ||    14   |
| sendWord_last_V_reg_174 |  p0  |   2  |   1  |    2   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |  1733  || 0.806857||    14   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |   678  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   678  |   14   |
+-----------+--------+--------+--------+
