The first floor contains a jwqo generator, a jwqo-compatible microchip, and a tijs generator.
The second floor contains a tijs-compatible microchip.
The third floor contains a ztsh-compatible microchip.
The fourth floor contains a ztsh generator.
