Hoda Aghaei Khouzani , Yuan Xue , Chengmo Yang , Archana Pandurangi, Prolonging PCM lifetime through energy-efficient, segment-aware, and wear-resistant page allocation, Proceedings of the 2014 international symposium on Low power electronics and design, August 11-13, 2014, La Jolla, California, USA[doi>10.1145/2627369.2627667]
Ahmed Al Maashri , Guangyu Sun , Xiangyu Dong , Vijay Narayanan , Yuan Xie, 3D GPU architecture using cache stacking: performance, cost, power and thermal analysis, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
Marjan Asadinia, Mohammad Arjomand, and Hamid Sarbazi-Azad. 2014. Variable resistance spectrum assignment in phase change memory systems. IEEE Trans. VLSI Syst. PP, 99 (2012).
Ali Bakhoda, George L. Yuan, Wilson W. L. Fung, Henry Wong, and Tor M. Aamodt. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceedings of the IEEE International Performance Analysis of Systems and Software (ISPASS'09). IEEE 163--174.
Emily Blem, Matthew Sinclair, and Karthikeyan Sankaralingam. 2011. Challenge benchmarks that must be conquered to sustain the GPU revolution. In Proceedings of the 4th Workshop on Emerging Applications for Manycore Architecture (EAMA'11).
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]
Mark Gebhart , Stephen W. Keckler , Brucek Khailany , Ronny Krashinsky , William J. Dally, Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.96-106, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.18]
Nilanjan Goswami , Bingyi Cao , Tao Li, Power-performance co-optimization of throughput core architecture using resistive memory, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.342-353, February 23-27, 2013[doi>10.1109/HPCA.2013.6522331]
Tae Jun Ham , Bharath K. Chelepalli , Neng Xue , Benjamin C. Lee, Disintegrated control for energy-efficient and heterogeneous memory systems, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.424-435, February 23-27, 2013[doi>10.1109/HPCA.2013.6522338]
ITRS. 2011. Emerging Research Devices. http://www.itrs.net.
Amin Jadidi , Mohammad Arjomand , Hamid Sarbazi-Azad, High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Wenhao Jia , Kelly A. Shaw , Margaret Martonosi, Characterizing and improving the use of demand-fetched caches in GPUs, Proceedings of the 26th ACM international conference on Supercomputing, June 25-29, 2012, San Servolo Island, Venice, Italy[doi>10.1145/2304576.2304582]
Adwait Jog , Asit K. Mishra , Cong Xu , Yuan Xie , Vijaykrishnan Narayanan , Ravishankar Iyer , Chita R. Das, Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228406]
Adwait Jog , Onur Kayiran , Asit K. Mishra , Mahmut T. Kandemir , Onur Mutlu , Ravishankar Iyer , Chita R. Das, Orchestrated scheduling and prefetching for GPGPUs, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485951]
Adwait Jog , Onur Kayiran , Nachiappan Chidambaram Nachiappan , Asit K. Mishra , Mahmut T. Kandemir , Onur Mutlu , Ravishankar Iyer , Chita R. Das, OWL: cooperative thread array aware scheduling techniques for improving GPGPU performance, ACM SIGPLAN Notices, v.48 n.4, April 2013[doi>10.1145/2499368.2451158]
Hsien-Kai Kuo, Ta-Kan Yen, Bo-Cheng Charles Lai, and Jing-Yang Jou. 2013. Cache capacity aware thread scheduling for irregular memory access on many-core GPGPUs. In Proceedings of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC'13). IEEE, 338--343.
Nagesh B Lakshminarayana , Jaekyu Lee , Hyesoon Kim , Jinwoo Shin, DRAM Scheduling Policy for GPGPU Architectures Based on a Potential Function, IEEE Computer Architecture Letters, v.11 n.2, p.33-36, July 2012[doi>10.1109/L-CA.2011.32]
Jaekyu Lee , Nagesh B. Lakshminarayana , Hyesoon Kim , Richard Vuduc, Many-Thread Aware Prefetching Mechanisms for GPGPU Applications, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.213-224, December 04-08, 2010[doi>10.1109/MICRO.2010.44]
Jaekyu Lee , Hyesoon Kim, TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168947]
Jianhua Li , Liang Shi , Qing'an Li , Chun Jason Xue , Yiran Chen , Yinlong Xu, Cache coherence enabled adaptive refresh for volatile STT-RAM, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Erik Lindholm , John Nickolls , Stuart Oberman , John Montrym, NVIDIA Tesla: A Unified Graphics and Computing Architecture, IEEE Micro, v.28 n.2, p.39-55, March 2008[doi>10.1109/MM.2008.31]
Mengjie Mao , Wujie Wen , Yaojun Zhang , Yiran Chen , Hai (Helen) Li, Exploration of GPGPU Register File Architecture Using Domain-wall-shift-write based Racetrack Memory, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593137]
Maryam Moazeni, Alex Bui, and Majid Sarrafzadeh. 2009. A memory optimization technique for software- managed scratchpad memory in GPUs. In Proceedings of the IEEE 7th Symposium on Application Specific Processors (SASP'09). IEEE, 43--49.
Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P. Jouppi. 2009. CACTI 6.0: A tool to model large caches. HP Laboratories Technical Report. http://www.hpl.hp.com/techreports/2009/HPL-2009-85.html.
Veynu Narasiman , Michael Shebanow , Chang Joo Lee , Rustam Miftakhutdinov , Onur Mutlu , Yale N. Patt, Improving GPU performance via large warps and two-level warp scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155656]
Mitchelle Rasquinha , Dhruv Choudhary , Subho Chatterjee , Saibal Mukhopadhyay , Sudhakar Yalamanchili, An energy efficient cache design using spin torque transfer (STT) RAM, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840931]
Timothy G. Rogers , Mike O'Connor , Tor M. Aamodt, Cache-Conscious Wavefront Scheduling, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.72-83, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.16]
Timothy G. Rogers , Mike O'Connor , Tor M. Aamodt, Divergence-aware warp scheduling, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540718]
Shane Ryoo , Christopher I. Rodrigues , Sam S. Stone , Sara S. Baghsorkhi , Sain-Zee Ueng , John A. Stratton , Wen-mei W. Hwu, Program optimization space pruning for a multithreaded gpu, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356084]
Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011
John A. Stratton, Christopher Rodrigues, I-Jui Sung, Nady Obeid, Li-Wen Chang, and Nasser Anssari. 2012. Parboil: A revised benchmark suite for scientific and commercial throughput computing. IMPACT Technical Report, Center for Reliable and High-Performance Computing, University of Illinois at Urbana-Champaign.
Zhenyu Sun , Xiuyuan Bi , Hai (Helen) Li , Weng-Fai Wong , Zhong-Liang Ong , Xiaochun Zhu , Wenqing Wu, Multi retention level STT-RAM cache designs with a dynamic refresh scheme, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155659]
I-Jui Sung , John A. Stratton , Wen-Mei W. Hwu, Data layout transformation exploiting memory-level parallelism in structured grid many-core applications, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854336]
David Tarjan , Kevin Skadron, The Sharing Tracker: Using Ideas from Cache Coherence Hardware to Reduce Off-Chip Memory Traffic with Non-Coherent Caches, Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, p.1-10, November 13-19, 2010[doi>10.1109/SC.2010.54]
Rangharajan Venkatesan , Shankar Ganesh Ramasubramanian , Swagath Venkataramani , Kaushik Roy , Anand Raghunathan, STAG: spintronic-tape architecture for GPGPU cache hierarchies, Proceeding of the 41st annual international symposium on Computer architecuture, June 14-18, 2014, Minneapolis, Minnesota, USA
Jue Wang , Xiangyu Dong , Yuan Xie , Norman P. Jouppi, i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.234-245, February 23-27, 2013[doi>10.1109/HPCA.2013.6522322]
Chris Wilkerson , Alaa R. Alameldeen , Zeshan Chishti , Wei Wu , Dinesh Somasekhar , Shih-lien Lu, Reducing cache power with low-cost, multi-bit error-correcting codes, ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1815973]
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Yuan Xie, Power and performance of read-write aware hybrid caches with non-volatile memories, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Yi Yang , Ping Xiang , Jingfei Kong , Huiyang Zhou, A GPGPU compiler for memory optimization and parallelism management, ACM SIGPLAN Notices, v.45 n.6, June 2010[doi>10.1145/1809028.1806606]
Yi Yang , Ping Xiang , Mike Mantor , Norm Rubin , Huiyang Zhou, Shared memory multiplexing: a novel way to improve GPGPU throughput, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370858]
Doe Hyun Yoon , Naveen Muralimanohar , Jichuan Chang , Parthasarathy Ranganathan , Norman P. Jouppi , Mattan Erez, FREE-p: Protecting non-volatile memory against both hard and soft errors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.466-477, February 12-16, 2011
Doe Hyun Yoon , Mattan Erez, Flexible cache error protection using an ECC FIFO, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654109]
Doe Hyun Yoon , Mattan Erez, Memory mapped ECC: low-cost error protection for last level caches, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555771]
Vinson Young , Prashant J. Nair , Moinuddin K. Qureshi, DEUCE: Write-Efficient Encryption for Non-Volatile Memories, Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, March 14-18, 2015, Istanbul, Turkey[doi>10.1145/2694344.2694387]
Eddy Z. Zhang , Yunlian Jiang , Ziyu Guo , Xipeng Shen, Streamlining GPU applications on the fly: thread divergence elimination through runtime thread-data remapping, Proceedings of the 24th ACM International Conference on Supercomputing, June 02-04, 2010, Tsukuba, Ibaraki, Japan[doi>10.1145/1810085.1810104]
Jishen Zhao , Cong Xu , Yuan Xie, Bandwidth-aware reconfigurable cache design with hybrid memory technologies, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, Energy reduction for STT-RAM using early write termination, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687448]
