{"auto_keywords": [{"score": 0.003738502710504415, "phrase": "circuit_models"}, {"score": 0.0036144035798673967, "phrase": "suitable_levels"}, {"score": 0.0030017207229983385, "phrase": "abstract_models"}, {"score": 0.002853396755102163, "phrase": "formal_verification"}, {"score": 0.002758597251689795, "phrase": "system-level_simulation"}, {"score": 0.00266693888510356, "phrase": "transistor-level_simulation_traces"}, {"score": 0.0022906498741695094, "phrase": "proposed_methodology"}, {"score": 0.0021773853011112882, "phrase": "switched_capacitor_integrator"}, {"score": 0.0021049977753042253, "phrase": "pll_phase_detector"}], "paper_keywords": ["Formal methods", " hybrid Petri nets", " analog/mixed-signal circuits", " abstract model generation"], "paper_abstract": "Verification of analog/mixed-signal (AMS) circuits is complicated by the difficulty of obtaining circuit models at suitable levels of abstraction. We propose a method to automatically generate abstract models suitable for formal verification and system-level simulation from transistor-level simulation traces. This paper discusses the application of the proposed methodology to a switched capacitor integrator and PLL phase detector.", "paper_title": "ANALOG/MIXED-SIGNAL CIRCUIT VERIFICATION USING MODELS GENERATED FROM SIMULATION TRACES", "paper_id": "WOS:000276154400005"}