#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5dd83e182180 .scope module, "mt_cpu_tb" "mt_cpu_tb" 2 1;
 .timescale 0 0;
P_0x5dd83e111470 .param/l "ADDRESS_WIDTH" 0 2 2, +C4<00000000000000000000000000100000>;
P_0x5dd83e1114b0 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
v0x5dd83e1a51b0_0 .var "clk", 0 0;
v0x5dd83e1a5270_0 .net "pcw", 31 0, L_0x5dd83e1b9630;  1 drivers
v0x5dd83e1a5330_0 .net "result", 31 0, L_0x5dd83e1b95c0;  1 drivers
v0x5dd83e1a53d0_0 .var "rst", 0 0;
S_0x5dd83e08e7b0 .scope module, "dut" "mt_cpu" 2 10, 3 1 0, S_0x5dd83e182180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /OUTPUT 32 "pcw";
P_0x5dd83e181e00 .param/l "ADDRESS_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x5dd83e181e40 .param/l "BITS_THREADS" 0 3 5, +C4<00000000000000000000000000000011>;
P_0x5dd83e181e80 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
P_0x5dd83e181ec0 .param/l "NUM_THREADS" 0 3 4, +C4<00000000000000000000000000001000>;
L_0x5dd83e1b95c0 .functor BUFZ 32, v0x5dd83e19efc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7af96a86e528 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5dd83e19fdb0_0 .net/2u *"_ivl_12", 31 0, L_0x7af96a86e528;  1 drivers
v0x5dd83e19feb0_0 .net "adder_src_d_i", 0 0, L_0x5dd83e1b60d0;  1 drivers
v0x5dd83e19ff70_0 .net "adder_src_d_o", 0 0, v0x5dd83e14ff30_0;  1 drivers
v0x5dd83e1a0010_0 .net "alu_control_d_i", 3 0, L_0x5dd83e1b6420;  1 drivers
v0x5dd83e1a00b0_0 .net "alu_control_d_o", 3 0, v0x5dd83e154ae0_0;  1 drivers
v0x5dd83e1a01a0_0 .net "alu_result_e_i", 31 0, v0x5dd83e192f90_0;  1 drivers
v0x5dd83e1a0260_0 .net "alu_result_e_o", 31 0, v0x5dd83e190070_0;  1 drivers
v0x5dd83e1a0320_0 .net "alu_result_m_i", 31 0, L_0x5dd83e1b9120;  1 drivers
v0x5dd83e1a0430_0 .net "alu_result_m_o", 31 0, v0x5dd83e19d280_0;  1 drivers
v0x5dd83e1a0580_0 .net "alu_result_w_i", 31 0, v0x5dd83e19efc0_0;  1 drivers
v0x5dd83e1a06d0_0 .net "alu_src_a_d_i", 0 0, L_0x5dd83e1b5e30;  1 drivers
v0x5dd83e1a0770_0 .net "alu_src_a_d_o", 0 0, v0x5dd83e1616f0_0;  1 drivers
v0x5dd83e1a0810_0 .net "alu_src_b_d_i", 0 0, L_0x5dd83e1b5fa0;  1 drivers
v0x5dd83e1a08b0_0 .net "alu_src_b_d_o", 0 0, v0x5dd83e187f40_0;  1 drivers
v0x5dd83e1a0950_0 .net "branch_d_i", 0 0, L_0x5dd83e1b5d00;  1 drivers
v0x5dd83e1a09f0_0 .net "branch_d_o", 0 0, v0x5dd83e1880c0_0;  1 drivers
v0x5dd83e1a0a90_0 .net "clk", 0 0, v0x5dd83e1a51b0_0;  1 drivers
v0x5dd83e1a0c40_0 .net "funct3_d_i", 2 0, L_0x5dd83e1b7ae0;  1 drivers
v0x5dd83e1a0d00_0 .net "funct3_d_o", 2 0, v0x5dd83e1884a0_0;  1 drivers
v0x5dd83e1a0e10_0 .net "funct3_e_i", 2 0, L_0x5dd83e1b88f0;  1 drivers
v0x5dd83e1a0f20_0 .net "funct3_e_o", 2 0, v0x5dd83e1904a0_0;  1 drivers
v0x5dd83e1a0fe0_0 .net "imm_val_d_i", 31 0, v0x5dd83e18b900_0;  1 drivers
v0x5dd83e1a10a0_0 .net "imm_val_d_o", 31 0, v0x5dd83e188660_0;  1 drivers
v0x5dd83e1a1160_0 .net "instr_f_i", 31 0, L_0x5dd83e160270;  1 drivers
v0x5dd83e1a1220_0 .net "instr_f_o", 31 0, v0x5dd83e196910_0;  1 drivers
v0x5dd83e1a12e0_0 .net "jump_d_i", 0 0, L_0x5dd83e1b5b40;  1 drivers
v0x5dd83e1a1380_0 .net "jump_d_o", 0 0, v0x5dd83e188800_0;  1 drivers
v0x5dd83e1a1470_0 .net "mem_write_d_i", 0 0, L_0x5dd83e1b5a10;  1 drivers
v0x5dd83e1a1510_0 .net "mem_write_d_o", 0 0, v0x5dd83e188980_0;  1 drivers
v0x5dd83e1a1600_0 .net "mem_write_e_i", 0 0, L_0x5dd83e1b87d0;  1 drivers
v0x5dd83e1a16f0_0 .net "mem_write_e_o", 0 0, v0x5dd83e190640_0;  1 drivers
v0x5dd83e1a1790_0 .net "pc_d_i", 31 0, L_0x5dd83e1b7350;  1 drivers
v0x5dd83e1a18a0_0 .net "pc_d_o", 31 0, v0x5dd83e188b20_0;  1 drivers
v0x5dd83e1a1c00_0 .net "pc_f_i", 31 0, L_0x5dd83e0c7e80;  1 drivers
v0x5dd83e1a1cc0_0 .net "pc_f_o", 31 0, v0x5dd83e196ae0_0;  1 drivers
v0x5dd83e1a1dd0_0 .net "pc_plus4_d_i", 31 0, L_0x5dd83e1b6b80;  1 drivers
v0x5dd83e1a1ee0_0 .net "pc_plus4_d_o", 31 0, v0x5dd83e188ce0_0;  1 drivers
v0x5dd83e1a1ff0_0 .net "pc_plus4_e_i", 31 0, L_0x5dd83e1b8880;  1 drivers
v0x5dd83e1a2100_0 .net "pc_plus4_e_o", 31 0, v0x5dd83e1907e0_0;  1 drivers
v0x5dd83e1a2210_0 .net "pc_plus4_f_i", 31 0, L_0x5dd83e1b5610;  1 drivers
v0x5dd83e1a2320_0 .net "pc_plus4_f_o", 31 0, v0x5dd83e196c90_0;  1 drivers
v0x5dd83e1a2430_0 .net "pc_plus4_m_i", 31 0, L_0x5dd83e1b9230;  1 drivers
v0x5dd83e1a2540_0 .net "pc_plus4_m_o", 31 0, v0x5dd83e19d660_0;  1 drivers
v0x5dd83e1a2600_0 .net "pc_src_e_i", 0 0, L_0x5dd83e1b8580;  1 drivers
v0x5dd83e1a26a0_0 .net "pc_target_e_i", 31 0, L_0x5dd83e1b8210;  1 drivers
v0x5dd83e1a27f0_0 .net "pcw", 31 0, L_0x5dd83e1b9630;  alias, 1 drivers
RS_0x7af96a8b74c8 .resolv tri, L_0x5dd83e1b6c30, L_0x5dd83e1b75a0;
v0x5dd83e1a28d0_0 .net8 "rd1_d_i", 31 0, RS_0x7af96a8b74c8;  2 drivers
v0x5dd83e1a2990_0 .net "rd1_d_o", 31 0, v0x5dd83e188ea0_0;  1 drivers
o0x7af96a8b7528 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5dd83e1a2ae0_0 .net "rd2_d_i", 31 0, o0x7af96a8b7528;  0 drivers
v0x5dd83e1a2ba0_0 .net "rd2_d_o", 31 0, v0x5dd83e189060_0;  1 drivers
v0x5dd83e1a2c60_0 .net "rd_d_i", 4 0, L_0x5dd83e1b7d10;  1 drivers
v0x5dd83e1a2d20_0 .net "rd_d_o", 4 0, v0x5dd83e189220_0;  1 drivers
v0x5dd83e1a2de0_0 .net "rd_e_i", 4 0, L_0x5dd83e1b8a40;  1 drivers
v0x5dd83e1a2ef0_0 .net "rd_e_o", 4 0, v0x5dd83e1909a0_0;  1 drivers
v0x5dd83e1a3000_0 .net "rd_m_i", 4 0, L_0x5dd83e1b9190;  1 drivers
v0x5dd83e1a3110_0 .net "rd_m_o", 4 0, v0x5dd83e19d810_0;  1 drivers
v0x5dd83e1a3220_0 .net "rd_w_i", 4 0, L_0x5dd83e1b9350;  1 drivers
v0x5dd83e1a32e0_0 .net "read_data_m_i", 31 0, v0x5dd83e19b670_0;  1 drivers
v0x5dd83e1a33a0_0 .net "read_data_m_o", 31 0, v0x5dd83e19da20_0;  1 drivers
v0x5dd83e1a3460_0 .net "reg_write_d_i", 0 0, L_0x5dd83e1b57b0;  1 drivers
v0x5dd83e1a3500_0 .net "reg_write_d_o", 0 0, v0x5dd83e1893c0_0;  1 drivers
v0x5dd83e1a35f0_0 .net "reg_write_e_i", 0 0, L_0x5dd83e1b86f0;  1 drivers
v0x5dd83e1a36e0_0 .net "reg_write_e_o", 0 0, v0x5dd83e190b40_0;  1 drivers
v0x5dd83e1a37d0_0 .net "reg_write_m_i", 0 0, L_0x5dd83e1b9040;  1 drivers
v0x5dd83e1a38c0_0 .net "reg_write_m_o", 0 0, v0x5dd83e19dba0_0;  1 drivers
v0x5dd83e1a3dc0_0 .net "reg_write_w_i", 0 0, L_0x5dd83e1b93c0;  1 drivers
v0x5dd83e1a3e60_0 .net "res_src_d_i", 1 0, L_0x5dd83e1b58e0;  1 drivers
v0x5dd83e1a3f00_0 .net "res_src_d_o", 1 0, v0x5dd83e189770_0;  1 drivers
v0x5dd83e1a3ff0_0 .net "res_src_e_i", 1 0, L_0x5dd83e1b8760;  1 drivers
v0x5dd83e1a40e0_0 .net "res_src_e_o", 1 0, v0x5dd83e190ce0_0;  1 drivers
v0x5dd83e1a41d0_0 .net "result", 31 0, L_0x5dd83e1b95c0;  alias, 1 drivers
v0x5dd83e1a4270_0 .net "result_src_m_i", 1 0, L_0x5dd83e1b90b0;  1 drivers
v0x5dd83e1a4360_0 .net "result_src_m_o", 1 0, v0x5dd83e19dd30_0;  1 drivers
v0x5dd83e1a4400_0 .net "rs1_d_i", 4 0, L_0x5dd83e1b7b80;  1 drivers
v0x5dd83e1a44f0_0 .net "rs1_d_o", 4 0, v0x5dd83e189930_0;  1 drivers
v0x5dd83e1a45e0_0 .net "rs2_d_i", 4 0, L_0x5dd83e1b7c70;  1 drivers
v0x5dd83e1a46d0_0 .net "rs2_d_o", 4 0, v0x5dd83e189af0_0;  1 drivers
v0x5dd83e1a47c0_0 .net "rst", 0 0, v0x5dd83e1a53d0_0;  1 drivers
v0x5dd83e1a4860_0 .net "tid_d_i", 2 0, L_0x5dd83e1b7e10;  1 drivers
v0x5dd83e1a4950_0 .net "tid_d_o", 2 0, v0x5dd83e189cb0_0;  1 drivers
v0x5dd83e1a4a40_0 .net "tid_e_i", 2 0, L_0x5dd83e1b8ab0;  1 drivers
v0x5dd83e1a4b70_0 .net "tid_e_o", 2 0, v0x5dd83e190fb0_0;  1 drivers
v0x5dd83e1a4c10_0 .net "tid_f_i", 2 0, L_0x5dd83e1b5740;  1 drivers
v0x5dd83e1a4d00_0 .net "tid_f_o", 2 0, v0x5dd83e196e40_0;  1 drivers
v0x5dd83e1a4da0_0 .net "tid_m_i", 2 0, L_0x5dd83e1b92a0;  1 drivers
v0x5dd83e1a4e90_0 .net "tid_m_o", 2 0, v0x5dd83e19dee0_0;  1 drivers
v0x5dd83e1a4f80_0 .net "tid_w_i", 2 0, L_0x5dd83e1b94c0;  1 drivers
v0x5dd83e1a5020_0 .net "write_data_e_i", 31 0, L_0x5dd83e1b8680;  1 drivers
v0x5dd83e1a5110_0 .net "write_data_e_o", 31 0, v0x5dd83e191170_0;  1 drivers
L_0x5dd83e1b9630 .arith/sub 32, v0x5dd83e19d660_0, L_0x7af96a86e528;
S_0x5dd83e180b70 .scope module, "de" "pl_reg_de" 3 155, 4 1 0, S_0x5dd83e08e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_d_i";
    .port_info 4 /INPUT 2 "res_src_d_i";
    .port_info 5 /INPUT 1 "mem_write_d_i";
    .port_info 6 /INPUT 1 "jump_d_i";
    .port_info 7 /INPUT 1 "branch_d_i";
    .port_info 8 /INPUT 4 "alu_control_d_i";
    .port_info 9 /INPUT 3 "funct3_d_i";
    .port_info 10 /INPUT 1 "alu_src_b_d_i";
    .port_info 11 /INPUT 1 "alu_src_a_d_i";
    .port_info 12 /INPUT 1 "adder_src_d_i";
    .port_info 13 /INPUT 32 "rd1_d_i";
    .port_info 14 /INPUT 32 "rd2_d_i";
    .port_info 15 /INPUT 32 "pc_d_i";
    .port_info 16 /INPUT 5 "rs1_d_i";
    .port_info 17 /INPUT 5 "rs2_d_i";
    .port_info 18 /INPUT 5 "rd_d_i";
    .port_info 19 /INPUT 32 "imm_val_d_i";
    .port_info 20 /INPUT 32 "pc_plus4_d_i";
    .port_info 21 /INPUT 3 "tid_d_i";
    .port_info 22 /OUTPUT 1 "reg_write_d_o";
    .port_info 23 /OUTPUT 2 "res_src_d_o";
    .port_info 24 /OUTPUT 1 "mem_write_d_o";
    .port_info 25 /OUTPUT 1 "jump_d_o";
    .port_info 26 /OUTPUT 1 "branch_d_o";
    .port_info 27 /OUTPUT 4 "alu_control_d_o";
    .port_info 28 /OUTPUT 3 "funct3_d_o";
    .port_info 29 /OUTPUT 1 "alu_src_b_d_o";
    .port_info 30 /OUTPUT 1 "alu_src_a_d_o";
    .port_info 31 /OUTPUT 1 "adder_src_d_o";
    .port_info 32 /OUTPUT 32 "rd1_d_o";
    .port_info 33 /OUTPUT 32 "rd2_d_o";
    .port_info 34 /OUTPUT 32 "pc_d_o";
    .port_info 35 /OUTPUT 5 "rs1_d_o";
    .port_info 36 /OUTPUT 5 "rs2_d_o";
    .port_info 37 /OUTPUT 5 "rd_d_o";
    .port_info 38 /OUTPUT 32 "imm_val_d_o";
    .port_info 39 /OUTPUT 32 "pc_plus4_d_o";
    .port_info 40 /OUTPUT 3 "tid_d_o";
P_0x5dd83e049aa0 .param/l "ADDRESS_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x5dd83e049ae0 .param/l "BITS_THREADS" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x5dd83e049b20 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
v0x5dd83e17c470_0 .net "adder_src_d_i", 0 0, L_0x5dd83e1b60d0;  alias, 1 drivers
v0x5dd83e14ff30_0 .var "adder_src_d_o", 0 0;
v0x5dd83e1511b0_0 .net "alu_control_d_i", 3 0, L_0x5dd83e1b6420;  alias, 1 drivers
v0x5dd83e154ae0_0 .var "alu_control_d_o", 3 0;
v0x5dd83e173a80_0 .net "alu_src_a_d_i", 0 0, L_0x5dd83e1b5e30;  alias, 1 drivers
v0x5dd83e1616f0_0 .var "alu_src_a_d_o", 0 0;
v0x5dd83e0f8300_0 .net "alu_src_b_d_i", 0 0, L_0x5dd83e1b5fa0;  alias, 1 drivers
v0x5dd83e187f40_0 .var "alu_src_b_d_o", 0 0;
v0x5dd83e188000_0 .net "branch_d_i", 0 0, L_0x5dd83e1b5d00;  alias, 1 drivers
v0x5dd83e1880c0_0 .var "branch_d_o", 0 0;
v0x5dd83e188180_0 .net "clk", 0 0, v0x5dd83e1a51b0_0;  alias, 1 drivers
v0x5dd83e188240_0 .net "clr", 0 0, v0x5dd83e1a53d0_0;  alias, 1 drivers
L_0x7af96a86e3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd83e188300_0 .net "en", 0 0, L_0x7af96a86e3c0;  1 drivers
v0x5dd83e1883c0_0 .net "funct3_d_i", 14 12, L_0x5dd83e1b7ae0;  alias, 1 drivers
v0x5dd83e1884a0_0 .var "funct3_d_o", 14 12;
v0x5dd83e188580_0 .net "imm_val_d_i", 31 0, v0x5dd83e18b900_0;  alias, 1 drivers
v0x5dd83e188660_0 .var "imm_val_d_o", 31 0;
v0x5dd83e188740_0 .net "jump_d_i", 0 0, L_0x5dd83e1b5b40;  alias, 1 drivers
v0x5dd83e188800_0 .var "jump_d_o", 0 0;
v0x5dd83e1888c0_0 .net "mem_write_d_i", 0 0, L_0x5dd83e1b5a10;  alias, 1 drivers
v0x5dd83e188980_0 .var "mem_write_d_o", 0 0;
v0x5dd83e188a40_0 .net "pc_d_i", 31 0, L_0x5dd83e1b7350;  alias, 1 drivers
v0x5dd83e188b20_0 .var "pc_d_o", 31 0;
v0x5dd83e188c00_0 .net "pc_plus4_d_i", 31 0, L_0x5dd83e1b6b80;  alias, 1 drivers
v0x5dd83e188ce0_0 .var "pc_plus4_d_o", 31 0;
v0x5dd83e188dc0_0 .net8 "rd1_d_i", 31 0, RS_0x7af96a8b74c8;  alias, 2 drivers
v0x5dd83e188ea0_0 .var "rd1_d_o", 31 0;
v0x5dd83e188f80_0 .net "rd2_d_i", 31 0, o0x7af96a8b7528;  alias, 0 drivers
v0x5dd83e189060_0 .var "rd2_d_o", 31 0;
v0x5dd83e189140_0 .net "rd_d_i", 4 0, L_0x5dd83e1b7d10;  alias, 1 drivers
v0x5dd83e189220_0 .var "rd_d_o", 4 0;
v0x5dd83e189300_0 .net "reg_write_d_i", 0 0, L_0x5dd83e1b57b0;  alias, 1 drivers
v0x5dd83e1893c0_0 .var "reg_write_d_o", 0 0;
v0x5dd83e189690_0 .net "res_src_d_i", 1 0, L_0x5dd83e1b58e0;  alias, 1 drivers
v0x5dd83e189770_0 .var "res_src_d_o", 1 0;
v0x5dd83e189850_0 .net "rs1_d_i", 4 0, L_0x5dd83e1b7b80;  alias, 1 drivers
v0x5dd83e189930_0 .var "rs1_d_o", 4 0;
v0x5dd83e189a10_0 .net "rs2_d_i", 4 0, L_0x5dd83e1b7c70;  alias, 1 drivers
v0x5dd83e189af0_0 .var "rs2_d_o", 4 0;
v0x5dd83e189bd0_0 .net "tid_d_i", 2 0, L_0x5dd83e1b7e10;  alias, 1 drivers
v0x5dd83e189cb0_0 .var "tid_d_o", 2 0;
E_0x5dd83e0f9ab0 .event posedge, v0x5dd83e188180_0;
S_0x5dd83e086210 .scope module, "decode_stage" "decode" 3 121, 5 23 0, S_0x5dd83e08e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_w";
    .port_info 2 /INPUT 32 "result_w";
    .port_info 3 /INPUT 5 "rd_w";
    .port_info 4 /INPUT 32 "pc_f";
    .port_info 5 /INPUT 32 "pc_plus4_f";
    .port_info 6 /INPUT 32 "instr_f";
    .port_info 7 /INPUT 3 "tid_f";
    .port_info 8 /INPUT 3 "tid_w";
    .port_info 9 /OUTPUT 1 "reg_write_d";
    .port_info 10 /OUTPUT 2 "res_src_d";
    .port_info 11 /OUTPUT 1 "mem_write_d";
    .port_info 12 /OUTPUT 1 "jump_d";
    .port_info 13 /OUTPUT 1 "branch_d";
    .port_info 14 /OUTPUT 4 "alu_control_d";
    .port_info 15 /OUTPUT 3 "funct3_d";
    .port_info 16 /OUTPUT 1 "alu_src_b_d";
    .port_info 17 /OUTPUT 1 "alu_src_a_d";
    .port_info 18 /OUTPUT 1 "adder_src_d";
    .port_info 19 /OUTPUT 32 "rd1_d";
    .port_info 20 /OUTPUT 32 "rd2_d";
    .port_info 21 /OUTPUT 32 "pc_d";
    .port_info 22 /OUTPUT 5 "rs1_d";
    .port_info 23 /OUTPUT 5 "rs2_d";
    .port_info 24 /OUTPUT 5 "rd_d";
    .port_info 25 /OUTPUT 32 "imm_val_d";
    .port_info 26 /OUTPUT 32 "pc_plus4_d";
    .port_info 27 /OUTPUT 3 "tid_d";
P_0x5dd83e181cf0 .param/l "ADDRESS_WIDTH" 0 5 24, +C4<00000000000000000000000000100000>;
P_0x5dd83e181d30 .param/l "BITS_THREADS" 0 5 27, +C4<00000000000000000000000000000011>;
P_0x5dd83e181d70 .param/l "DATA_WIDTH" 0 5 25, +C4<00000000000000000000000000100000>;
P_0x5dd83e181db0 .param/l "NUM_THREADS" 0 5 26, +C4<00000000000000000000000000001000>;
L_0x5dd83e1b7350 .functor BUFZ 32, v0x5dd83e196ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd83e1b6b80 .functor BUFZ 32, v0x5dd83e196c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd83e1b7e10 .functor BUFZ 3, v0x5dd83e196e40_0, C4<000>, C4<000>, C4<000>;
v0x5dd83e18e010_0 .net "adder_src_d", 0 0, L_0x5dd83e1b60d0;  alias, 1 drivers
v0x5dd83e18e0d0_0 .net "alu_control_d", 3 0, L_0x5dd83e1b6420;  alias, 1 drivers
v0x5dd83e18e1e0_0 .net "alu_src_a_d", 0 0, L_0x5dd83e1b5e30;  alias, 1 drivers
v0x5dd83e18e2d0_0 .net "alu_src_b_d", 0 0, L_0x5dd83e1b5fa0;  alias, 1 drivers
v0x5dd83e18e3c0_0 .net "branch_d", 0 0, L_0x5dd83e1b5d00;  alias, 1 drivers
v0x5dd83e18e500_0 .net "clk", 0 0, v0x5dd83e1a51b0_0;  alias, 1 drivers
v0x5dd83e18e5f0_0 .net "funct3_d", 2 0, L_0x5dd83e1b7ae0;  alias, 1 drivers
v0x5dd83e18e690_0 .net "imm_src_d", 2 0, L_0x5dd83e1b6310;  1 drivers
v0x5dd83e18e780_0 .net "imm_val_d", 31 0, v0x5dd83e18b900_0;  alias, 1 drivers
v0x5dd83e18e840_0 .net "instr_f", 31 0, v0x5dd83e196910_0;  alias, 1 drivers
v0x5dd83e18e920_0 .net "jump_d", 0 0, L_0x5dd83e1b5b40;  alias, 1 drivers
v0x5dd83e18ea10_0 .net "mem_write_d", 0 0, L_0x5dd83e1b5a10;  alias, 1 drivers
v0x5dd83e18eb00_0 .net "pc_d", 31 0, L_0x5dd83e1b7350;  alias, 1 drivers
v0x5dd83e18ebc0_0 .net "pc_f", 31 0, v0x5dd83e196ae0_0;  alias, 1 drivers
v0x5dd83e18ec80_0 .net "pc_plus4_d", 31 0, L_0x5dd83e1b6b80;  alias, 1 drivers
v0x5dd83e18ed40_0 .net "pc_plus4_f", 31 0, v0x5dd83e196c90_0;  alias, 1 drivers
v0x5dd83e18ee00_0 .net8 "rd1_d", 31 0, RS_0x7af96a8b74c8;  alias, 2 drivers
v0x5dd83e18ef10_0 .net "rd2_d", 31 0, o0x7af96a8b7528;  alias, 0 drivers
v0x5dd83e18f020_0 .net "rd_d", 4 0, L_0x5dd83e1b7d10;  alias, 1 drivers
v0x5dd83e18f0e0_0 .net "rd_w", 4 0, L_0x5dd83e1b9350;  alias, 1 drivers
v0x5dd83e18f180_0 .net "reg_write_d", 0 0, L_0x5dd83e1b57b0;  alias, 1 drivers
v0x5dd83e18f270_0 .net "reg_write_w", 0 0, L_0x5dd83e1b93c0;  alias, 1 drivers
v0x5dd83e18f310_0 .net "res_src_d", 1 0, L_0x5dd83e1b58e0;  alias, 1 drivers
v0x5dd83e18f400_0 .net "result_w", 31 0, v0x5dd83e19efc0_0;  alias, 1 drivers
v0x5dd83e18f4a0_0 .net "rs1_d", 4 0, L_0x5dd83e1b7b80;  alias, 1 drivers
v0x5dd83e18f540_0 .net "rs2_d", 4 0, L_0x5dd83e1b7c70;  alias, 1 drivers
v0x5dd83e18f5e0_0 .net "tid_d", 2 0, L_0x5dd83e1b7e10;  alias, 1 drivers
v0x5dd83e18f680_0 .net "tid_f", 2 0, v0x5dd83e196e40_0;  alias, 1 drivers
v0x5dd83e18f720_0 .net "tid_w", 2 0, L_0x5dd83e1b94c0;  alias, 1 drivers
L_0x5dd83e1b6490 .part v0x5dd83e196910_0, 0, 7;
L_0x5dd83e1b6530 .part v0x5dd83e196910_0, 12, 3;
L_0x5dd83e1b6660 .part v0x5dd83e196910_0, 30, 1;
L_0x5dd83e1b77b0 .part v0x5dd83e196910_0, 15, 5;
L_0x5dd83e1b7850 .part v0x5dd83e196910_0, 20, 5;
L_0x5dd83e1b78f0 .part v0x5dd83e196910_0, 7, 25;
L_0x5dd83e1b7ae0 .part v0x5dd83e196910_0, 12, 3;
L_0x5dd83e1b7b80 .part v0x5dd83e196910_0, 15, 5;
L_0x5dd83e1b7c70 .part v0x5dd83e196910_0, 20, 5;
L_0x5dd83e1b7d10 .part v0x5dd83e196910_0, 7, 5;
S_0x5dd83e086e50 .scope module, "cu" "control_unit" 5 63, 6 1 0, S_0x5dd83e086210;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 1 "reg_write_d";
    .port_info 4 /OUTPUT 2 "res_src_d";
    .port_info 5 /OUTPUT 1 "mem_write_d";
    .port_info 6 /OUTPUT 1 "jump_d";
    .port_info 7 /OUTPUT 1 "branch_d";
    .port_info 8 /OUTPUT 4 "alu_control_d";
    .port_info 9 /OUTPUT 1 "alu_src_b_d";
    .port_info 10 /OUTPUT 1 "alu_src_a_d";
    .port_info 11 /OUTPUT 1 "adder_src_d";
    .port_info 12 /OUTPUT 3 "imm_src_d";
L_0x5dd83e1b6420 .functor BUFZ 4, v0x5dd83e18abd0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5dd83e18a8e0_0 .net *"_ivl_11", 11 0, v0x5dd83e18af00_0;  1 drivers
v0x5dd83e18a9e0_0 .net "adder_src_d", 0 0, L_0x5dd83e1b60d0;  alias, 1 drivers
v0x5dd83e18aad0_0 .net "alu_control_d", 3 0, L_0x5dd83e1b6420;  alias, 1 drivers
v0x5dd83e18abd0_0 .var "alu_controls", 3 0;
v0x5dd83e18ac70_0 .net "alu_src_a_d", 0 0, L_0x5dd83e1b5e30;  alias, 1 drivers
v0x5dd83e18ad60_0 .net "alu_src_b_d", 0 0, L_0x5dd83e1b5fa0;  alias, 1 drivers
v0x5dd83e18ae30_0 .net "branch_d", 0 0, L_0x5dd83e1b5d00;  alias, 1 drivers
v0x5dd83e18af00_0 .var "controls", 11 0;
v0x5dd83e18afa0_0 .net "funct3", 14 12, L_0x5dd83e1b6530;  1 drivers
v0x5dd83e18b040_0 .net "funct7b5", 0 0, L_0x5dd83e1b6660;  1 drivers
v0x5dd83e18b100_0 .net "imm_src_d", 2 0, L_0x5dd83e1b6310;  alias, 1 drivers
v0x5dd83e18b1e0_0 .net "jump_d", 0 0, L_0x5dd83e1b5b40;  alias, 1 drivers
v0x5dd83e18b2b0_0 .net "mem_write_d", 0 0, L_0x5dd83e1b5a10;  alias, 1 drivers
v0x5dd83e18b380_0 .net "op", 6 0, L_0x5dd83e1b6490;  1 drivers
v0x5dd83e18b420_0 .net "reg_write_d", 0 0, L_0x5dd83e1b57b0;  alias, 1 drivers
v0x5dd83e18b4f0_0 .net "res_src_d", 1 0, L_0x5dd83e1b58e0;  alias, 1 drivers
E_0x5dd83e0f9fb0 .event edge, v0x5dd83e18b380_0, v0x5dd83e18afa0_0, v0x5dd83e18b040_0;
E_0x5dd83e06c190 .event edge, v0x5dd83e18b380_0;
L_0x5dd83e1b57b0 .part v0x5dd83e18af00_0, 11, 1;
L_0x5dd83e1b58e0 .part v0x5dd83e18af00_0, 9, 2;
L_0x5dd83e1b5a10 .part v0x5dd83e18af00_0, 8, 1;
L_0x5dd83e1b5b40 .part v0x5dd83e18af00_0, 7, 1;
L_0x5dd83e1b5d00 .part v0x5dd83e18af00_0, 6, 1;
L_0x5dd83e1b5e30 .part v0x5dd83e18af00_0, 5, 1;
L_0x5dd83e1b5fa0 .part v0x5dd83e18af00_0, 4, 1;
L_0x5dd83e1b60d0 .part v0x5dd83e18af00_0, 3, 1;
L_0x5dd83e1b6310 .part v0x5dd83e18af00_0, 0, 3;
S_0x5dd83e089390 .scope module, "imex" "imm_ext" 5 92, 7 23 0, S_0x5dd83e086210;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "imm_type";
    .port_info 2 /OUTPUT 32 "imm_val";
v0x5dd83e18b7f0_0 .net "imm_type", 2 0, L_0x5dd83e1b6310;  alias, 1 drivers
v0x5dd83e18b900_0 .var "imm_val", 31 0;
v0x5dd83e18b9d0_0 .net "instr", 31 7, L_0x5dd83e1b78f0;  1 drivers
E_0x5dd83e182500 .event edge, v0x5dd83e18b100_0, v0x5dd83e18b9d0_0;
S_0x5dd83e089b90 .scope module, "rf" "mt_reg_file" 5 79, 8 1 0, S_0x5dd83e086210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 3 "tid_read";
    .port_info 3 /INPUT 3 "tid_write";
    .port_info 4 /INPUT 5 "a1";
    .port_info 5 /INPUT 5 "a2";
    .port_info 6 /INPUT 5 "a3";
    .port_info 7 /INPUT 32 "wd3";
    .port_info 8 /OUTPUT 32 "rd1";
    .port_info 9 /OUTPUT 32 "rd2";
P_0x5dd83e18bba0 .param/l "ADDRESS_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x5dd83e18bbe0 .param/l "BITS_THREADS" 0 8 3, +C4<00000000000000000000000000000011>;
P_0x5dd83e18bc20 .param/l "DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
P_0x5dd83e18bc60 .param/l "NUM_THREADS" 0 8 2, +C4<00000000000000000000000000001000>;
L_0x7af96a86e0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5dd83e18beb0_0 .net/2u *"_ivl_0", 4 0, L_0x7af96a86e0f0;  1 drivers
L_0x7af96a86e180 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd83e18bf70_0 .net *"_ivl_11", 32 0, L_0x7af96a86e180;  1 drivers
L_0x7af96a86e1c8 .functor BUFT 1, C4<000000000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5dd83e18c050_0 .net/2u *"_ivl_12", 35 0, L_0x7af96a86e1c8;  1 drivers
v0x5dd83e18c140_0 .net *"_ivl_15", 35 0, L_0x5dd83e1b6970;  1 drivers
v0x5dd83e18c220_0 .net *"_ivl_16", 35 0, L_0x5dd83e1b6a40;  1 drivers
L_0x7af96a86e210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd83e18c350_0 .net *"_ivl_19", 30 0, L_0x7af96a86e210;  1 drivers
v0x5dd83e18c430_0 .net *"_ivl_2", 0 0, L_0x5dd83e1b6700;  1 drivers
v0x5dd83e18c4f0_0 .net *"_ivl_20", 35 0, L_0x5dd83e1b6ae0;  1 drivers
L_0x7af96a86e258 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5dd83e18c5d0_0 .net/2u *"_ivl_24", 4 0, L_0x7af96a86e258;  1 drivers
v0x5dd83e18c6b0_0 .net *"_ivl_26", 0 0, L_0x5dd83e1b6e90;  1 drivers
L_0x7af96a86e2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd83e18c770_0 .net/2u *"_ivl_28", 31 0, L_0x7af96a86e2a0;  1 drivers
v0x5dd83e18c850_0 .net *"_ivl_30", 31 0, L_0x5dd83e1b6f80;  1 drivers
v0x5dd83e18c930_0 .net *"_ivl_32", 35 0, L_0x5dd83e1b7020;  1 drivers
L_0x7af96a86e2e8 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd83e18ca10_0 .net *"_ivl_35", 32 0, L_0x7af96a86e2e8;  1 drivers
L_0x7af96a86e330 .functor BUFT 1, C4<000000000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5dd83e18caf0_0 .net/2u *"_ivl_36", 35 0, L_0x7af96a86e330;  1 drivers
v0x5dd83e18cbd0_0 .net *"_ivl_39", 35 0, L_0x5dd83e1b7120;  1 drivers
L_0x7af96a86e138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd83e18ccb0_0 .net/2u *"_ivl_4", 31 0, L_0x7af96a86e138;  1 drivers
v0x5dd83e18cea0_0 .net *"_ivl_40", 35 0, L_0x5dd83e1b7260;  1 drivers
L_0x7af96a86e378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd83e18cf80_0 .net *"_ivl_43", 30 0, L_0x7af96a86e378;  1 drivers
v0x5dd83e18d060_0 .net *"_ivl_44", 35 0, L_0x5dd83e1b7410;  1 drivers
v0x5dd83e18d140_0 .net *"_ivl_6", 31 0, L_0x5dd83e1b67a0;  1 drivers
v0x5dd83e18d220_0 .net *"_ivl_8", 35 0, L_0x5dd83e1b6840;  1 drivers
v0x5dd83e18d300_0 .net "a1", 4 0, L_0x5dd83e1b77b0;  1 drivers
v0x5dd83e18d3e0_0 .net "a2", 4 0, L_0x5dd83e1b7850;  1 drivers
v0x5dd83e18d4c0_0 .net "a3", 4 0, L_0x5dd83e1b9350;  alias, 1 drivers
v0x5dd83e18d5a0_0 .net "clk", 0 0, v0x5dd83e1a51b0_0;  alias, 1 drivers
v0x5dd83e18d640_0 .var/i "i", 31 0;
v0x5dd83e18d700_0 .net8 "rd1", 31 0, RS_0x7af96a8b74c8;  alias, 2 drivers
v0x5dd83e18d7f0_0 .net "rd2", 31 0, o0x7af96a8b7528;  alias, 0 drivers
v0x5dd83e18d8c0 .array "reg_array", 255 0, 31 0;
v0x5dd83e18d960_0 .net "tid_read", 2 0, v0x5dd83e196e40_0;  alias, 1 drivers
v0x5dd83e18da40_0 .net "tid_write", 2 0, L_0x5dd83e1b94c0;  alias, 1 drivers
v0x5dd83e18db20_0 .net "wd3", 31 0, v0x5dd83e19efc0_0;  alias, 1 drivers
v0x5dd83e18de10_0 .net "write_enable", 0 0, L_0x5dd83e1b93c0;  alias, 1 drivers
L_0x5dd83e1b6700 .cmp/eq 5, L_0x5dd83e1b77b0, L_0x7af96a86e0f0;
L_0x5dd83e1b67a0 .array/port v0x5dd83e18d8c0, L_0x5dd83e1b6ae0;
L_0x5dd83e1b6840 .concat [ 3 33 0 0], v0x5dd83e196e40_0, L_0x7af96a86e180;
L_0x5dd83e1b6970 .arith/mult 36, L_0x5dd83e1b6840, L_0x7af96a86e1c8;
L_0x5dd83e1b6a40 .concat [ 5 31 0 0], L_0x5dd83e1b77b0, L_0x7af96a86e210;
L_0x5dd83e1b6ae0 .arith/sum 36, L_0x5dd83e1b6970, L_0x5dd83e1b6a40;
L_0x5dd83e1b6c30 .functor MUXZ 32, L_0x5dd83e1b67a0, L_0x7af96a86e138, L_0x5dd83e1b6700, C4<>;
L_0x5dd83e1b6e90 .cmp/eq 5, L_0x5dd83e1b7850, L_0x7af96a86e258;
L_0x5dd83e1b6f80 .array/port v0x5dd83e18d8c0, L_0x5dd83e1b7410;
L_0x5dd83e1b7020 .concat [ 3 33 0 0], v0x5dd83e196e40_0, L_0x7af96a86e2e8;
L_0x5dd83e1b7120 .arith/mult 36, L_0x5dd83e1b7020, L_0x7af96a86e330;
L_0x5dd83e1b7260 .concat [ 5 31 0 0], L_0x5dd83e1b7850, L_0x7af96a86e378;
L_0x5dd83e1b7410 .arith/sum 36, L_0x5dd83e1b7120, L_0x5dd83e1b7260;
L_0x5dd83e1b75a0 .functor MUXZ 32, L_0x5dd83e1b6f80, L_0x7af96a86e2a0, L_0x5dd83e1b6e90, C4<>;
S_0x5dd83e08d490 .scope module, "em" "pl_reg_em" 3 236, 9 1 0, S_0x5dd83e08e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_e_i";
    .port_info 4 /INPUT 1 "mem_write_e_i";
    .port_info 5 /INPUT 2 "result_src_e_i";
    .port_info 6 /INPUT 3 "funct3_e_i";
    .port_info 7 /INPUT 32 "alu_result_e_i";
    .port_info 8 /INPUT 32 "write_data_e_i";
    .port_info 9 /INPUT 5 "rd_e_i";
    .port_info 10 /INPUT 32 "pc_plus4_e_i";
    .port_info 11 /INPUT 3 "tid_e_i";
    .port_info 12 /OUTPUT 1 "reg_write_e_o";
    .port_info 13 /OUTPUT 1 "mem_write_e_o";
    .port_info 14 /OUTPUT 2 "result_src_e_o";
    .port_info 15 /OUTPUT 3 "funct3_e_o";
    .port_info 16 /OUTPUT 32 "alu_result_e_o";
    .port_info 17 /OUTPUT 32 "write_data_e_o";
    .port_info 18 /OUTPUT 5 "rd_e_o";
    .port_info 19 /OUTPUT 32 "pc_plus4_e_o";
    .port_info 20 /OUTPUT 3 "tid_e_o";
P_0x5dd83e18fb70 .param/l "ADDRESS_WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
P_0x5dd83e18fbb0 .param/l "BITS_THREADS" 0 9 4, +C4<00000000000000000000000000000011>;
P_0x5dd83e18fbf0 .param/l "DATA_WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
v0x5dd83e18ff90_0 .net "alu_result_e_i", 31 0, v0x5dd83e192f90_0;  alias, 1 drivers
v0x5dd83e190070_0 .var "alu_result_e_o", 31 0;
v0x5dd83e190150_0 .net "clk", 0 0, v0x5dd83e1a51b0_0;  alias, 1 drivers
v0x5dd83e190220_0 .net "clr", 0 0, v0x5dd83e1a53d0_0;  alias, 1 drivers
L_0x7af96a86e408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd83e1902f0_0 .net "en", 0 0, L_0x7af96a86e408;  1 drivers
v0x5dd83e1903e0_0 .net "funct3_e_i", 14 12, L_0x5dd83e1b88f0;  alias, 1 drivers
v0x5dd83e1904a0_0 .var "funct3_e_o", 14 12;
v0x5dd83e190580_0 .net "mem_write_e_i", 0 0, L_0x5dd83e1b87d0;  alias, 1 drivers
v0x5dd83e190640_0 .var "mem_write_e_o", 0 0;
v0x5dd83e190700_0 .net "pc_plus4_e_i", 31 0, L_0x5dd83e1b8880;  alias, 1 drivers
v0x5dd83e1907e0_0 .var "pc_plus4_e_o", 31 0;
v0x5dd83e1908c0_0 .net "rd_e_i", 4 0, L_0x5dd83e1b8a40;  alias, 1 drivers
v0x5dd83e1909a0_0 .var "rd_e_o", 4 0;
v0x5dd83e190a80_0 .net "reg_write_e_i", 0 0, L_0x5dd83e1b86f0;  alias, 1 drivers
v0x5dd83e190b40_0 .var "reg_write_e_o", 0 0;
v0x5dd83e190c00_0 .net "result_src_e_i", 1 0, L_0x5dd83e1b8760;  alias, 1 drivers
v0x5dd83e190ce0_0 .var "result_src_e_o", 1 0;
v0x5dd83e190ed0_0 .net "tid_e_i", 2 0, L_0x5dd83e1b8ab0;  alias, 1 drivers
v0x5dd83e190fb0_0 .var "tid_e_o", 2 0;
v0x5dd83e191090_0 .net "write_data_e_i", 31 0, L_0x5dd83e1b8680;  alias, 1 drivers
v0x5dd83e191170_0 .var "write_data_e_o", 31 0;
S_0x5dd83e08e150 .scope module, "execute_stage" "execute" 3 201, 10 23 0, S_0x5dd83e08e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reg_write_d";
    .port_info 1 /INPUT 2 "res_src_d";
    .port_info 2 /INPUT 1 "mem_write_d";
    .port_info 3 /INPUT 1 "jump_d";
    .port_info 4 /INPUT 1 "branch_d";
    .port_info 5 /INPUT 4 "alu_control_d";
    .port_info 6 /INPUT 3 "funct3_d";
    .port_info 7 /INPUT 1 "alu_src_b_d";
    .port_info 8 /INPUT 1 "alu_src_a_d";
    .port_info 9 /INPUT 1 "adder_src_d";
    .port_info 10 /INPUT 32 "rd1_d";
    .port_info 11 /INPUT 32 "rd2_d";
    .port_info 12 /INPUT 32 "pc_d";
    .port_info 13 /INPUT 5 "rs1_d";
    .port_info 14 /INPUT 5 "rs2_d";
    .port_info 15 /INPUT 5 "rd_d";
    .port_info 16 /INPUT 32 "imm_val_d";
    .port_info 17 /INPUT 32 "pc_plus4_d";
    .port_info 18 /INPUT 3 "tid_d";
    .port_info 19 /OUTPUT 1 "reg_write_e";
    .port_info 20 /OUTPUT 2 "res_src_e";
    .port_info 21 /OUTPUT 1 "mem_write_e";
    .port_info 22 /OUTPUT 3 "funct3_e";
    .port_info 23 /OUTPUT 32 "alu_result_e";
    .port_info 24 /OUTPUT 32 "write_data_e";
    .port_info 25 /OUTPUT 5 "rd_e";
    .port_info 26 /OUTPUT 32 "pc_plus4_e";
    .port_info 27 /OUTPUT 32 "pc_target_e";
    .port_info 28 /OUTPUT 1 "pc_src_e";
    .port_info 29 /OUTPUT 3 "tid_e";
P_0x5dd83e1914f0 .param/l "ADDRESS_WIDTH" 0 10 25, +C4<00000000000000000000000000100000>;
P_0x5dd83e191530 .param/l "BITS_THREADS" 0 10 27, +C4<00000000000000000000000000000011>;
P_0x5dd83e191570 .param/l "DATA_WIDTH" 0 10 24, +C4<00000000000000000000000000100000>;
P_0x5dd83e1915b0 .param/l "NUM_THREADS" 0 10 26, +C4<00000000000000000000000000001000>;
L_0x5dd83e1b82b0 .functor AND 1, v0x5dd83e1880c0_0, L_0x5dd83e1b8450, C4<1>, C4<1>;
L_0x5dd83e1b8580 .functor OR 1, v0x5dd83e188800_0, L_0x5dd83e1b82b0, C4<0>, C4<0>;
L_0x5dd83e1b8680 .functor BUFZ 32, v0x5dd83e189060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd83e1b86f0 .functor BUFZ 1, v0x5dd83e1893c0_0, C4<0>, C4<0>, C4<0>;
L_0x5dd83e1b8760 .functor BUFZ 2, v0x5dd83e189770_0, C4<00>, C4<00>, C4<00>;
L_0x5dd83e1b87d0 .functor BUFZ 1, v0x5dd83e188980_0, C4<0>, C4<0>, C4<0>;
L_0x5dd83e1b8880 .functor BUFZ 32, v0x5dd83e188ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd83e1b88f0 .functor BUFZ 3, v0x5dd83e1884a0_0, C4<000>, C4<000>, C4<000>;
L_0x5dd83e1b8a40 .functor BUFZ 5, v0x5dd83e189220_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5dd83e1b8ab0 .functor BUFZ 3, v0x5dd83e189cb0_0, C4<000>, C4<000>, C4<000>;
v0x5dd83e193e70_0 .net *"_ivl_3", 0 0, L_0x5dd83e1b8450;  1 drivers
v0x5dd83e193f70_0 .net *"_ivl_4", 0 0, L_0x5dd83e1b82b0;  1 drivers
v0x5dd83e194050_0 .net "a_alu", 31 0, L_0x5dd83e1b7e80;  1 drivers
v0x5dd83e194140_0 .net "adder_src_d", 0 0, v0x5dd83e14ff30_0;  alias, 1 drivers
v0x5dd83e194230_0 .net "alu_control_d", 3 0, v0x5dd83e154ae0_0;  alias, 1 drivers
v0x5dd83e194390_0 .net "alu_result_e", 31 0, v0x5dd83e192f90_0;  alias, 1 drivers
v0x5dd83e1944a0_0 .net "alu_src_a_d", 0 0, v0x5dd83e1616f0_0;  alias, 1 drivers
v0x5dd83e194590_0 .net "alu_src_b_d", 0 0, v0x5dd83e187f40_0;  alias, 1 drivers
v0x5dd83e194680_0 .net "b_alu", 31 0, L_0x5dd83e1b7f20;  1 drivers
v0x5dd83e194740_0 .net "branch_d", 0 0, v0x5dd83e1880c0_0;  alias, 1 drivers
v0x5dd83e1947e0_0 .net "funct3_d", 14 12, v0x5dd83e1884a0_0;  alias, 1 drivers
v0x5dd83e194880_0 .net "funct3_e", 14 12, L_0x5dd83e1b88f0;  alias, 1 drivers
v0x5dd83e194920_0 .net "imm_val_d", 31 0, v0x5dd83e188660_0;  alias, 1 drivers
v0x5dd83e1949c0_0 .net "jump_d", 0 0, v0x5dd83e188800_0;  alias, 1 drivers
v0x5dd83e194a60_0 .net "mem_write_d", 0 0, v0x5dd83e188980_0;  alias, 1 drivers
v0x5dd83e194b00_0 .net "mem_write_e", 0 0, L_0x5dd83e1b87d0;  alias, 1 drivers
v0x5dd83e194ba0_0 .net "pc_adder_a", 31 0, L_0x5dd83e1b80e0;  1 drivers
v0x5dd83e194da0_0 .net "pc_d", 31 0, v0x5dd83e188b20_0;  alias, 1 drivers
v0x5dd83e194e40_0 .net "pc_plus4_d", 31 0, v0x5dd83e188ce0_0;  alias, 1 drivers
v0x5dd83e194ee0_0 .net "pc_plus4_e", 31 0, L_0x5dd83e1b8880;  alias, 1 drivers
v0x5dd83e194f80_0 .net "pc_src_e", 0 0, L_0x5dd83e1b8580;  alias, 1 drivers
v0x5dd83e195020_0 .net "pc_target_e", 31 0, L_0x5dd83e1b8210;  alias, 1 drivers
v0x5dd83e1950e0_0 .net "rd1_d", 31 0, v0x5dd83e188ea0_0;  alias, 1 drivers
v0x5dd83e195180_0 .net "rd2_d", 31 0, v0x5dd83e189060_0;  alias, 1 drivers
v0x5dd83e195290_0 .net "rd_d", 4 0, v0x5dd83e189220_0;  alias, 1 drivers
v0x5dd83e195350_0 .net "rd_e", 4 0, L_0x5dd83e1b8a40;  alias, 1 drivers
v0x5dd83e195420_0 .net "reg_write_d", 0 0, v0x5dd83e1893c0_0;  alias, 1 drivers
v0x5dd83e1954f0_0 .net "reg_write_e", 0 0, L_0x5dd83e1b86f0;  alias, 1 drivers
v0x5dd83e1955c0_0 .net "res_src_d", 1 0, v0x5dd83e189770_0;  alias, 1 drivers
v0x5dd83e195690_0 .net "res_src_e", 1 0, L_0x5dd83e1b8760;  alias, 1 drivers
v0x5dd83e195760_0 .net "rs1_d", 4 0, v0x5dd83e189930_0;  alias, 1 drivers
v0x5dd83e195830_0 .net "rs2_d", 4 0, v0x5dd83e189af0_0;  alias, 1 drivers
v0x5dd83e195900_0 .net "tid_d", 2 0, v0x5dd83e189cb0_0;  alias, 1 drivers
v0x5dd83e195be0_0 .net "tid_e", 2 0, L_0x5dd83e1b8ab0;  alias, 1 drivers
v0x5dd83e195cb0_0 .net "write_data_e", 31 0, L_0x5dd83e1b8680;  alias, 1 drivers
L_0x5dd83e1b83b0 .part v0x5dd83e1884a0_0, 0, 1;
L_0x5dd83e1b8450 .part v0x5dd83e192f90_0, 0, 1;
S_0x5dd83e191ab0 .scope module, "a_src_mux" "mux2" 10 60, 11 23 0, S_0x5dd83e08e150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5dd83e191cb0 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x5dd83e191db0_0 .net "in1", 31 0, v0x5dd83e188ea0_0;  alias, 1 drivers
v0x5dd83e191ec0_0 .net "in2", 31 0, v0x5dd83e188b20_0;  alias, 1 drivers
v0x5dd83e191f90_0 .net "out", 31 0, L_0x5dd83e1b7e80;  alias, 1 drivers
v0x5dd83e192060_0 .net "sel", 0 0, v0x5dd83e1616f0_0;  alias, 1 drivers
L_0x5dd83e1b7e80 .functor MUXZ 32, v0x5dd83e188ea0_0, v0x5dd83e188b20_0, v0x5dd83e1616f0_0, C4<>;
S_0x5dd83e1921c0 .scope module, "b_src_mux" "mux2" 10 67, 11 23 0, S_0x5dd83e08e150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5dd83e1923c0 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x5dd83e192490_0 .net "in1", 31 0, v0x5dd83e189060_0;  alias, 1 drivers
v0x5dd83e192580_0 .net "in2", 31 0, v0x5dd83e188660_0;  alias, 1 drivers
v0x5dd83e192650_0 .net "out", 31 0, L_0x5dd83e1b7f20;  alias, 1 drivers
v0x5dd83e192720_0 .net "sel", 0 0, v0x5dd83e187f40_0;  alias, 1 drivers
L_0x5dd83e1b7f20 .functor MUXZ 32, v0x5dd83e189060_0, v0x5dd83e188660_0, v0x5dd83e187f40_0, C4<>;
S_0x5dd83e192880 .scope module, "main_alu" "alu" 10 86, 12 1 0, S_0x5dd83e08e150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_controls";
    .port_info 3 /INPUT 1 "funct3b0";
    .port_info 4 /OUTPUT 32 "res";
P_0x5dd83e192a60 .param/l "DATA_WIDTH" 0 12 2, +C4<00000000000000000000000000100000>;
v0x5dd83e192c10_0 .net "a", 31 0, L_0x5dd83e1b7e80;  alias, 1 drivers
v0x5dd83e192d20_0 .net "alu_controls", 3 0, v0x5dd83e154ae0_0;  alias, 1 drivers
v0x5dd83e192df0_0 .net "b", 31 0, L_0x5dd83e1b7f20;  alias, 1 drivers
v0x5dd83e192ef0_0 .net "funct3b0", 0 0, L_0x5dd83e1b83b0;  1 drivers
v0x5dd83e192f90_0 .var "res", 31 0;
E_0x5dd83e182750 .event edge, v0x5dd83e154ae0_0, v0x5dd83e191f90_0, v0x5dd83e192650_0, v0x5dd83e192ef0_0;
S_0x5dd83e193130 .scope module, "pc_target_adder" "adder" 10 80, 13 23 0, S_0x5dd83e08e150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x5dd83e193310 .param/l "OPERAND_WIDTH" 0 13 24, +C4<00000000000000000000000000100000>;
v0x5dd83e193420_0 .net "a", 31 0, L_0x5dd83e1b80e0;  alias, 1 drivers
v0x5dd83e193520_0 .net "b", 31 0, v0x5dd83e188660_0;  alias, 1 drivers
v0x5dd83e193630_0 .net "res", 31 0, L_0x5dd83e1b8210;  alias, 1 drivers
L_0x5dd83e1b8210 .arith/sum 32, L_0x5dd83e1b80e0, v0x5dd83e188660_0;
S_0x5dd83e193770 .scope module, "pc_target_mux" "mux2" 10 73, 11 23 0, S_0x5dd83e08e150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5dd83e1939a0 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x5dd83e193a70_0 .net "in1", 31 0, v0x5dd83e188b20_0;  alias, 1 drivers
v0x5dd83e193b80_0 .net "in2", 31 0, v0x5dd83e188ea0_0;  alias, 1 drivers
v0x5dd83e193c90_0 .net "out", 31 0, L_0x5dd83e1b80e0;  alias, 1 drivers
v0x5dd83e193d30_0 .net "sel", 0 0, v0x5dd83e14ff30_0;  alias, 1 drivers
L_0x5dd83e1b80e0 .functor MUXZ 32, v0x5dd83e188b20_0, v0x5dd83e188ea0_0, v0x5dd83e14ff30_0, C4<>;
S_0x5dd83e1961e0 .scope module, "fd" "pl_reg_fd" 3 106, 14 1 0, S_0x5dd83e08e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "pc_f_i";
    .port_info 4 /INPUT 32 "pc_plus4_f_i";
    .port_info 5 /INPUT 32 "instr_f_i";
    .port_info 6 /INPUT 3 "tid_f_i";
    .port_info 7 /OUTPUT 32 "pc_f_o";
    .port_info 8 /OUTPUT 32 "pc_plus4_f_o";
    .port_info 9 /OUTPUT 32 "instr_f_o";
    .port_info 10 /OUTPUT 3 "tid_f_o";
P_0x5dd83e196410 .param/l "ADDRESS_WIDTH" 0 14 2, +C4<00000000000000000000000000100000>;
P_0x5dd83e196450 .param/l "BITS_THREADS" 0 14 4, +C4<00000000000000000000000000000011>;
P_0x5dd83e196490 .param/l "DATA_WIDTH" 0 14 3, +C4<00000000000000000000000000100000>;
v0x5dd83e196630_0 .net "clk", 0 0, v0x5dd83e1a51b0_0;  alias, 1 drivers
v0x5dd83e1966f0_0 .net "clr", 0 0, v0x5dd83e1a53d0_0;  alias, 1 drivers
L_0x7af96a86e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd83e1967b0_0 .net "en", 0 0, L_0x7af96a86e0a8;  1 drivers
v0x5dd83e196850_0 .net "instr_f_i", 31 0, L_0x5dd83e160270;  alias, 1 drivers
v0x5dd83e196910_0 .var "instr_f_o", 31 0;
v0x5dd83e196a20_0 .net "pc_f_i", 31 0, L_0x5dd83e0c7e80;  alias, 1 drivers
v0x5dd83e196ae0_0 .var "pc_f_o", 31 0;
v0x5dd83e196bd0_0 .net "pc_plus4_f_i", 31 0, L_0x5dd83e1b5610;  alias, 1 drivers
v0x5dd83e196c90_0 .var "pc_plus4_f_o", 31 0;
v0x5dd83e196d80_0 .net "tid_f_i", 2 0, L_0x5dd83e1b5740;  alias, 1 drivers
v0x5dd83e196e40_0 .var "tid_f_o", 2 0;
S_0x5dd83e197060 .scope module, "fetch_stage" "fetch" 3 91, 15 22 0, S_0x5dd83e08e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "pc_src_e";
    .port_info 4 /INPUT 32 "pc_target_e";
    .port_info 5 /INPUT 3 "tid_e";
    .port_info 6 /OUTPUT 32 "pc_f";
    .port_info 7 /OUTPUT 32 "pc_plus4_f";
    .port_info 8 /OUTPUT 32 "instr_f";
    .port_info 9 /OUTPUT 3 "tid_f";
P_0x5dd83e197240 .param/l "ADDRESS_WIDTH" 0 15 24, +C4<00000000000000000000000000100000>;
P_0x5dd83e197280 .param/l "BITS_THREADS" 0 15 26, +C4<00000000000000000000000000000011>;
P_0x5dd83e1972c0 .param/l "DATA_WIDTH" 0 15 23, +C4<00000000000000000000000000100000>;
P_0x5dd83e197300 .param/l "NUM_THREADS" 0 15 25, +C4<00000000000000000000000000001000>;
L_0x5dd83e0c7e80 .functor BUFZ 32, v0x5dd83e1986a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd83e1b5740 .functor BUFZ 3, v0x5dd83e199230_0, C4<000>, C4<000>, C4<000>;
L_0x7af96a86e018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5dd83e199370_0 .net/2u *"_ivl_0", 31 0, L_0x7af96a86e018;  1 drivers
v0x5dd83e199450_0 .net "clk", 0 0, v0x5dd83e1a51b0_0;  alias, 1 drivers
L_0x7af96a86e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd83e199510_0 .net "en", 0 0, L_0x7af96a86e060;  1 drivers
v0x5dd83e1995e0_0 .net "instr_f", 31 0, L_0x5dd83e160270;  alias, 1 drivers
v0x5dd83e199680_0 .net "pc", 31 0, v0x5dd83e1986a0_0;  1 drivers
v0x5dd83e1997e0_0 .net "pc_f", 31 0, L_0x5dd83e0c7e80;  alias, 1 drivers
v0x5dd83e1998a0_0 .net "pc_plus4_f", 31 0, L_0x5dd83e1b5610;  alias, 1 drivers
v0x5dd83e199940_0 .net "pc_src_e", 0 0, L_0x5dd83e1b8580;  alias, 1 drivers
v0x5dd83e199a30_0 .net "pc_target_e", 31 0, L_0x5dd83e1b8210;  alias, 1 drivers
v0x5dd83e199b60_0 .net "rst", 0 0, v0x5dd83e1a53d0_0;  alias, 1 drivers
v0x5dd83e199c00_0 .net "tid", 2 0, v0x5dd83e199230_0;  1 drivers
v0x5dd83e199cc0_0 .net "tid_e", 2 0, L_0x5dd83e1b8ab0;  alias, 1 drivers
v0x5dd83e199d80_0 .net "tid_f", 2 0, L_0x5dd83e1b5740;  alias, 1 drivers
L_0x5dd83e1b5610 .arith/sum 32, v0x5dd83e1986a0_0, L_0x7af96a86e018;
S_0x5dd83e1975b0 .scope module, "i_mem" "instr_mem" 15 59, 16 23 0, S_0x5dd83e197060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x5dd83e1977b0 .param/l "ADDRESS_WIDTH" 0 16 24, +C4<00000000000000000000000000100000>;
P_0x5dd83e1977f0 .param/l "DATA_WIDTH" 0 16 25, +C4<00000000000000000000000000100000>;
P_0x5dd83e197830 .param/l "INSTR_COUNT" 0 16 27, +C4<00000000000000000000001000000000>;
P_0x5dd83e197870 .param/l "MEM_SIZE" 0 16 26, +C4<00000000000000000000001000000000>;
L_0x5dd83e160270 .functor BUFZ 32, L_0x5dd83e1a5470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dd83e197ae0_0 .net *"_ivl_0", 31 0, L_0x5dd83e1a5470;  1 drivers
v0x5dd83e197be0_0 .net *"_ivl_3", 29 0, L_0x5dd83e1a5510;  1 drivers
v0x5dd83e197cc0_0 .net "instr", 31 0, L_0x5dd83e160270;  alias, 1 drivers
v0x5dd83e197dc0_0 .net "instr_addr", 31 0, v0x5dd83e1986a0_0;  alias, 1 drivers
v0x5dd83e197e80 .array "instr_rom", 511 0, 31 0;
L_0x5dd83e1a5470 .array/port v0x5dd83e197e80, L_0x5dd83e1a5510;
L_0x5dd83e1a5510 .part v0x5dd83e1986a0_0, 2, 30;
S_0x5dd83e197ff0 .scope module, "t_pc" "mt_pc" 15 49, 17 1 0, S_0x5dd83e197060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 3 "tid";
    .port_info 3 /INPUT 1 "pc_src_e";
    .port_info 4 /INPUT 3 "branch_tid_e";
    .port_info 5 /INPUT 32 "pc_target_e";
    .port_info 6 /OUTPUT 32 "pc";
P_0x5dd83e1981d0 .param/l "ADDRESS_WIDTH" 0 17 4, +C4<00000000000000000000000000100000>;
P_0x5dd83e198210 .param/l "BITS_THREADS" 0 17 3, +C4<00000000000000000000000000000011>;
P_0x5dd83e198250 .param/l "NUM_THREADS" 0 17 2, +C4<00000000000000000000000000001000>;
v0x5dd83e198430_0 .net "branch_tid_e", 2 0, L_0x5dd83e1b8ab0;  alias, 1 drivers
v0x5dd83e198540_0 .net "clk", 0 0, v0x5dd83e1a51b0_0;  alias, 1 drivers
v0x5dd83e198600_0 .var/i "i", 31 0;
v0x5dd83e1986a0_0 .var "pc", 31 0;
v0x5dd83e198790_0 .net "pc_src_e", 0 0, L_0x5dd83e1b8580;  alias, 1 drivers
v0x5dd83e198880_0 .net "pc_target_e", 31 0, L_0x5dd83e1b8210;  alias, 1 drivers
v0x5dd83e198970_0 .net "rst", 0 0, v0x5dd83e1a53d0_0;  alias, 1 drivers
v0x5dd83e198a10 .array "t_pc", 0 7, 31 0;
v0x5dd83e198ab0_0 .net "tid", 2 0, v0x5dd83e199230_0;  alias, 1 drivers
S_0x5dd83e198cb0 .scope module, "ts" "thread_sel" 15 43, 18 1 0, S_0x5dd83e197060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 3 "tid";
P_0x5dd83e198e40 .param/l "BITS_THREADS" 0 18 3, +C4<00000000000000000000000000000011>;
P_0x5dd83e198e80 .param/l "NUM_THREADS" 0 18 2, +C4<00000000000000000000000000001000>;
v0x5dd83e1990b0_0 .net "clk", 0 0, v0x5dd83e1a51b0_0;  alias, 1 drivers
v0x5dd83e199170_0 .net "rst", 0 0, v0x5dd83e1a53d0_0;  alias, 1 drivers
v0x5dd83e199230_0 .var "tid", 2 0;
S_0x5dd83e199f60 .scope module, "memory_stage" "memory" 3 262, 19 1 0, S_0x5dd83e08e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_e";
    .port_info 2 /INPUT 2 "result_src_e";
    .port_info 3 /INPUT 1 "mem_write_e";
    .port_info 4 /INPUT 3 "funct3_e";
    .port_info 5 /INPUT 32 "alu_result_e";
    .port_info 6 /INPUT 32 "write_data_e";
    .port_info 7 /INPUT 5 "rd_e";
    .port_info 8 /INPUT 32 "pc_plus4_e";
    .port_info 9 /INPUT 3 "tid_e";
    .port_info 10 /OUTPUT 1 "reg_write_m";
    .port_info 11 /OUTPUT 2 "result_src_m";
    .port_info 12 /OUTPUT 32 "alu_result_m";
    .port_info 13 /OUTPUT 32 "read_data_m";
    .port_info 14 /OUTPUT 5 "rd_m";
    .port_info 15 /OUTPUT 32 "pc_plus4_m";
    .port_info 16 /OUTPUT 3 "tid_m";
P_0x5dd83e19a140 .param/l "ADDRESS_WIDTH" 0 19 2, +C4<00000000000000000000000000100000>;
P_0x5dd83e19a180 .param/l "BITS_THREADS" 0 19 5, +C4<00000000000000000000000000000011>;
P_0x5dd83e19a1c0 .param/l "DATA_WIDTH" 0 19 3, +C4<00000000000000000000000000100000>;
P_0x5dd83e19a200 .param/l "NUM_THREADS" 0 19 4, +C4<00000000000000000000000000001000>;
L_0x5dd83e1b9040 .functor BUFZ 1, v0x5dd83e190b40_0, C4<0>, C4<0>, C4<0>;
L_0x5dd83e1b90b0 .functor BUFZ 2, v0x5dd83e190ce0_0, C4<00>, C4<00>, C4<00>;
L_0x5dd83e1b9120 .functor BUFZ 32, v0x5dd83e190070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd83e1b9190 .functor BUFZ 5, v0x5dd83e1909a0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5dd83e1b9230 .functor BUFZ 32, v0x5dd83e1907e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd83e1b92a0 .functor BUFZ 3, v0x5dd83e190fb0_0, C4<000>, C4<000>, C4<000>;
v0x5dd83e19bae0_0 .net "alu_result_e", 31 0, v0x5dd83e190070_0;  alias, 1 drivers
v0x5dd83e19bbc0_0 .net "alu_result_m", 31 0, L_0x5dd83e1b9120;  alias, 1 drivers
v0x5dd83e19bca0_0 .net "clk", 0 0, v0x5dd83e1a51b0_0;  alias, 1 drivers
v0x5dd83e19bd40_0 .net "funct3_e", 14 12, v0x5dd83e1904a0_0;  alias, 1 drivers
v0x5dd83e19be30_0 .net "mem_write_e", 0 0, v0x5dd83e190640_0;  alias, 1 drivers
v0x5dd83e19bf70_0 .net "pc_plus4_e", 31 0, v0x5dd83e1907e0_0;  alias, 1 drivers
v0x5dd83e19c030_0 .net "pc_plus4_m", 31 0, L_0x5dd83e1b9230;  alias, 1 drivers
v0x5dd83e19c0f0_0 .net "rd_e", 4 0, v0x5dd83e1909a0_0;  alias, 1 drivers
v0x5dd83e19c1b0_0 .net "rd_m", 4 0, L_0x5dd83e1b9190;  alias, 1 drivers
v0x5dd83e19c270_0 .net "read_data_m", 31 0, v0x5dd83e19b670_0;  alias, 1 drivers
v0x5dd83e19c330_0 .net "reg_write_e", 0 0, v0x5dd83e190b40_0;  alias, 1 drivers
v0x5dd83e19c400_0 .net "reg_write_m", 0 0, L_0x5dd83e1b9040;  alias, 1 drivers
v0x5dd83e19c4a0_0 .net "result_src_e", 1 0, v0x5dd83e190ce0_0;  alias, 1 drivers
v0x5dd83e19c570_0 .net "result_src_m", 1 0, L_0x5dd83e1b90b0;  alias, 1 drivers
v0x5dd83e19c630_0 .net "tid_e", 2 0, v0x5dd83e190fb0_0;  alias, 1 drivers
v0x5dd83e19c720_0 .net "tid_m", 2 0, L_0x5dd83e1b92a0;  alias, 1 drivers
v0x5dd83e19c7e0_0 .net "write_data_e", 31 0, v0x5dd83e191170_0;  alias, 1 drivers
S_0x5dd83e19a620 .scope module, "dm" "data_memory" 19 26, 20 1 0, S_0x5dd83e199f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write_e";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "data_mem_addr";
    .port_info 4 /INPUT 32 "write_data_e";
    .port_info 5 /OUTPUT 32 "read_data_m";
P_0x5dd83e19a820 .param/l "ADDRESS_WIDTH" 0 20 2, +C4<00000000000000000000000000100000>;
P_0x5dd83e19a860 .param/l "DATA_WIDTH" 0 20 3, +C4<00000000000000000000000000100000>;
P_0x5dd83e19a8a0 .param/l "MEM_SIZE" 0 20 4, +C4<00000000000000000000000001000000>;
L_0x5dd83e1b8fd0 .functor BUFZ 32, L_0x5dd83e1b8f00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dd83e19ac20_0 .net *"_ivl_1", 29 0, L_0x5dd83e1b8b80;  1 drivers
v0x5dd83e19ad20_0 .net *"_ivl_10", 31 0, L_0x5dd83e1b8f00;  1 drivers
v0x5dd83e19ae00_0 .net *"_ivl_2", 31 0, L_0x5dd83e1b8cb0;  1 drivers
L_0x7af96a86e450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dd83e19aef0_0 .net *"_ivl_5", 1 0, L_0x7af96a86e450;  1 drivers
L_0x7af96a86e498 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x5dd83e19afd0_0 .net/2u *"_ivl_6", 31 0, L_0x7af96a86e498;  1 drivers
v0x5dd83e19b100_0 .net "clk", 0 0, v0x5dd83e1a51b0_0;  alias, 1 drivers
v0x5dd83e19b2b0_0 .net "data_mem_addr", 31 0, v0x5dd83e190070_0;  alias, 1 drivers
v0x5dd83e19b370_0 .net "funct3", 14 12, v0x5dd83e1904a0_0;  alias, 1 drivers
v0x5dd83e19b440_0 .var/i "i", 31 0;
v0x5dd83e19b500_0 .net "mem_write_e", 0 0, v0x5dd83e190640_0;  alias, 1 drivers
v0x5dd83e19b5d0 .array "ram", 63 0, 31 0;
v0x5dd83e19b670_0 .var "read_data_m", 31 0;
v0x5dd83e19b750_0 .net "word", 31 0, L_0x5dd83e1b8fd0;  1 drivers
v0x5dd83e19b830_0 .net "word_addr", 31 0, L_0x5dd83e1b8e60;  1 drivers
v0x5dd83e19b910_0 .net "write_data_e", 31 0, v0x5dd83e191170_0;  alias, 1 drivers
E_0x5dd83e19aba0 .event edge, v0x5dd83e1904a0_0, v0x5dd83e190070_0, v0x5dd83e19b750_0;
L_0x5dd83e1b8b80 .part v0x5dd83e190070_0, 2, 30;
L_0x5dd83e1b8cb0 .concat [ 30 2 0 0], L_0x5dd83e1b8b80, L_0x7af96a86e450;
L_0x5dd83e1b8e60 .arith/mod 32, L_0x5dd83e1b8cb0, L_0x7af96a86e498;
L_0x5dd83e1b8f00 .array/port v0x5dd83e19b5d0, L_0x5dd83e1b8e60;
S_0x5dd83e19cbd0 .scope module, "mw" "pl_reg_mw" 3 284, 21 1 0, S_0x5dd83e08e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_m_i";
    .port_info 4 /INPUT 2 "result_src_m_i";
    .port_info 5 /INPUT 32 "alu_result_m_i";
    .port_info 6 /INPUT 32 "read_data_m_i";
    .port_info 7 /INPUT 5 "rd_m_i";
    .port_info 8 /INPUT 32 "pc_plus4_m_i";
    .port_info 9 /INPUT 3 "tid_m_i";
    .port_info 10 /OUTPUT 1 "reg_write_m_o";
    .port_info 11 /OUTPUT 2 "result_src_m_o";
    .port_info 12 /OUTPUT 32 "alu_result_m_o";
    .port_info 13 /OUTPUT 32 "read_data_m_o";
    .port_info 14 /OUTPUT 5 "rd_m_o";
    .port_info 15 /OUTPUT 32 "pc_plus4_m_o";
    .port_info 16 /OUTPUT 3 "tid_m_o";
P_0x5dd83e19cdb0 .param/l "ADDRESS_WIDTH" 0 21 2, +C4<00000000000000000000000000100000>;
P_0x5dd83e19cdf0 .param/l "BITS_THREADS" 0 21 4, +C4<00000000000000000000000000000011>;
P_0x5dd83e19ce30 .param/l "DATA_WIDTH" 0 21 3, +C4<00000000000000000000000000100000>;
v0x5dd83e19d170_0 .net "alu_result_m_i", 31 0, L_0x5dd83e1b9120;  alias, 1 drivers
v0x5dd83e19d280_0 .var "alu_result_m_o", 31 0;
v0x5dd83e19d340_0 .net "clk", 0 0, v0x5dd83e1a51b0_0;  alias, 1 drivers
v0x5dd83e19d410_0 .net "clr", 0 0, v0x5dd83e1a53d0_0;  alias, 1 drivers
L_0x7af96a86e4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd83e19d4b0_0 .net "en", 0 0, L_0x7af96a86e4e0;  1 drivers
v0x5dd83e19d5a0_0 .net "pc_plus4_m_i", 31 0, L_0x5dd83e1b9230;  alias, 1 drivers
v0x5dd83e19d660_0 .var "pc_plus4_m_o", 31 0;
v0x5dd83e19d720_0 .net "rd_m_i", 4 0, L_0x5dd83e1b9190;  alias, 1 drivers
v0x5dd83e19d810_0 .var "rd_m_o", 4 0;
v0x5dd83e19d960_0 .net "read_data_m_i", 31 0, v0x5dd83e19b670_0;  alias, 1 drivers
v0x5dd83e19da20_0 .var "read_data_m_o", 31 0;
v0x5dd83e19db00_0 .net "reg_write_m_i", 0 0, L_0x5dd83e1b9040;  alias, 1 drivers
v0x5dd83e19dba0_0 .var "reg_write_m_o", 0 0;
v0x5dd83e19dc40_0 .net "result_src_m_i", 1 0, L_0x5dd83e1b90b0;  alias, 1 drivers
v0x5dd83e19dd30_0 .var "result_src_m_o", 1 0;
v0x5dd83e19ddf0_0 .net "tid_m_i", 2 0, L_0x5dd83e1b92a0;  alias, 1 drivers
v0x5dd83e19dee0_0 .var "tid_m_o", 2 0;
S_0x5dd83e19e2d0 .scope module, "writeback_stage" "writeback" 3 307, 22 23 0, S_0x5dd83e08e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reg_write_m";
    .port_info 1 /INPUT 2 "result_src_m";
    .port_info 2 /INPUT 32 "alu_result_m";
    .port_info 3 /INPUT 32 "read_data_m";
    .port_info 4 /INPUT 5 "rd_m";
    .port_info 5 /INPUT 32 "pc_plus4_m";
    .port_info 6 /INPUT 3 "tid_m";
    .port_info 7 /OUTPUT 32 "result_w";
    .port_info 8 /OUTPUT 1 "reg_write_w";
    .port_info 9 /OUTPUT 5 "rd_w";
    .port_info 10 /OUTPUT 3 "tid_w";
P_0x5dd83e19e4b0 .param/l "ADDRESS_WIDTH" 0 22 24, +C4<00000000000000000000000000100000>;
P_0x5dd83e19e4f0 .param/l "BITS_THREADS" 0 22 27, +C4<00000000000000000000000000000011>;
P_0x5dd83e19e530 .param/l "DATA_WIDTH" 0 22 25, +C4<00000000000000000000000000100000>;
P_0x5dd83e19e570 .param/l "NUM_THREADS" 0 22 26, +C4<00000000000000000000000000001000>;
L_0x5dd83e1b9350 .functor BUFZ 5, v0x5dd83e19d810_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5dd83e1b93c0 .functor BUFZ 1, v0x5dd83e19dba0_0, C4<0>, C4<0>, C4<0>;
L_0x5dd83e1b94c0 .functor BUFZ 3, v0x5dd83e19dee0_0, C4<000>, C4<000>, C4<000>;
v0x5dd83e19f220_0 .net "alu_result_m", 31 0, v0x5dd83e19d280_0;  alias, 1 drivers
v0x5dd83e19f350_0 .net "pc_plus4_m", 31 0, v0x5dd83e19d660_0;  alias, 1 drivers
v0x5dd83e19f460_0 .net "rd_m", 4 0, v0x5dd83e19d810_0;  alias, 1 drivers
v0x5dd83e19f500_0 .net "rd_w", 4 0, L_0x5dd83e1b9350;  alias, 1 drivers
v0x5dd83e19f5f0_0 .net "read_data_m", 31 0, v0x5dd83e19da20_0;  alias, 1 drivers
v0x5dd83e19f750_0 .net "reg_write_m", 0 0, v0x5dd83e19dba0_0;  alias, 1 drivers
v0x5dd83e19f7f0_0 .net "reg_write_w", 0 0, L_0x5dd83e1b93c0;  alias, 1 drivers
v0x5dd83e19f8e0_0 .net "result_src_m", 1 0, v0x5dd83e19dd30_0;  alias, 1 drivers
v0x5dd83e19f9d0_0 .net "result_w", 31 0, v0x5dd83e19efc0_0;  alias, 1 drivers
v0x5dd83e19fa90_0 .net "tid_m", 2 0, v0x5dd83e19dee0_0;  alias, 1 drivers
v0x5dd83e19fb50_0 .net "tid_w", 2 0, L_0x5dd83e1b94c0;  alias, 1 drivers
S_0x5dd83e19e960 .scope module, "result_mux" "mux3" 22 43, 23 23 0, S_0x5dd83e19e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x5dd83e19eb10 .param/l "DATA_WIDTH" 0 23 24, +C4<00000000000000000000000000100000>;
v0x5dd83e19ece0_0 .net "in1", 31 0, v0x5dd83e19d280_0;  alias, 1 drivers
v0x5dd83e19edf0_0 .net "in2", 31 0, v0x5dd83e19da20_0;  alias, 1 drivers
v0x5dd83e19eec0_0 .net "in3", 31 0, v0x5dd83e19d660_0;  alias, 1 drivers
v0x5dd83e19efc0_0 .var "out", 31 0;
v0x5dd83e19f0b0_0 .net "sel", 1 0, v0x5dd83e19dd30_0;  alias, 1 drivers
E_0x5dd83e1983f0 .event edge, v0x5dd83e19dd30_0, v0x5dd83e19d280_0, v0x5dd83e19da20_0, v0x5dd83e19d660_0;
    .scope S_0x5dd83e198cb0;
T_0 ;
    %wait E_0x5dd83e0f9ab0;
    %load/vec4 v0x5dd83e199170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd83e199230_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5dd83e199230_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5dd83e199230_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5dd83e197ff0;
T_1 ;
    %wait E_0x5dd83e0f9ab0;
    %load/vec4 v0x5dd83e198970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd83e198600_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5dd83e198600_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5dd83e198600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd83e198a10, 0, 4;
    %load/vec4 v0x5dd83e198600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dd83e198600_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5dd83e198ab0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5dd83e198a10, 4;
    %assign/vec4 v0x5dd83e1986a0_0, 0;
    %load/vec4 v0x5dd83e198790_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x5dd83e198880_0;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x5dd83e198430_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5dd83e198a10, 4;
    %addi 4, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %load/vec4 v0x5dd83e198430_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd83e198a10, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5dd83e1975b0;
T_2 ;
    %vpi_call 16 36 "$readmemh", "./src/pl_stages/fetch/code.hex", v0x5dd83e197e80 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5dd83e1961e0;
T_3 ;
    %wait E_0x5dd83e0f9ab0;
    %load/vec4 v0x5dd83e1966f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e196ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e196c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e196910_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd83e196e40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5dd83e1967b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5dd83e196a20_0;
    %assign/vec4 v0x5dd83e196ae0_0, 0;
    %load/vec4 v0x5dd83e196bd0_0;
    %assign/vec4 v0x5dd83e196c90_0, 0;
    %load/vec4 v0x5dd83e196850_0;
    %assign/vec4 v0x5dd83e196910_0, 0;
    %load/vec4 v0x5dd83e196d80_0;
    %assign/vec4 v0x5dd83e196e40_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5dd83e086e50;
T_4 ;
    %wait E_0x5dd83e06c190;
    %load/vec4 v0x5dd83e18b380_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5dd83e18af00_0, 0, 12;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 2576, 0, 12;
    %store/vec4 v0x5dd83e18af00_0, 0, 12;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 2064, 0, 12;
    %store/vec4 v0x5dd83e18af00_0, 0, 12;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 2100, 0, 12;
    %store/vec4 v0x5dd83e18af00_0, 0, 12;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 785, 0, 12;
    %store/vec4 v0x5dd83e18af00_0, 0, 12;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 2055, 7, 12;
    %store/vec4 v0x5dd83e18af00_0, 0, 12;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 2068, 0, 12;
    %store/vec4 v0x5dd83e18af00_0, 0, 12;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 66, 0, 12;
    %store/vec4 v0x5dd83e18af00_0, 0, 12;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 3208, 0, 12;
    %store/vec4 v0x5dd83e18af00_0, 0, 12;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 3203, 0, 12;
    %store/vec4 v0x5dd83e18af00_0, 0, 12;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5dd83e086e50;
T_5 ;
    %wait E_0x5dd83e0f9fb0;
    %load/vec4 v0x5dd83e18b380_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/z;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 19, 32, 7;
    %cmp/z;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/z;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_5.6, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5dd83e18afa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %jmp T_5.18;
T_5.10 ;
    %load/vec4 v0x5dd83e18b040_0;
    %load/vec4 v0x5dd83e18b380_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.18;
T_5.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.18;
T_5.15 ;
    %load/vec4 v0x5dd83e18b040_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5dd83e18afa0_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/z;
    %jmp/1 T_5.23, 4;
    %dup/vec4;
    %pushi/vec4 4, 1, 3;
    %cmp/z;
    %jmp/1 T_5.24, 4;
    %dup/vec4;
    %pushi/vec4 6, 1, 3;
    %cmp/z;
    %jmp/1 T_5.25, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.27;
T_5.23 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.27;
T_5.24 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.27;
T_5.25 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5dd83e18abd0_0, 0, 4;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5dd83e089b90;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd83e18d640_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5dd83e18d640_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5dd83e18d640_0;
    %store/vec4a v0x5dd83e18d8c0, 4, 0;
    %load/vec4 v0x5dd83e18d640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dd83e18d640_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x5dd83e089b90;
T_7 ;
    %wait E_0x5dd83e0f9ab0;
    %load/vec4 v0x5dd83e18de10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5dd83e18db20_0;
    %load/vec4 v0x5dd83e18da40_0;
    %pad/u 36;
    %muli 8, 0, 36;
    %load/vec4 v0x5dd83e18d4c0_0;
    %pad/u 36;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd83e18d8c0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5dd83e089390;
T_8 ;
    %wait E_0x5dd83e182500;
    %load/vec4 v0x5dd83e18b7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd83e18b900_0, 0, 32;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd83e18b900_0, 0, 32;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd83e18b900_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5dd83e18b900_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5dd83e18b900_0, 0, 32;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x5dd83e18b9d0_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5dd83e18b900_0, 0, 32;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5dd83e180b70;
T_9 ;
    %wait E_0x5dd83e0f9ab0;
    %load/vec4 v0x5dd83e188240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd83e1893c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dd83e189770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd83e188980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd83e188800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd83e1880c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dd83e154ae0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd83e1884a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd83e187f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd83e1616f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd83e14ff30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e188ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e189060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e188b20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dd83e189930_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dd83e189af0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dd83e189220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e188660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e188ce0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd83e189cb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5dd83e188300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5dd83e189300_0;
    %assign/vec4 v0x5dd83e1893c0_0, 0;
    %load/vec4 v0x5dd83e189690_0;
    %assign/vec4 v0x5dd83e189770_0, 0;
    %load/vec4 v0x5dd83e1888c0_0;
    %assign/vec4 v0x5dd83e188980_0, 0;
    %load/vec4 v0x5dd83e188740_0;
    %assign/vec4 v0x5dd83e188800_0, 0;
    %load/vec4 v0x5dd83e188740_0;
    %assign/vec4 v0x5dd83e1880c0_0, 0;
    %load/vec4 v0x5dd83e1511b0_0;
    %assign/vec4 v0x5dd83e154ae0_0, 0;
    %load/vec4 v0x5dd83e1883c0_0;
    %assign/vec4 v0x5dd83e1884a0_0, 0;
    %load/vec4 v0x5dd83e0f8300_0;
    %assign/vec4 v0x5dd83e187f40_0, 0;
    %load/vec4 v0x5dd83e173a80_0;
    %assign/vec4 v0x5dd83e1616f0_0, 0;
    %load/vec4 v0x5dd83e17c470_0;
    %assign/vec4 v0x5dd83e14ff30_0, 0;
    %load/vec4 v0x5dd83e188dc0_0;
    %assign/vec4 v0x5dd83e188ea0_0, 0;
    %load/vec4 v0x5dd83e188f80_0;
    %assign/vec4 v0x5dd83e189060_0, 0;
    %load/vec4 v0x5dd83e188a40_0;
    %assign/vec4 v0x5dd83e188b20_0, 0;
    %load/vec4 v0x5dd83e189850_0;
    %assign/vec4 v0x5dd83e189930_0, 0;
    %load/vec4 v0x5dd83e189a10_0;
    %assign/vec4 v0x5dd83e189af0_0, 0;
    %load/vec4 v0x5dd83e189140_0;
    %assign/vec4 v0x5dd83e189220_0, 0;
    %load/vec4 v0x5dd83e188580_0;
    %assign/vec4 v0x5dd83e188660_0, 0;
    %load/vec4 v0x5dd83e188c00_0;
    %assign/vec4 v0x5dd83e188ce0_0, 0;
    %load/vec4 v0x5dd83e189bd0_0;
    %assign/vec4 v0x5dd83e189cb0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5dd83e192880;
T_10 ;
    %wait E_0x5dd83e182750;
    %load/vec4 v0x5dd83e192d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.0 ;
    %load/vec4 v0x5dd83e192c10_0;
    %load/vec4 v0x5dd83e192df0_0;
    %add;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.1 ;
    %load/vec4 v0x5dd83e192c10_0;
    %load/vec4 v0x5dd83e192df0_0;
    %sub;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.2 ;
    %load/vec4 v0x5dd83e192c10_0;
    %load/vec4 v0x5dd83e192df0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.3 ;
    %load/vec4 v0x5dd83e192c10_0;
    %load/vec4 v0x5dd83e192df0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.4 ;
    %load/vec4 v0x5dd83e192c10_0;
    %load/vec4 v0x5dd83e192df0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.5 ;
    %load/vec4 v0x5dd83e192c10_0;
    %load/vec4 v0x5dd83e192df0_0;
    %xor;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.6 ;
    %load/vec4 v0x5dd83e192c10_0;
    %load/vec4 v0x5dd83e192df0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.7 ;
    %load/vec4 v0x5dd83e192c10_0;
    %load/vec4 v0x5dd83e192df0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.8 ;
    %load/vec4 v0x5dd83e192c10_0;
    %load/vec4 v0x5dd83e192df0_0;
    %or;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.9 ;
    %load/vec4 v0x5dd83e192c10_0;
    %load/vec4 v0x5dd83e192df0_0;
    %and;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.10 ;
    %load/vec4 v0x5dd83e192c10_0;
    %load/vec4 v0x5dd83e192df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5dd83e192ef0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.11 ;
    %load/vec4 v0x5dd83e192c10_0;
    %load/vec4 v0x5dd83e192df0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5dd83e192ef0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.12 ;
    %load/vec4 v0x5dd83e192c10_0;
    %load/vec4 v0x5dd83e192df0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x5dd83e192ef0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.13 ;
    %load/vec4 v0x5dd83e192df0_0;
    %store/vec4 v0x5dd83e192f90_0, 0, 32;
    %jmp T_10.15;
T_10.15 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5dd83e08d490;
T_11 ;
    %wait E_0x5dd83e0f9ab0;
    %load/vec4 v0x5dd83e190220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd83e190b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd83e190640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dd83e190ce0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd83e1904a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e190070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e191170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dd83e1909a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e1907e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd83e190fb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5dd83e1902f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5dd83e190a80_0;
    %assign/vec4 v0x5dd83e190b40_0, 0;
    %load/vec4 v0x5dd83e190580_0;
    %assign/vec4 v0x5dd83e190640_0, 0;
    %load/vec4 v0x5dd83e190c00_0;
    %assign/vec4 v0x5dd83e190ce0_0, 0;
    %load/vec4 v0x5dd83e1903e0_0;
    %assign/vec4 v0x5dd83e1904a0_0, 0;
    %load/vec4 v0x5dd83e18ff90_0;
    %assign/vec4 v0x5dd83e190070_0, 0;
    %load/vec4 v0x5dd83e191090_0;
    %assign/vec4 v0x5dd83e191170_0, 0;
    %load/vec4 v0x5dd83e1908c0_0;
    %assign/vec4 v0x5dd83e1909a0_0, 0;
    %load/vec4 v0x5dd83e190700_0;
    %assign/vec4 v0x5dd83e1907e0_0, 0;
    %load/vec4 v0x5dd83e190ed0_0;
    %assign/vec4 v0x5dd83e190fb0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5dd83e19a620;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd83e19b440_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x5dd83e19b440_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5dd83e19b440_0;
    %store/vec4a v0x5dd83e19b5d0, 4, 0;
    %load/vec4 v0x5dd83e19b440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dd83e19b440_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x5dd83e19a620;
T_13 ;
    %wait E_0x5dd83e19aba0;
    %load/vec4 v0x5dd83e19b370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0x5dd83e19b2b0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd83e19b670_0, 0, 32;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd83e19b670_0, 0, 32;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd83e19b670_0, 0, 32;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd83e19b670_0, 0, 32;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x5dd83e19b2b0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %jmp T_13.15;
T_13.11 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd83e19b670_0, 0, 32;
    %jmp T_13.15;
T_13.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd83e19b670_0, 0, 32;
    %jmp T_13.15;
T_13.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd83e19b670_0, 0, 32;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd83e19b670_0, 0, 32;
    %jmp T_13.15;
T_13.15 ;
    %pop/vec4 1;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x5dd83e19b2b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_13.16, 8;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.17, 8;
T_13.16 ; End of true expr.
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_13.17, 8;
 ; End of false expr.
    %blend;
T_13.17;
    %store/vec4 v0x5dd83e19b670_0, 0, 32;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x5dd83e19b2b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_13.18, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.19, 8;
T_13.18 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5dd83e19b750_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_13.19, 8;
 ; End of false expr.
    %blend;
T_13.19;
    %store/vec4 v0x5dd83e19b670_0, 0, 32;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x5dd83e19b750_0;
    %store/vec4 v0x5dd83e19b670_0, 0, 32;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5dd83e19a620;
T_14 ;
    %wait E_0x5dd83e0f9ab0;
    %load/vec4 v0x5dd83e19b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5dd83e19b370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x5dd83e19b2b0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x5dd83e19b910_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5dd83e19b830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd83e19b5d0, 0, 4;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x5dd83e19b910_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5dd83e19b830_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd83e19b5d0, 4, 5;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x5dd83e19b910_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5dd83e19b830_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd83e19b5d0, 4, 5;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x5dd83e19b910_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5dd83e19b830_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd83e19b5d0, 4, 5;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x5dd83e19b2b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.11, 8;
    %load/vec4 v0x5dd83e19b910_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x5dd83e19b830_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd83e19b5d0, 4, 5;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0x5dd83e19b910_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x5dd83e19b830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd83e19b5d0, 0, 4;
T_14.12 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5dd83e19b910_0;
    %ix/getv 3, v0x5dd83e19b830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd83e19b5d0, 0, 4;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5dd83e19cbd0;
T_15 ;
    %wait E_0x5dd83e0f9ab0;
    %load/vec4 v0x5dd83e19d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd83e19dba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dd83e19dd30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e19d280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e19da20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dd83e19d810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd83e19d660_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd83e19dee0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5dd83e19d4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5dd83e19db00_0;
    %assign/vec4 v0x5dd83e19dba0_0, 0;
    %load/vec4 v0x5dd83e19dc40_0;
    %assign/vec4 v0x5dd83e19dd30_0, 0;
    %load/vec4 v0x5dd83e19d170_0;
    %assign/vec4 v0x5dd83e19d280_0, 0;
    %load/vec4 v0x5dd83e19d960_0;
    %assign/vec4 v0x5dd83e19da20_0, 0;
    %load/vec4 v0x5dd83e19d720_0;
    %assign/vec4 v0x5dd83e19d810_0, 0;
    %load/vec4 v0x5dd83e19d5a0_0;
    %assign/vec4 v0x5dd83e19d660_0, 0;
    %load/vec4 v0x5dd83e19ddf0_0;
    %assign/vec4 v0x5dd83e19dee0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5dd83e19e960;
T_16 ;
    %wait E_0x5dd83e1983f0;
    %load/vec4 v0x5dd83e19f0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd83e19efc0_0, 0, 32;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x5dd83e19ece0_0;
    %store/vec4 v0x5dd83e19efc0_0, 0, 32;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x5dd83e19edf0_0;
    %store/vec4 v0x5dd83e19efc0_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x5dd83e19eec0_0;
    %store/vec4 v0x5dd83e19efc0_0, 0, 32;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5dd83e182180;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd83e1a51b0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x5dd83e182180;
T_18 ;
    %delay 5, 0;
    %load/vec4 v0x5dd83e1a51b0_0;
    %inv;
    %store/vec4 v0x5dd83e1a51b0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5dd83e182180;
T_19 ;
    %vpi_call 2 25 "$dumpfile", "dumpfile.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5dd83e182180 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dd83e1a53d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd83e1a53d0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./test/top/mt_cpu_tb.v";
    "./src/top/mt_cpu.v";
    "./src/pl_regs/pl_reg_de.v";
    "./src/pl_stages/decode/decode.v";
    "./src/pl_stages/decode/control_unit.v";
    "./src/pl_stages/decode/imm_ext.v";
    "./src/pl_stages/decode/mt_reg_file.v";
    "./src/pl_regs/pl_reg_em.v";
    "./src/pl_stages/execute/execute.v";
    "./src/utils/mux2.v";
    "./src/pl_stages/execute/alu.v";
    "./src/utils/adder.v";
    "./src/pl_regs/pl_reg_fd.v";
    "./src/pl_stages/fetch/fetch.v";
    "./src/pl_stages/fetch/instr_mem.v";
    "./src/pl_stages/fetch/mt_pc.v";
    "./src/pl_stages/fetch/thread_sel.v";
    "./src/pl_stages/memory/memory.v";
    "./src/pl_stages/memory/data_memory.v";
    "./src/pl_regs/pl_reg_mw.v";
    "./src/pl_stages/writeback/writeback.v";
    "./src/utils/mux3.v";
