* Z:\mnt\design.r\spice\examples\4356-3.asc
S1 0 OUT N002 0 SHORT
V1 IN 0 PWL(0 0 1m 12 20m 12 20.2m 80 30m 45 43m 26.9 80m 12)
V2 N002 0 PWL(0 0 150m 0 151m 5 170m 5 171m 0)
R1 IN N011 383K
R2 N011 0 100K
R3 IN N001 10m
R4 N003 N005 10
R5 OUT N012 102K
R6 N012 0 4.99K
C1 N004 0 22µ
C2 N013 0 .22µ
R7 OUT N004 .05
R8 OUT N007 27K
R9 OUT N010 27K
R10 IN N009 27K
C3 N005 0 .0068µ
M§Q1 N001 N003 OUT OUT IRF1310
R11 OUT 0 10
XU1 N013 N012 OUT N005 N001 IN N006 N010 N007 0 N009 N011 LT4356-3
V3 N008 0 PWL(0 0 90m 0 90.1m 5 100m 5 100.1m 0)
M§Q2 N006 N008 0 0 SUD40N10-25
R12 IN N006 10K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 200m
.model SHORT SW(Ron=10m Roff=1G Vt=0.5 Vh=-.1)
* Use SHDN# to reset GATE off latch
.lib LT4356-3.sub
.backanno
.end
