0.6
2019.2
Nov  6 2019
21:42:20
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_1/project_1.srcs/sim_1/new/testbench.v,1617162224,verilog,,,,testbench,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_1/project_1.srcs/sources_1/new/clock_divider.v,1617145701,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_1/project_1.srcs/sources_1/new/top.v,,clock_divider,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_1/project_1.srcs/sources_1/new/top.v,1617168363,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_1/project_1.srcs/sim_1/new/testbench.v,,top,,,,,,,,
