v 20100214 2
C 44700 44900 1 0 0 opamp-3.sym
{
T 44800 46000 5 10 1 0 0 0 1
model=opamp[bandwidth->bw]
T 45400 45500 5 10 1 1 0 0 1
refdes=U1
T 45400 46300 5 10 0 0 0 0 1
symversion=0.1
}
C 39500 40000 0 0 0 Noqsi-title-B.sym
{
T 49500 40500 15 10 1 1 0 0 1
date=$Date: 2007/06/19 18:26:46 $
T 53400 40500 15 10 1 1 0 0 1
rev=$Revision: 1.1 $
T 54900 40200 15 10 1 1 0 0 1
auth=$Author: jpd $
T 49700 40800 15 8 1 1 0 0 1
fname=$Source: /cvs/Osaka/SXI/Schematic/AlgebraicFilt.sch,v $
T 52700 41200 15 14 1 1 0 4 1
title=Parallel low regulator model
}
N 44700 47000 44700 45500 4
N 45700 45300 46600 45300 4
N 44700 47000 45900 47000 4
T 50100 40200 9 10 1 0 0 0 1
1
T 51700 40200 9 10 1 0 0 0 1
1
C 50100 47800 1 0 1 capacitor-1.sym
{
T 49900 48500 5 10 0 0 0 6 1
device=CAPACITOR
T 49900 48300 5 10 1 1 0 6 1
refdes=Cout
T 49900 48700 5 10 0 0 0 6 1
symversion=0.1
}
C 50500 46300 1 0 1 terminal-1.sym
{
T 50190 47050 5 10 0 0 0 6 1
device=testpoint
T 50190 46900 5 10 0 0 0 6 1
footprint=CONNECTOR 1 1
T 50250 46350 5 10 1 1 0 0 1
refdes=out
}
N 49200 44800 49200 48000 4
N 49600 46400 49200 46400 4
C 50500 46900 1 0 1 terminal-1.sym
{
T 50990 47150 5 10 1 0 0 6 1
device=current
T 50190 47500 5 10 0 0 0 6 1
footprint=CONNECTOR 1 1
T 50250 46950 5 10 1 1 0 0 1
refdes=stim
}
N 49600 47000 49200 47000 4
C 46600 45800 1 180 1 pnp-2.sym
{
T 47200 45400 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 47200 45300 5 10 1 1 180 6 1
refdes=Q1
T 46500 44500 5 10 1 1 0 0 1
model=bipolar[]
}
N 48800 44800 49200 44800 4
C 47700 45500 1 0 1 gnd-1.sym
N 47600 45800 47100 45800 4
C 46800 46900 1 0 1 resistor-1.sym
{
T 46500 47300 5 10 0 0 0 6 1
device=RESISTOR
T 46600 47200 5 10 1 1 0 6 1
refdes=R1
}
N 46800 47000 49200 47000 4
C 44700 46900 1 0 1 resistor-1.sym
{
T 44400 47300 5 10 0 0 0 6 1
device=RESISTOR
T 44500 47200 5 10 1 1 0 6 1
refdes=R2
}
C 43900 46700 1 0 1 gnd-1.sym
C 46800 47800 1 0 1 capacitor-1.sym
{
T 46600 48500 5 10 0 0 0 6 1
device=CAPACITOR
T 46600 48300 5 10 1 1 0 6 1
refdes=Cfb
T 46600 48700 5 10 0 0 0 6 1
symversion=0.1
}
N 45900 47000 45900 48000 4
C 50200 47700 1 0 1 gnd-1.sym
C 48800 44700 1 0 1 resistor-1.sym
{
T 48500 45100 5 10 0 0 0 6 1
device=RESISTOR
T 48600 45000 5 10 1 1 0 6 1
refdes=Rd
}
N 47100 44800 47900 44800 4
N 47900 44800 47900 48000 4
N 47900 48000 46800 48000 4
C 44800 44800 1 0 1 gnd-1.sym
C 44800 44800 1 0 1 gnd-1.sym
