{'out': {'CDeps': [[[], ['load']], [[], ['load']]],
         'CLines': [[None, '11:C'], [None, '11:C']],
         'Clocked': True,
         'DDeps': [['data', 'amount', 'data', 'amount'], ['data']],
         'DLines': ['14:D', '12:D'],
         'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f60409f1050>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f604098ee90>]}}
