{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@92:108@HdlStmProcess", "  end else begin\n    state <= next_state;\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1 || (charisk28[DATA_PATH_WIDTH-1] == 1'b1 && data[(DATA_PATH_WIDTH*8)-1:(DATA_PATH_WIDTH*8)-3] == 3'h3)) begin\n    prev_was_last <= 1'b1;\n  end else begin\n    prev_was_last <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    ilas_config_valid_i <= 1'b0;\n  end else if (state == STATE_ILAS) begin\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@84:100", "      next_state = STATE_DATA;\n    end\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    state <= STATE_ILAS;\n  end else begin\n    state <= next_state;\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1 || (charisk28[DATA_PATH_WIDTH-1] == 1'b1 && data[(DATA_PATH_WIDTH*8)-1:(DATA_PATH_WIDTH*8)-3] == 3'h3)) begin\n    prev_was_last <= 1'b1;\n  end else begin\n"]], "Diff Content": {"Delete": [[97, "always @(posedge clk) begin\n"], [98, "  if (reset == 1'b1 || (charisk28[DATA_PATH_WIDTH-1] == 1'b1 && data[(DATA_PATH_WIDTH*8)-1:(DATA_PATH_WIDTH*8)-3] == 3'h3)) begin\n"], [99, "    prev_was_last <= 1'b1;\n"], [100, "  end else begin\n"], [101, "    prev_was_last <= 1'b0;\n"], [103, "end\n"]], "Add": [[101, "  always @(posedge clk) begin\n"], [101, "    if (reset == 1'b1 || (charisk28[DATA_PATH_WIDTH-1] == 1'b1 && data[(DATA_PATH_WIDTH*8)-1:(DATA_PATH_WIDTH*8)-3] == 3'h3)) begin\n"], [101, "      prev_was_last <= 1'b1;\n"], [101, "    end else begin\n"], [101, "      prev_was_last <= 1'b0;\n"], [101, "    end\n"]]}}