// Seed: 3816533546
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  final $display(id_3);
  always_ff disable id_8;
  tri1 id_9 = id_1;
  wire id_10;
  supply1 id_11;
  always_ff
    case (id_1)
      1: id_11 = id_2 - 1;
      default: id_4 = 1;
    endcase
  assign id_9 = id_8;
  wire id_12;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  wire id_4;
  assign id_0 = 1 ? 1 : id_4;
endmodule
