# Entity: clkmgr_reg_top

- **File**: clkmgr_reg_top.sv
## Diagram

![Diagram](clkmgr_reg_top.svg "Diagram")
## Description

 Copyright lowRISC contributors.
 Licensed under the Apache License, Version 2.0, see LICENSE for details.
 SPDX-License-Identifier: Apache-2.0

 Register Top module auto-generated by `reggen`

## Ports

| Port name  | Direction | Type | Description                                              |
| ---------- | --------- | ---- | -------------------------------------------------------- |
| clk_i      | input     |      |                                                          |
| rst_ni     | input     |      |                                                          |
| tl_i       | input     |      |                                                          |
| tl_o       | output    |      |                                                          |
| reg2hw     | output    |      | Write                                                    |
| hw2reg     | input     |      | Read                                                     |
| intg_err_o | output    |      |  Integrity check errors                                  |
| devmode_i  | input     |      | If 1, explicit error return for unmapped register access |
## Signals

| Name                                  | Type               | Description                                                                                                                  |
| ------------------------------------- | ------------------ | ---------------------------------------------------------------------------------------------------------------------------- |
| reg_we                                | logic              |  register signals                                                                                                            |
| reg_re                                | logic              |                                                                                                                              |
| reg_addr                              | logic [AW-1:0]     |                                                                                                                              |
| reg_wdata                             | logic [DW-1:0]     |                                                                                                                              |
| reg_be                                | logic [DBW-1:0]    |                                                                                                                              |
| reg_rdata                             | logic [DW-1:0]     |                                                                                                                              |
| reg_error                             | logic              |                                                                                                                              |
| addrmiss                              | logic              |                                                                                                                              |
| wr_err                                | logic              |                                                                                                                              |
| reg_rdata_next                        | logic [DW-1:0]     |                                                                                                                              |
| reg_busy                              | logic              |                                                                                                                              |
| tl_reg_h2d                            | tlul_pkg::tl_h2d_t |                                                                                                                              |
| tl_reg_d2h                            | tlul_pkg::tl_d2h_t |                                                                                                                              |
| intg_err                              | logic              |  incoming payload check                                                                                                      |
| intg_err_q                            | logic              |                                                                                                                              |
| tl_o_pre                              | tlul_pkg::tl_d2h_t |  outgoing integrity generation                                                                                               |
| clk_enables_we                        | logic              |  Define SW related signals  Format: <reg>_<field>_{wd|we|qs}         or <reg>_{wd|we|qs} if field == 1 or 0                  |
| clk_enables_clk_fixed_peri_en_qs      | logic              |                                                                                                                              |
| clk_enables_clk_fixed_peri_en_wd      | logic              |                                                                                                                              |
| clk_enables_clk_usb_48mhz_peri_en_qs  | logic              |                                                                                                                              |
| clk_enables_clk_usb_48mhz_peri_en_wd  | logic              |                                                                                                                              |
| clk_hints_we                          | logic              |                                                                                                                              |
| clk_hints_clk_main_aes_hint_qs        | logic              |                                                                                                                              |
| clk_hints_clk_main_aes_hint_wd        | logic              |                                                                                                                              |
| clk_hints_clk_main_hmac_hint_qs       | logic              |                                                                                                                              |
| clk_hints_clk_main_hmac_hint_wd       | logic              |                                                                                                                              |
| clk_hints_status_clk_main_aes_val_qs  | logic              |                                                                                                                              |
| clk_hints_status_clk_main_hmac_val_qs | logic              |                                                                                                                              |
| addr_hit                              | logic [2:0]        |                                                                                                                              |
| shadow_busy                           | logic              |  shadow busy                                                                                                                 |
| reg_busy_sel                          | logic              |  register busy                                                                                                               |
| unused_wdata                          | logic              |  Unused signal tieoff  wdata / byte enable are not always fully used  add a blanket unused statement to handle lint waivers  |
| unused_be                             | logic              |                                                                                                                              |
## Constants

| Name | Type | Value | Description |
| ---- | ---- | ----- | ----------- |
| AW   | int  | 4     |             |
| DW   | int  | 32    |             |
| DBW  | int  | DW/8  | Byte Width  |
## Processes
- unnamed: ( @(posedge clk_i or negedge rst_ni) )
  - **Type:** always_ff
- unnamed: (  )
  - **Type:** always_comb
- unnamed: (  )
  - **Type:** always_comb
</br>**Description**
 Check sub-word write is permitted 
- unnamed: (  )
  - **Type:** always_comb
</br>**Description**
 Read data return 
- unnamed: (  )
  - **Type:** always_comb
## Instantiations

- u_chk: tlul_cmd_intg_chk
- u_rsp_intg_gen: tlul_rsp_intg_gen
- u_reg_if: tlul_adapter_reg
- u_clk_enables_clk_fixed_peri_en: prim_subreg
</br>**Description**
 Register instances
 R[clk_enables]: V(False)
   F[clk_fixed_peri_en]: 0:0

- u_clk_enables_clk_usb_48mhz_peri_en: prim_subreg
</br>**Description**
   F[clk_usb_48mhz_peri_en]: 1:1

- u_clk_hints_clk_main_aes_hint: prim_subreg
</br>**Description**
 R[clk_hints]: V(False)
   F[clk_main_aes_hint]: 0:0

- u_clk_hints_clk_main_hmac_hint: prim_subreg
</br>**Description**
   F[clk_main_hmac_hint]: 1:1

- u_clk_hints_status_clk_main_aes_val: prim_subreg
</br>**Description**
 R[clk_hints_status]: V(False)
   F[clk_main_aes_val]: 0:0

- u_clk_hints_status_clk_main_hmac_val: prim_subreg
</br>**Description**
   F[clk_main_hmac_val]: 1:1

