{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575230717461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575230717477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:05:17 2019 " "Processing started: Sun Dec 01 17:05:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575230717477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230717477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPSLike -c MIPSLike " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSLike -c MIPSLike" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230717477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575230718149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575230718149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipslike.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipslike.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSLike-behavior " "Found design unit 1: MIPSLike-behavior" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575230729943 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSLike " "Found entity 1: MIPSLike" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575230729943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230729943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPSLike " "Elaborating entity \"MIPSLike\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575230729990 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift_out MIPSLike.vhd(132) " "VHDL Process Statement warning at MIPSLike.vhd(132): signal \"shift_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575230729990 "|MIPSLike"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rt_data MIPSLike.vhd(133) " "VHDL Process Statement warning at MIPSLike.vhd(133): signal \"rt_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575230729990 "|MIPSLike"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift_out MIPSLike.vhd(135) " "VHDL Process Statement warning at MIPSLike.vhd(135): signal \"shift_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575230729990 "|MIPSLike"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_memory_adress MIPSLike.vhd(129) " "VHDL Process Statement warning at MIPSLike.vhd(129): inferring latch(es) for signal or variable \"data_memory_adress\", which holds its previous value in one or more paths through the process" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575230729990 "|MIPSLike"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_memory_out MIPSLike.vhd(129) " "VHDL Process Statement warning at MIPSLike.vhd(129): inferring latch(es) for signal or variable \"data_memory_out\", which holds its previous value in one or more paths through the process" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575230729990 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[0\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[0\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[1\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[1\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[2\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[2\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[3\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[3\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[4\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[4\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[5\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[5\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[6\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[6\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[7\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[7\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[8\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[8\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[9\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[9\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[10\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[10\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[11\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[11\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[12\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[12\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[13\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[13\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[14\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[14\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_out\[15\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_out\[15\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[0\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[0\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[1\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[1\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[2\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[2\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[3\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[3\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[4\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[4\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[5\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[5\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[6\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[6\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[7\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[7\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[8\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[8\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[9\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[9\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[10\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[10\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[11\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[11\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[12\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[12\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[13\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[13\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[14\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[14\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_adress\[15\] MIPSLike.vhd(129) " "Inferred latch for \"data_memory_adress\[15\]\" at MIPSLike.vhd(129)" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230730005 "|MIPSLike"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regs " "RAM logic \"regs\" is uninferred due to asynchronous read logic" {  } { { "MIPSLike.vhd" "regs" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1575230730568 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1575230730568 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575230731349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575230731942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575230731942 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_memory_in\[12\] " "No output dependent on input pin \"instruction_memory_in\[12\]\"" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575230732098 "|MIPSLike|instruction_memory_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_memory_in\[13\] " "No output dependent on input pin \"instruction_memory_in\[13\]\"" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575230732098 "|MIPSLike|instruction_memory_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_memory_in\[14\] " "No output dependent on input pin \"instruction_memory_in\[14\]\"" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575230732098 "|MIPSLike|instruction_memory_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_memory_in\[15\] " "No output dependent on input pin \"instruction_memory_in\[15\]\"" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575230732098 "|MIPSLike|instruction_memory_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shift_sig " "No output dependent on input pin \"shift_sig\"" {  } { { "MIPSLike.vhd" "" { Text "C:/Users/Casa/Desktop/Pedro/4 periodo/Arquitetura/Trabalho Final/MIPSLike.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575230732098 "|MIPSLike|shift_sig"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575230732098 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "691 " "Implemented 691 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575230732098 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575230732098 ""} { "Info" "ICUT_CUT_TM_LCELLS" "595 " "Implemented 595 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575230732098 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575230732098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575230732114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:05:32 2019 " "Processing ended: Sun Dec 01 17:05:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575230732114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575230732114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575230732114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575230732114 ""}
