; Generated by holtek-gcc v3.20, Tue Oct 20 21:26:21 2020
; 
; Configuration:
;       with long instruction
;       Multi-ROM, Multi-RAM
;       bits_per_rom_unit:16
;       with mp1
;       with tbhp, address(0x9)
;          Use tabrd-const
;       
; SFR address of long-instruction arch:
;    mp0 = -1,1,0
;    mp1 = 4,3,2
;    mp2 = 14,13,12
;    tbp = 9,7,8
;    acc = 5
;    pcl = 6
;    status = 10
;    bp = 11
;    intc = 16
;       
;       
; use 'tabrdc' instead of 'tabrd'
;       

#pragma translator "holtek-gcc 4.6.4" "3.20" "build 20130711"
; Rebuild 610

ir equ [2]
mp equ [3]
sbp equ [4]
acc equ [5]
bp equ [11]
tblp equ [7]
tbhp equ [9]
status equ [10]
c equ [10].0
ac equ [10].1
z equ [10].2
ov equ [10].3
cz equ [10].6
sc equ [10].7
intc equ [16]

extern ra:byte
extern rb:byte
extern rc:byte
extern rd:byte
extern re:byte
extern rf:byte
extern rg:byte
extern rh:byte
extern _Crom2Prom:near
extern _Crom2PromNext:near

RAMBANK 0 @BITDATASEC, @BITDATASEC1
@HCCINIT	.section 'data'
@HCCINIT0	.section 'data'
@BITDATASEC	 .section 'data'
@BITDATASEC1	 .section 'data'

#pragma debug scope 1 1
	extern __DELAY3:near
	extern __DELAYX3:near
	extern __DELAYX6:near
	extern __DELAYY5:near
	extern __DELAYY3:near
	extern _builtin_holtek_delay_2:byte
public _INT0_ISR
#pragma debug scope 2 1
#line 41 "C:\HT-3000\UC_F5660\src\HT8_it.c"
rombank 0 @INT0_ISR_code
@INT0_ISR_code .section at 4 'code'
_INT0_ISR:
	reti
#line 41 "C:\HT-3000\UC_F5660\src\HT8_it.c"
#pragma debug scope 1 1
public _INT1_ISR
#pragma debug scope 3 1
#line 53 "C:\HT-3000\UC_F5660\src\HT8_it.c"
rombank 0 @INT1_ISR_code
@INT1_ISR_code .section at 8 'code'
_INT1_ISR:
	reti
#line 53 "C:\HT-3000\UC_F5660\src\HT8_it.c"
#pragma debug scope 1 1
public _Timer0_ISR
#pragma debug scope 4 1
#line 65 "C:\HT-3000\UC_F5660\src\HT8_it.c"
rombank 0 @Timer0_ISR_code
@Timer0_ISR_code .section at 12 'code'
_Timer0_ISR:
	reti
#line 65 "C:\HT-3000\UC_F5660\src\HT8_it.c"
#pragma debug scope 1 1
public _ADC_ISR
#pragma debug scope 5 1
#line 77 "C:\HT-3000\UC_F5660\src\HT8_it.c"
rombank 0 @ADC_ISR_code
@ADC_ISR_code .section at 16 'code'
_ADC_ISR:
	reti
#line 77 "C:\HT-3000\UC_F5660\src\HT8_it.c"
#pragma debug scope 1 1
public _TB0_ISR
#pragma debug scope 6 1
#line 89 "C:\HT-3000\UC_F5660\src\HT8_it.c"
rombank 0 @TB0_ISR_code
@TB0_ISR_code .section at 20 'code'
_TB0_ISR:
	reti
#line 89 "C:\HT-3000\UC_F5660\src\HT8_it.c"
#pragma debug scope 1 1
public _TB1_ISR
#pragma debug scope 7 1
#line 102 "C:\HT-3000\UC_F5660\src\HT8_it.c"
rombank 0 @TB1_ISR_code
@TB1_ISR_code .section at 24 'code'
_TB1_ISR:
	reti
#line 102 "C:\HT-3000\UC_F5660\src\HT8_it.c"
#pragma debug scope 1 1
public _LVD_EEPROM_UART_SIM_ISR
#pragma debug scope 8 1
#line 115 "C:\HT-3000\UC_F5660\src\HT8_it.c"
rombank 0 @LVD_EEPROM_UART_SIM_ISR_code
@LVD_EEPROM_UART_SIM_ISR_code .section at 28 'code'
_LVD_EEPROM_UART_SIM_ISR:
	reti
#line 115 "C:\HT-3000\UC_F5660\src\HT8_it.c"
#pragma debug scope 1 1
public _I2CTO_Timer1_ISR
#pragma debug scope 9 1
#line 128 "C:\HT-3000\UC_F5660\src\HT8_it.c"
rombank 0 @I2CTO_Timer1_ISR_code
@I2CTO_Timer1_ISR_code .section at 32 'code'
_I2CTO_Timer1_ISR:
	reti
#line 128 "C:\HT-3000\UC_F5660\src\HT8_it.c"
#pragma debug scope 1 1
public _Timer2_Timer3_ISR
#pragma debug scope 10 1
#line 141 "C:\HT-3000\UC_F5660\src\HT8_it.c"
rombank 0 @Timer2_Timer3_ISR_code
@Timer2_Timer3_ISR_code .section at 36 'code'
_Timer2_Timer3_ISR:
	reti
#line 141 "C:\HT-3000\UC_F5660\src\HT8_it.c"
#pragma debug scope 1 1
public _COMP0_ISR
#pragma debug scope 11 1
#line 154 "C:\HT-3000\UC_F5660\src\HT8_it.c"
rombank 0 @COMP0_ISR_code
@COMP0_ISR_code .section at 40 'code'
_COMP0_ISR:
	reti
#line 154 "C:\HT-3000\UC_F5660\src\HT8_it.c"
#pragma debug scope 1 1
public _COMP1_ISR
#pragma debug scope 12 1
#line 167 "C:\HT-3000\UC_F5660\src\HT8_it.c"
rombank 0 @COMP1_ISR_code
@COMP1_ISR_code .section at 44 'code'
_COMP1_ISR:
	reti
#line 167 "C:\HT-3000\UC_F5660\src\HT8_it.c"
#pragma debug scope 1 1
public _INT2_ISR
#pragma debug scope 13 1
#line 180 "C:\HT-3000\UC_F5660\src\HT8_it.c"
rombank 0 @INT2_ISR_code
@INT2_ISR_code .section at 48 'code'
_INT2_ISR:
	reti
#line 180 "C:\HT-3000\UC_F5660\src\HT8_it.c"
#pragma debug scope 1 1
public _INT3_ISR
#pragma debug scope 14 1
#line 193 "C:\HT-3000\UC_F5660\src\HT8_it.c"
rombank 0 @INT3_ISR_code
@INT3_ISR_code .section at 52 'code'
_INT3_ISR:
	reti
#line 193 "C:\HT-3000\UC_F5660\src\HT8_it.c"
#pragma debug scope 1 1

; 
; Generated by holtek-gcc v3.20, Tue Oct 20 21:26:21 2020
; Rebuild 610
; end of file
