# VerilogGenerator
Using python to create the multicore files (top level and testbench)
