<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › setup-sh7734.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>setup-sh7734.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sh/kernel/cpu/sh4a/setup-sh7734.c</span>

<span class="cm"> * SH7734 Setup</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011,2012 Nobuhiro Iwamatsu &lt;nobuhiro.iwamatsu.yj@renesas.com&gt;</span>
<span class="cm"> * Copyright (C) 2011,2012 Renesas Solutions Corp.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/serial.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/serial_sci.h&gt;</span>
<span class="cp">#include &lt;linux/sh_timer.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;asm/clock.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7734.h&gt;</span>

<span class="cm">/* SCIF */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xFFE40000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>          <span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>  <span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x8C0</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>        <span class="o">=</span> <span class="n">SCIx_SH4_SCIF_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xFFE41000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>          <span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x8E0</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>        <span class="o">=</span> <span class="n">SCIx_SH4_SCIF_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>         <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">scif1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xFFE42000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>          <span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>  <span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x900</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>        <span class="o">=</span> <span class="n">SCIx_SH4_SCIF_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>         <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">scif2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xFFE43000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>          <span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span> <span class="o">|</span> <span class="n">SCSCR_TOIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>  <span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x920</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>        <span class="o">=</span> <span class="n">SCIx_SH4_SCIF_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>	        <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif4_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xFFE44000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>          <span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x940</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>        <span class="o">=</span> <span class="n">SCIx_SH4_SCIF_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif4_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>	        <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif4_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif5_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xFFE43000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>          <span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x960</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>		<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif5_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>	        <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif5_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* RTC */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">rtc_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;rtc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFFFC5000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFFFC5000</span> <span class="o">+</span> <span class="mh">0x26</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xC00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">rtc_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-rtc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rtc_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">rtc_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* I2C 0 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">i2c0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;IIC0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="mh">0xFFC70000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="mh">0xFFC7000A</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x860</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">i2c0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;i2c-sh7734&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c0_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">i2c0_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* TMU */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFFD80008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFFD80014</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x400</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFFD80014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFFD80020</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x420</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu2_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFFD80020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFFD80030</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x440</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu2_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu2_resources</span><span class="p">),</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu3_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFFD81008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFFD81014</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x480</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu3_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu3_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu4_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu4_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFFD81014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFFD81020</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x4A0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu4_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu4_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu4_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu4_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu5_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu5_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFFD81020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFFD81030</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x4C0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu5_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu5_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu5_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu5_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu6_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu6_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFFD82008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFFD82014</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x500</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu6_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu6_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu6_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu6_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu7_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu7_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFFD82014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFFD82020</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x520</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu7_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu7_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu7_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu7_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu8_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu8_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFFD82020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFFD82030</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x540</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu8_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu8_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu8_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu8_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7734_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif5_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu5_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu6_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu7_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu8_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rtc_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7734_early_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif5_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu5_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu6_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu7_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu8_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_early_device_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">sh7734_early_devices</span><span class="p">,</span>
		<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7734_early_devices</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#define GROUP 0</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="cm">/* interrupt sources */</span>

	<span class="n">IRL0_LLLL</span><span class="p">,</span> <span class="n">IRL0_LLLH</span><span class="p">,</span> <span class="n">IRL0_LLHL</span><span class="p">,</span> <span class="n">IRL0_LLHH</span><span class="p">,</span>
	<span class="n">IRL0_LHLL</span><span class="p">,</span> <span class="n">IRL0_LHLH</span><span class="p">,</span> <span class="n">IRL0_LHHL</span><span class="p">,</span> <span class="n">IRL0_LHHH</span><span class="p">,</span>
	<span class="n">IRL0_HLLL</span><span class="p">,</span> <span class="n">IRL0_HLLH</span><span class="p">,</span> <span class="n">IRL0_HLHL</span><span class="p">,</span> <span class="n">IRL0_HLHH</span><span class="p">,</span>
	<span class="n">IRL0_HHLL</span><span class="p">,</span> <span class="n">IRL0_HHLH</span><span class="p">,</span> <span class="n">IRL0_HHHL</span><span class="p">,</span>

	<span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span>
	<span class="n">DU</span><span class="p">,</span>
	<span class="n">TMU00</span><span class="p">,</span> <span class="n">TMU10</span><span class="p">,</span> <span class="n">TMU20</span><span class="p">,</span> <span class="n">TMU21</span><span class="p">,</span>
	<span class="n">TMU30</span><span class="p">,</span> <span class="n">TMU40</span><span class="p">,</span> <span class="n">TMU50</span><span class="p">,</span> <span class="n">TMU51</span><span class="p">,</span>
	<span class="n">TMU60</span><span class="p">,</span> <span class="n">TMU70</span><span class="p">,</span> <span class="n">TMU80</span><span class="p">,</span>
	<span class="n">RESET_WDT</span><span class="p">,</span>
	<span class="n">USB</span><span class="p">,</span>
	<span class="n">HUDI</span><span class="p">,</span>
	<span class="n">SHDMAC</span><span class="p">,</span>
	<span class="n">SSI0</span><span class="p">,</span> <span class="n">SSI1</span><span class="p">,</span>	<span class="n">SSI2</span><span class="p">,</span> <span class="n">SSI3</span><span class="p">,</span>
	<span class="n">VIN0</span><span class="p">,</span>
	<span class="n">RGPVG</span><span class="p">,</span>
	<span class="n">_2DG</span><span class="p">,</span>
	<span class="n">MMC</span><span class="p">,</span>
	<span class="n">HSPI</span><span class="p">,</span>
	<span class="n">LBSCATA</span><span class="p">,</span>
	<span class="n">I2C0</span><span class="p">,</span>
	<span class="n">RCAN0</span><span class="p">,</span>
	<span class="n">MIMLB</span><span class="p">,</span>
	<span class="n">SCIF0</span><span class="p">,</span> <span class="n">SCIF1</span><span class="p">,</span> <span class="n">SCIF2</span><span class="p">,</span> <span class="n">SCIF3</span><span class="p">,</span> <span class="n">SCIF4</span><span class="p">,</span> <span class="n">SCIF5</span><span class="p">,</span>
	<span class="n">LBSCDMAC0</span><span class="p">,</span> <span class="n">LBSCDMAC1</span><span class="p">,</span> <span class="n">LBSCDMAC2</span><span class="p">,</span>
	<span class="n">RCAN1</span><span class="p">,</span>
	<span class="n">SDHI0</span><span class="p">,</span> <span class="n">SDHI1</span><span class="p">,</span>
	<span class="n">IEBUS</span><span class="p">,</span>
	<span class="n">HPBDMAC0_3</span><span class="p">,</span> <span class="n">HPBDMAC4_10</span><span class="p">,</span> <span class="n">HPBDMAC11_18</span><span class="p">,</span> <span class="n">HPBDMAC19_22</span><span class="p">,</span> <span class="n">HPBDMAC23_25_27_28</span><span class="p">,</span>
	<span class="n">RTC</span><span class="p">,</span>
	<span class="n">VIN1</span><span class="p">,</span>
	<span class="n">LCDC</span><span class="p">,</span>
	<span class="n">SRC0</span><span class="p">,</span> <span class="n">SRC1</span><span class="p">,</span>
	<span class="n">GETHER</span><span class="p">,</span>
	<span class="n">SDHI2</span><span class="p">,</span>
	<span class="n">GPIO0_3</span><span class="p">,</span> <span class="n">GPIO4_5</span><span class="p">,</span>
	<span class="n">STIF0</span><span class="p">,</span> <span class="n">STIF1</span><span class="p">,</span>
	<span class="n">ADMAC</span><span class="p">,</span>
	<span class="n">HIF</span><span class="p">,</span>
	<span class="n">FLCTL</span><span class="p">,</span>
	<span class="n">ADC</span><span class="p">,</span>
	<span class="n">MTU2</span><span class="p">,</span>
	<span class="n">RSPI</span><span class="p">,</span>
	<span class="n">QSPI</span><span class="p">,</span>
	<span class="n">HSCIF</span><span class="p">,</span>
	<span class="n">VEU3F_VE3</span><span class="p">,</span>

	<span class="cm">/* Group */</span>
	<span class="cm">/* Mask */</span>
	<span class="n">STIF_M</span><span class="p">,</span>
	<span class="n">GPIO_M</span><span class="p">,</span>
	<span class="n">HPBDMAC_M</span><span class="p">,</span>
	<span class="n">LBSCDMAC_M</span><span class="p">,</span>
	<span class="n">RCAN_M</span><span class="p">,</span>
	<span class="n">SRC_M</span><span class="p">,</span>
	<span class="n">SCIF_M</span><span class="p">,</span>
	<span class="n">LCDC_M</span><span class="p">,</span>
	<span class="n">_2DG_M</span><span class="p">,</span>
	<span class="n">VIN_M</span><span class="p">,</span>
	<span class="n">TMU_3_M</span><span class="p">,</span>
	<span class="n">TMU_0_M</span><span class="p">,</span>

	<span class="cm">/* Priority */</span>
	<span class="n">RCAN_P</span><span class="p">,</span>
	<span class="n">LBSCDMAC_P</span><span class="p">,</span>

	<span class="cm">/* Common */</span>
	<span class="n">SDHI</span><span class="p">,</span>
	<span class="n">SSI</span><span class="p">,</span>
	<span class="n">SPI</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DU</span><span class="p">,</span> <span class="mh">0x3E0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU00</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU10</span><span class="p">,</span> <span class="mh">0x420</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU20</span><span class="p">,</span> <span class="mh">0x440</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU30</span><span class="p">,</span> <span class="mh">0x480</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU40</span><span class="p">,</span> <span class="mh">0x4A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU50</span><span class="p">,</span> <span class="mh">0x4C0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU51</span><span class="p">,</span> <span class="mh">0x4E0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU60</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU70</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU80</span><span class="p">,</span> <span class="mh">0x540</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RESET_WDT</span><span class="p">,</span> <span class="mh">0x560</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USB</span><span class="p">,</span> <span class="mh">0x580</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HUDI</span><span class="p">,</span> <span class="mh">0x600</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SHDMAC</span><span class="p">,</span> <span class="mh">0x620</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SSI0</span><span class="p">,</span> <span class="mh">0x6C0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SSI1</span><span class="p">,</span> <span class="mh">0x6E0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SSI2</span><span class="p">,</span> <span class="mh">0x700</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SSI3</span><span class="p">,</span> <span class="mh">0x720</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VIN0</span><span class="p">,</span> <span class="mh">0x740</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RGPVG</span><span class="p">,</span> <span class="mh">0x760</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">_2DG</span><span class="p">,</span> <span class="mh">0x780</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MMC</span><span class="p">,</span> <span class="mh">0x7A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HSPI</span><span class="p">,</span> <span class="mh">0x7E0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LBSCATA</span><span class="p">,</span> <span class="mh">0x840</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C0</span><span class="p">,</span> <span class="mh">0x860</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RCAN0</span><span class="p">,</span> <span class="mh">0x880</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0</span><span class="p">,</span> <span class="mh">0x8A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF1</span><span class="p">,</span> <span class="mh">0x8C0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF2</span><span class="p">,</span> <span class="mh">0x900</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF3</span><span class="p">,</span> <span class="mh">0x920</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF4</span><span class="p">,</span> <span class="mh">0x940</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF5</span><span class="p">,</span> <span class="mh">0x960</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LBSCDMAC0</span><span class="p">,</span> <span class="mh">0x9E0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LBSCDMAC1</span><span class="p">,</span> <span class="mh">0xA00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LBSCDMAC2</span><span class="p">,</span> <span class="mh">0xA20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RCAN1</span><span class="p">,</span> <span class="mh">0xA60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI0</span><span class="p">,</span> <span class="mh">0xAE0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI1</span><span class="p">,</span> <span class="mh">0xB00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IEBUS</span><span class="p">,</span> <span class="mh">0xB20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HPBDMAC0_3</span><span class="p">,</span> <span class="mh">0xB60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HPBDMAC4_10</span><span class="p">,</span> <span class="mh">0xB80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HPBDMAC11_18</span><span class="p">,</span> <span class="mh">0xBA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HPBDMAC19_22</span><span class="p">,</span> <span class="mh">0xBC0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HPBDMAC23_25_27_28</span><span class="p">,</span> <span class="mh">0xBE0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RTC</span><span class="p">,</span> <span class="mh">0xC00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VIN1</span><span class="p">,</span> <span class="mh">0xC20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LCDC</span><span class="p">,</span> <span class="mh">0xC40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SRC0</span><span class="p">,</span> <span class="mh">0xC60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SRC1</span><span class="p">,</span> <span class="mh">0xC80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GETHER</span><span class="p">,</span> <span class="mh">0xCA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI2</span><span class="p">,</span> <span class="mh">0xCC0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GPIO0_3</span><span class="p">,</span> <span class="mh">0xCE0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GPIO4_5</span><span class="p">,</span> <span class="mh">0xD00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">STIF0</span><span class="p">,</span> <span class="mh">0xD20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">STIF1</span><span class="p">,</span> <span class="mh">0xD40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ADMAC</span><span class="p">,</span> <span class="mh">0xDA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HIF</span><span class="p">,</span> <span class="mh">0xDC0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL</span><span class="p">,</span> <span class="mh">0xDE0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ADC</span><span class="p">,</span> <span class="mh">0xE00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MTU2</span><span class="p">,</span> <span class="mh">0xE20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RSPI</span><span class="p">,</span> <span class="mh">0xE40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">QSPI</span><span class="p">,</span> <span class="mh">0xE60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HSCIF</span><span class="p">,</span> <span class="mh">0xFC0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VEU3F_VE3</span><span class="p">,</span> <span class="mh">0xF40</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_group</span> <span class="n">groups</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Common */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SDHI</span><span class="p">,</span> <span class="n">SDHI0</span><span class="p">,</span> <span class="n">SDHI1</span><span class="p">,</span> <span class="n">SDHI2</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SPI</span><span class="p">,</span> <span class="n">HSPI</span><span class="p">,</span> <span class="n">RSPI</span><span class="p">,</span> <span class="n">QSPI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SSI</span><span class="p">,</span> <span class="n">SSI0</span><span class="p">,</span> <span class="n">SSI1</span><span class="p">,</span> <span class="n">SSI2</span><span class="p">,</span> <span class="n">SSI3</span><span class="p">),</span>

	<span class="cm">/* Mask group */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">STIF_M</span><span class="p">,</span> <span class="n">STIF0</span><span class="p">,</span> <span class="n">STIF1</span><span class="p">),</span> <span class="cm">/* 22 */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">GPIO_M</span><span class="p">,</span> <span class="n">GPIO0_3</span><span class="p">,</span> <span class="n">GPIO4_5</span><span class="p">),</span> <span class="cm">/* 21 */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">HPBDMAC_M</span><span class="p">,</span> <span class="n">HPBDMAC0_3</span><span class="p">,</span> <span class="n">HPBDMAC4_10</span><span class="p">,</span> <span class="n">HPBDMAC11_18</span><span class="p">,</span>
			<span class="n">HPBDMAC19_22</span><span class="p">,</span> <span class="n">HPBDMAC23_25_27_28</span><span class="p">),</span> <span class="cm">/* 19 */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">LBSCDMAC_M</span><span class="p">,</span> <span class="n">LBSCDMAC0</span><span class="p">,</span> <span class="n">LBSCDMAC1</span><span class="p">,</span> <span class="n">LBSCDMAC2</span><span class="p">),</span> <span class="cm">/* 18 */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">RCAN_M</span><span class="p">,</span> <span class="n">RCAN0</span><span class="p">,</span> <span class="n">RCAN1</span><span class="p">,</span> <span class="n">IEBUS</span><span class="p">),</span> <span class="cm">/* 17 */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SRC_M</span><span class="p">,</span> <span class="n">SRC0</span><span class="p">,</span> <span class="n">SRC1</span><span class="p">),</span> <span class="cm">/* 16 */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SCIF_M</span><span class="p">,</span> <span class="n">SCIF0</span><span class="p">,</span> <span class="n">SCIF1</span><span class="p">,</span> <span class="n">SCIF2</span><span class="p">,</span> <span class="n">SCIF3</span><span class="p">,</span> <span class="n">SCIF4</span><span class="p">,</span> <span class="n">SCIF5</span><span class="p">,</span>
			<span class="n">HSCIF</span><span class="p">),</span> <span class="cm">/* 14 */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">LCDC_M</span><span class="p">,</span> <span class="n">LCDC</span><span class="p">,</span> <span class="n">MIMLB</span><span class="p">),</span> <span class="cm">/* 13 */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">_2DG_M</span><span class="p">,</span> <span class="n">_2DG</span><span class="p">,</span> <span class="n">RGPVG</span><span class="p">),</span> <span class="cm">/* 12 */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">VIN_M</span><span class="p">,</span> <span class="n">VIN0</span><span class="p">,</span> <span class="n">VIN1</span><span class="p">),</span> <span class="cm">/* 10 */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">TMU_3_M</span><span class="p">,</span> <span class="n">TMU30</span><span class="p">,</span> <span class="n">TMU40</span><span class="p">,</span> <span class="n">TMU50</span><span class="p">,</span> <span class="n">TMU51</span><span class="p">,</span>
			<span class="n">TMU60</span><span class="p">,</span> <span class="n">TMU60</span><span class="p">,</span> <span class="n">TMU70</span><span class="p">,</span> <span class="n">TMU80</span><span class="p">),</span> <span class="cm">/* 2 */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">TMU_0_M</span><span class="p">,</span> <span class="n">TMU00</span><span class="p">,</span> <span class="n">TMU10</span><span class="p">,</span> <span class="n">TMU20</span><span class="p">,</span> <span class="n">TMU21</span><span class="p">),</span> <span class="cm">/* 1 */</span>

	<span class="cm">/* Priority group*/</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">RCAN_P</span><span class="p">,</span> <span class="n">RCAN0</span><span class="p">,</span> <span class="n">RCAN1</span><span class="p">),</span> <span class="cm">/* INT2PRI5 */</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">LBSCDMAC_P</span><span class="p">,</span> <span class="n">LBSCDMAC0</span><span class="p">,</span> <span class="n">LBSCDMAC1</span><span class="p">),</span> <span class="cm">/* INT2PRI5 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xFF804040</span><span class="p">,</span> <span class="mh">0xFF804044</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INT2MSKRG / INT2MSKCR */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">VEU3F_VE3</span><span class="p">,</span>
		<span class="n">SDHI</span><span class="p">,</span> <span class="cm">/* SDHI 0-2 */</span>
		<span class="n">ADMAC</span><span class="p">,</span>
		<span class="n">FLCTL</span><span class="p">,</span>
		<span class="n">RESET_WDT</span><span class="p">,</span>
		<span class="n">HIF</span><span class="p">,</span>
		<span class="n">ADC</span><span class="p">,</span>
		<span class="n">MTU2</span><span class="p">,</span>
		<span class="n">STIF_M</span><span class="p">,</span> <span class="cm">/* STIF 0,1 */</span>
		<span class="n">GPIO_M</span><span class="p">,</span> <span class="cm">/* GPIO 0-5*/</span>
		<span class="n">GETHER</span><span class="p">,</span>
		<span class="n">HPBDMAC_M</span><span class="p">,</span> <span class="cm">/* HPBDMAC 0_3 - 23_25_27_28 */</span>
		<span class="n">LBSCDMAC_M</span><span class="p">,</span> <span class="cm">/* LBSCDMAC 0 - 2 */</span>
		<span class="n">RCAN_M</span><span class="p">,</span> <span class="cm">/* RCAN, IEBUS */</span>
		<span class="n">SRC_M</span><span class="p">,</span>	<span class="cm">/* SRC 0,1 */</span>
		<span class="n">LBSCATA</span><span class="p">,</span>
		<span class="n">SCIF_M</span><span class="p">,</span> <span class="cm">/* SCIF 0-5, HSCIF */</span>
		<span class="n">LCDC_M</span><span class="p">,</span> <span class="cm">/* LCDC, MIMLB */</span>
		<span class="n">_2DG_M</span><span class="p">,</span>	<span class="cm">/* 2DG, RGPVG */</span>
		<span class="n">SPI</span><span class="p">,</span> <span class="cm">/* HSPI, RSPI, QSPI */</span>
		<span class="n">VIN_M</span><span class="p">,</span>	<span class="cm">/* VIN0, 1 */</span>
		<span class="n">SSI</span><span class="p">,</span>	<span class="cm">/* SSI 0-3 */</span>
		<span class="n">USB</span><span class="p">,</span>
		<span class="n">SHDMAC</span><span class="p">,</span>
		<span class="n">HUDI</span><span class="p">,</span>
		<span class="n">MMC</span><span class="p">,</span>
		<span class="n">RTC</span><span class="p">,</span>
		<span class="n">I2C0</span><span class="p">,</span> <span class="cm">/* I2C */</span> <span class="cm">/* I2C 0, 1*/</span>
		<span class="n">TMU_3_M</span><span class="p">,</span> <span class="cm">/* TMU30 - TMU80 */</span>
		<span class="n">TMU_0_M</span><span class="p">,</span> <span class="cm">/* TMU00 - TMU21 */</span>
		<span class="n">DU</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xFF804000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI0 */</span>
		<span class="p">{</span> <span class="n">DU</span><span class="p">,</span> <span class="n">TMU00</span><span class="p">,</span> <span class="n">TMU10</span><span class="p">,</span> <span class="n">TMU20</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xFF804004</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI1 */</span>
		<span class="p">{</span> <span class="n">TMU30</span><span class="p">,</span> <span class="n">TMU60</span><span class="p">,</span> <span class="n">RTC</span><span class="p">,</span> <span class="n">SDHI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xFF804008</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI2 */</span>
		<span class="p">{</span> <span class="n">HUDI</span><span class="p">,</span> <span class="n">SHDMAC</span><span class="p">,</span> <span class="n">USB</span><span class="p">,</span> <span class="n">SSI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xFF80400C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI3 */</span>
		<span class="p">{</span> <span class="n">VIN0</span><span class="p">,</span> <span class="n">SPI</span><span class="p">,</span> <span class="n">_2DG</span><span class="p">,</span> <span class="n">LBSCATA</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xFF804010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI4 */</span>
		<span class="p">{</span> <span class="n">SCIF0</span><span class="p">,</span> <span class="n">SCIF3</span><span class="p">,</span> <span class="n">HSCIF</span><span class="p">,</span> <span class="n">LCDC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xFF804014</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI5 */</span>
		<span class="p">{</span> <span class="n">RCAN_P</span><span class="p">,</span> <span class="n">LBSCDMAC_P</span><span class="p">,</span> <span class="n">LBSCDMAC2</span><span class="p">,</span> <span class="n">MMC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xFF804018</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI6 */</span>
		<span class="p">{</span> <span class="n">HPBDMAC0_3</span><span class="p">,</span> <span class="n">HPBDMAC4_10</span><span class="p">,</span> <span class="n">HPBDMAC11_18</span><span class="p">,</span> <span class="n">HPBDMAC19_22</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xFF80401C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI7 */</span>
		<span class="p">{</span> <span class="n">HPBDMAC23_25_27_28</span><span class="p">,</span> <span class="n">I2C0</span><span class="p">,</span> <span class="n">SRC0</span><span class="p">,</span> <span class="n">SRC1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xFF804020</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI8 */</span>
		<span class="p">{</span> <span class="mi">0</span> <span class="cm">/* ADIF */</span><span class="p">,</span> <span class="n">VIN1</span><span class="p">,</span> <span class="n">RESET_WDT</span><span class="p">,</span> <span class="n">HIF</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xFF804024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI9 */</span>
		<span class="p">{</span> <span class="n">ADMAC</span><span class="p">,</span> <span class="n">FLCTL</span><span class="p">,</span> <span class="n">GPIO0_3</span><span class="p">,</span> <span class="n">GPIO4_5</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xFF804028</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI10 */</span>
		<span class="p">{</span> <span class="n">STIF0</span><span class="p">,</span> <span class="n">STIF1</span><span class="p">,</span> <span class="n">VEU3F_VE3</span><span class="p">,</span> <span class="n">GETHER</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xFF80402C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI11 */</span>
		<span class="p">{</span> <span class="n">MTU2</span><span class="p">,</span> <span class="n">RGPVG</span><span class="p">,</span> <span class="n">MIMLB</span><span class="p">,</span> <span class="n">IEBUS</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc</span><span class="p">,</span> <span class="s">&quot;sh7734&quot;</span><span class="p">,</span> <span class="n">vectors</span><span class="p">,</span> <span class="n">groups</span><span class="p">,</span>
	<span class="n">mask_registers</span><span class="p">,</span> <span class="n">prio_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="cm">/* Support for external interrupt pins in IRQ mode */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">irq3210_vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ0</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ1</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ2</span><span class="p">,</span> <span class="mh">0x2C0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ3</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_sense_reg</span> <span class="n">irq3210_sense_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xFF80201C</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* ICR1 */</span>
	<span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">irq3210_ack_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xFF802024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INTREQ */</span>
	<span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">irq3210_mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xFF802044</span><span class="p">,</span> <span class="mh">0xFF802064</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INTMSK0 / INTMSKCLR0 */</span>
	<span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">irq3210_prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xFF802010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* INTPRI */</span>
	<span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC_ACK</span><span class="p">(</span><span class="n">intc_desc_irq3210</span><span class="p">,</span> <span class="s">&quot;sh7734-irq3210&quot;</span><span class="p">,</span>
	<span class="n">irq3210_vectors</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="n">irq3210_mask_registers</span><span class="p">,</span> <span class="n">irq3210_prio_registers</span><span class="p">,</span>
	<span class="n">irq3210_sense_registers</span><span class="p">,</span> <span class="n">irq3210_ack_registers</span><span class="p">);</span>

<span class="cm">/* External interrupt pins in IRL mode */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_irl3210</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LLLL</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LLLH</span><span class="p">,</span> <span class="mh">0x220</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LLHL</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LLHH</span><span class="p">,</span> <span class="mh">0x260</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LHLL</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LHLH</span><span class="p">,</span> <span class="mh">0x2a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LHHL</span><span class="p">,</span> <span class="mh">0x2c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LHHH</span><span class="p">,</span> <span class="mh">0x2e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HLLL</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HLLH</span><span class="p">,</span> <span class="mh">0x320</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HLHL</span><span class="p">,</span> <span class="mh">0x340</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HLHH</span><span class="p">,</span> <span class="mh">0x360</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HHLL</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HHLH</span><span class="p">,</span> <span class="mh">0x3a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HHHL</span><span class="p">,</span> <span class="mh">0x3c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc_irl3210</span><span class="p">,</span> <span class="s">&quot;sh7734-irl3210&quot;</span><span class="p">,</span>
	<span class="n">vectors_irl3210</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">mask_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="cp">#define INTC_ICR0		0xFF802000</span>
<span class="cp">#define INTC_INTMSK0    0xFF802044</span>
<span class="cp">#define INTC_INTMSK1    0xFF802048</span>
<span class="cp">#define INTC_INTMSKCLR0 0xFF802064</span>
<span class="cp">#define INTC_INTMSKCLR1 0xFF802068</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* disable IRQ3-0 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xF0000000</span><span class="p">,</span> <span class="n">INTC_INTMSK0</span><span class="p">);</span>

	<span class="cm">/* disable IRL3-0 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x80000000</span><span class="p">,</span> <span class="n">INTC_INTMSK1</span><span class="p">);</span>

	<span class="cm">/* select IRL mode for IRL3-0 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">INTC_ICR0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x00800000</span><span class="p">,</span> <span class="n">INTC_ICR0</span><span class="p">);</span>

	<span class="cm">/* disable holding function, ie enable &quot;SH-4 Mode (LVLMODE)&quot; */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">INTC_ICR0</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00200000</span><span class="p">,</span> <span class="n">INTC_ICR0</span><span class="p">);</span>

	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup_pins</span><span class="p">(</span><span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRQ3210</span>:
		<span class="cm">/* select IRQ mode for IRL3-0 */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">INTC_ICR0</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00800000</span><span class="p">,</span> <span class="n">INTC_ICR0</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_irq3210</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL3210</span>:
		<span class="cm">/* enable IRL0-3 but don&#39;t provide any masking */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x80000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR1</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xf0000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL3210_MASK</span>:
		<span class="cm">/* enable IRL0-3 and mask using cpu intc controller */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x80000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR0</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_irl3210</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
