{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729692081536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729692081536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 11:01:21 2024 " "Processing started: Wed Oct 23 11:01:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729692081536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692081536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp5 -c exp5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp5 -c exp5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692081536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729692081727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729692081727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_wheel_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_wheel_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_wheel_uc " "Found entity 1: interface_wheel_uc" {  } { { "interface_wheel_uc.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel_uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_wheel_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_wheel_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_wheel_fd " "Found entity 1: interface_wheel_fd" {  } { { "interface_wheel_fd.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_wheel.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_wheel.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_wheel " "Found entity 1: interface_wheel" {  } { { "interface_wheel.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii_to_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_bin " "Found entity 1: ascii_to_bin" {  } { { "ascii_to_bin.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/ascii_to_bin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sonar_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonar_tb " "Found entity 1: sonar_tb" {  } { { "sonar_tb.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/sonar_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorg_updown_m.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorg_updown_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorg_updown_m " "Found entity 1: contadorg_updown_m" {  } { { "contadorg_updown_m.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/contadorg_updown_m.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_serial_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "tx_serial_uc.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/tx_serial_uc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_7O1_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_serial_7O1_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1_fd " "Found entity 1: tx_serial_7O1_fd" {  } { { "tx_serial_7O1_fd.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/tx_serial_7O1_fd.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_7O1.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_serial_7O1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1 " "Found entity 1: tx_serial_7O1" {  } { { "tx_serial_7O1.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/tx_serial_7O1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trena_digital_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file trena_digital_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 trena_digital_uc " "Found entity 1: trena_digital_uc" {  } { { "trena_digital_uc.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/trena_digital_uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trena_digital_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file trena_digital_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 trena_digital_fd " "Found entity 1: trena_digital_fd" {  } { { "trena_digital_fd.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/trena_digital_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pwm PWM sonar.v(19) " "Verilog HDL Declaration information at sonar.v(19): object \"pwm\" differs only in case from object \"PWM\" in the same scope" {  } { { "sonar.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/sonar.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729692087286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar.v 1 1 " "Found 1 design units, including 1 entities, in source file sonar.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonar " "Found entity 1: sonar" {  } { { "sonar.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/sonar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_angulos_8x24.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_angulos_8x24.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_angulos_8x24 " "Found entity 1: rom_angulos_8x24" {  } { { "rom_angulos_8x24.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/rom_angulos_8x24.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/registrador_n.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_n.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_n " "Found entity 1: mux_4x1_n" {  } { { "mux_4x1_n.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/mux_4x1_n.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hcsr04_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_hcsr04_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_uc " "Found entity 1: interface_hcsr04_uc" {  } { { "interface_hcsr04_uc.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_hcsr04_uc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hcsr04_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_hcsr04_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_fd " "Found entity 1: interface_hcsr04_fd" {  } { { "interface_hcsr04_fd.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_hcsr04_fd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hcsr04.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_hcsr04.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04 " "Found entity 1: interface_hcsr04" {  } { { "interface_hcsr04.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_hcsr04.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/hexa7seg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_pulso.v 1 1 " "Found 1 design units, including 1 entities, in source file gerador_pulso.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "gerador_pulso.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/gerador_pulso.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/edge_detector.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_n.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocador_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/deslocador_n.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/contador_m.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_cm_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_uc " "Found entity 1: contador_cm_uc" {  } { { "contador_cm_uc.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/contador_cm_uc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_cm_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_fd " "Found entity 1: contador_cm_fd" {  } { { "contador_cm_fd.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/contador_cm_fd.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_cm.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm " "Found entity 1: contador_cm" {  } { { "contador_cm.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/contador_cm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bcd_3digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_bcd_3digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_3digitos " "Found entity 1: contador_bcd_3digitos" {  } { { "contador_bcd_3digitos.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/contador_bcd_3digitos.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_pwm " "Found entity 1: circuito_pwm" {  } { { "circuito_pwm.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/circuito_pwm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_4bit " "Found entity 1: comparador_4bit" {  } { { "comparador_4bit.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/comparador_4bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_1bit " "Found entity 1: comparador_1bit" {  } { { "comparador_1bit.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/comparador_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_interface_wheel.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_interface_wheel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_interface_wheel " "Found entity 1: tb_interface_wheel" {  } { { "tb_interface_wheel.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/tb_interface_wheel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692087292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087292 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zera trena_digital_fd.v(94) " "Verilog HDL Implicit Net warning at trena_digital_fd.v(94): created implicit net for \"zera\"" {  } { { "trena_digital_fd.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/trena_digital_fd.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729692087292 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trena_digital_fd.v(104) " "Verilog HDL Instantiation warning at trena_digital_fd.v(104): instance has no name" {  } { { "trena_digital_fd.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/trena_digital_fd.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729692087293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface_wheel " "Elaborating entity \"interface_wheel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729692087318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A_prev interface_wheel.v(18) " "Verilog HDL or VHDL warning at interface_wheel.v(18): object \"A_prev\" assigned a value but never read" {  } { { "interface_wheel.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729692087319 "|interface_wheel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1_out interface_wheel.v(15) " "Output port \"hex1_out\" at interface_wheel.v(15) has no driver" {  } { { "interface_wheel.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729692087319 "|interface_wheel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_wheel_uc interface_wheel_uc:UC " "Elaborating entity \"interface_wheel_uc\" for hierarchy \"interface_wheel_uc:UC\"" {  } { { "interface_wheel.v" "UC" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729692087327 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "interface_wheel_uc.v(38) " "Verilog HDL Case Statement information at interface_wheel_uc.v(38): all case item expressions in this case statement are onehot" {  } { { "interface_wheel_uc.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel_uc.v" 38 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729692087328 "|interface_wheel|interface_wheel_uc:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_wheel_fd interface_wheel_fd:FD " "Elaborating entity \"interface_wheel_fd\" for hierarchy \"interface_wheel_fd:FD\"" {  } { { "interface_wheel.v" "FD" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729692087331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n interface_wheel_fd:FD\|registrador_n:regs1 " "Elaborating entity \"registrador_n\" for hierarchy \"interface_wheel_fd:FD\|registrador_n:regs1\"" {  } { { "interface_wheel_fd.v" "regs1" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel_fd.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729692087334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m interface_wheel_fd:FD\|contador_m:CONT_CW " "Elaborating entity \"contador_m\" for hierarchy \"interface_wheel_fd:FD\|contador_m:CONT_CW\"" {  } { { "interface_wheel_fd.v" "CONT_CW" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel_fd.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729692087336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_n interface_wheel_fd:FD\|mux_4x1_n:mux_sentido " "Elaborating entity \"mux_4x1_n\" for hierarchy \"interface_wheel_fd:FD\|mux_4x1_n:mux_sentido\"" {  } { { "interface_wheel_fd.v" "mux_sentido" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel_fd.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729692087339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_4bit interface_wheel_fd:FD\|comparador_4bit:comp " "Elaborating entity \"comparador_4bit\" for hierarchy \"interface_wheel_fd:FD\|comparador_4bit:comp\"" {  } { { "interface_wheel_fd.v" "comp" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel_fd.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729692087340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_1bit interface_wheel_fd:FD\|comparador_4bit:comp\|comparador_1bit:BL3 " "Elaborating entity \"comparador_1bit\" for hierarchy \"interface_wheel_fd:FD\|comparador_4bit:comp\|comparador_1bit:BL3\"" {  } { { "comparador_4bit.v" "BL3" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/comparador_4bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729692087342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n registrador_n:regs_cw " "Elaborating entity \"registrador_n\" for hierarchy \"registrador_n:regs_cw\"" {  } { { "interface_wheel.v" "regs_cw" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729692087344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:HEX_0 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:HEX_0\"" {  } { { "interface_wheel.v" "HEX_0" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729692087346 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729692087665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_out\[0\] GND " "Pin \"hex1_out\[0\]\" is stuck at GND" {  } { { "interface_wheel.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729692087682 "|interface_wheel|hex1_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_out\[1\] GND " "Pin \"hex1_out\[1\]\" is stuck at GND" {  } { { "interface_wheel.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729692087682 "|interface_wheel|hex1_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_out\[2\] GND " "Pin \"hex1_out\[2\]\" is stuck at GND" {  } { { "interface_wheel.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729692087682 "|interface_wheel|hex1_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_out\[3\] GND " "Pin \"hex1_out\[3\]\" is stuck at GND" {  } { { "interface_wheel.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729692087682 "|interface_wheel|hex1_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_out\[4\] GND " "Pin \"hex1_out\[4\]\" is stuck at GND" {  } { { "interface_wheel.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729692087682 "|interface_wheel|hex1_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_out\[5\] GND " "Pin \"hex1_out\[5\]\" is stuck at GND" {  } { { "interface_wheel.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729692087682 "|interface_wheel|hex1_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_out\[6\] GND " "Pin \"hex1_out\[6\]\" is stuck at GND" {  } { { "interface_wheel.v" "" { Text "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/interface_wheel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729692087682 "|interface_wheel|hex1_out[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729692087682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729692087741 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729692087895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/output_files/exp5.map.smsg " "Generated suppressed messages file /home/lena/Lab-DigII/repo/LabDigII/Cyclone_Cruiser/Qar/semana1_1_restored/output_files/exp5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692087913 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729692087997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729692087997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729692088037 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729692088037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729692088037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729692088037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729692088042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 11:01:28 2024 " "Processing ended: Wed Oct 23 11:01:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729692088042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729692088042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729692088042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692088042 ""}
