

================================================================
== Vivado HLS Report for 'simple'
================================================================
* Date:           Thu Mar  8 11:50:52 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        sequence_1_8_march
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.27|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   49|   49|   50|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   48|   48|         6|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     17|     11|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      2|    205|    203|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     50|
|Register         |        -|      -|     19|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      2|    241|    264|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      2|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |simple_fadd_32ns_bkb_U1  |simple_fadd_32ns_bkb  |        0|      2|  205|  203|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  205|  203|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+----+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_86_p2       |     +    |      0|  17|   9|           4|           1|
    |exitcond_fu_80_p2  |   icmp   |      0|   0|   2|           4|           5|
    +-------------------+----------+-------+----+----+------------+------------+
    |Total              |          |      0|  17|  11|           8|           6|
    +-------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  41|          8|    1|          8|
    |i_reg_62   |   9|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  50|         10|    5|         16|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  7|   0|    7|          0|
    |i_1_reg_101  |  4|   0|    4|          0|
    |i_reg_62     |  4|   0|    4|          0|
    |tmp_reg_106  |  4|   0|   64|         60|
    +-------------+---+----+-----+-----------+
    |Total        | 19|   0|   79|         60|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    simple    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    simple    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    simple    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    simple    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    simple    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    simple    | return value |
|ap_return   | out |   32| ap_ctrl_hs |    simple    | return value |
|a_address0  | out |    3|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |    3|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
|c_address0  | out |    3|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_we0       | out |    1|  ap_memory |       c      |     array    |
|c_d0        | out |   32|  ap_memory |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

