{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667497741947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667497741960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 14:49:01 2022 " "Processing started: Thu Nov  3 14:49:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667497741960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497741960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB5A -c LAB5A " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB5A -c LAB5A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497741961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667497742135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667497742135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletora " "Found entity 1: Seletora" {  } { { "../Prova1/Seletora.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751651 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversorHexaDecimal-arc_sevenseg " "Found design unit 1: ConversorHexaDecimal-arc_sevenseg" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751652 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversorHexaDecimal " "Found entity 1: ConversorHexaDecimal" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "09D3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 09D3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 09D3 " "Found entity 1: 09D3" {  } { { "09D3.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/09D3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "09D2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 09D2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 09D2 " "Found entity 1: 09D2" {  } { { "09D2.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/09D2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "09D1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 09D1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 09D1 " "Found entity 1: 09D1" {  } { { "09D1.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/09D1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "09D0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 09D0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 09D0 " "Found entity 1: 09D0" {  } { { "09D0.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/09D0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador09.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador09.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador09 " "Found entity 1: Contador09" {  } { { "Contador09.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador09.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06D3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06D3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06D3 " "Found entity 1: 06D3" {  } { { "06D3.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/06D3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06D2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06D2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06D2 " "Found entity 1: 06D2" {  } { { "06D2.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/06D2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06D1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06D1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06D1 " "Found entity 1: 06D1" {  } { { "06D1.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/06D1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06D0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06D0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06D0 " "Found entity 1: 06D0" {  } { { "06D0.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/06D0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador06.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador06.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador06 " "Found entity 1: Contador06" {  } { { "Contador06.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador06.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAB5A.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LAB5A.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB5A " "Found entity 1: LAB5A" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Frequencia.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Frequencia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Frequencia " "Found entity 1: Frequencia" {  } { { "Frequencia.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference1KHz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference1KHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference1KHz-freq_div " "Found design unit 1: Timing_Reference1KHz-freq_div" {  } { { "Timing_Reference1KHz.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference1KHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751655 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference1KHz " "Found entity 1: Timing_Reference1KHz" {  } { { "Timing_Reference1KHz.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference1KHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667497751655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497751655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB5A " "Elaborating entity \"LAB5A\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667497751694 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst10 " "Block or symbol \"NOT\" of instance \"inst10\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 328 -16 32 360 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 336 592 640 368 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst14 " "Block or symbol \"NOT\" of instance \"inst14\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 304 592 640 336 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 312 1064 1112 344 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst18 " "Block or symbol \"NOT\" of instance \"inst18\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 280 1064 1112 312 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst21 " "Block or symbol \"NOT\" of instance \"inst21\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 288 1536 1584 320 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst22 " "Block or symbol \"NOT\" of instance \"inst22\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 256 1536 1584 288 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst25 " "Block or symbol \"NOT\" of instance \"inst25\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 264 1888 1936 296 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst26 " "Block or symbol \"NOT\" of instance \"inst26\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 296 1912 1960 328 "inst26" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst40 " "Block or symbol \"NOT\" of instance \"inst40\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 80 2192 2224 128 "inst40" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst44 " "Block or symbol \"NOT\" of instance \"inst44\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 80 1816 1848 128 "inst44" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst47 " "Block or symbol \"NOT\" of instance \"inst47\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 80 1424 1456 128 "inst47" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst51 " "Block or symbol \"NOT\" of instance \"inst51\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 80 960 992 128 "inst51" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst53 " "Block or symbol \"NOT\" of instance \"inst53\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 88 992 1024 136 "inst53" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst60 " "Block or symbol \"NOT\" of instance \"inst60\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 80 -128 -96 128 "inst60" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst38 " "Block or symbol \"NOT\" of instance \"inst38\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 104 -96 -64 152 "inst38" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667497751695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorHexaDecimal ConversorHexaDecimal:inst27 " "Elaborating entity \"ConversorHexaDecimal\" for hierarchy \"ConversorHexaDecimal:inst27\"" {  } { { "LAB5A.bdf" "inst27" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 552 -192 -16 672 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador09 Contador09:inst6 " "Elaborating entity \"Contador09\" for hierarchy \"Contador09:inst6\"" {  } { { "LAB5A.bdf" "inst6" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 296 -312 -192 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "09D3 Contador09:inst6\|09D3:inst4 " "Elaborating entity \"09D3\" for hierarchy \"Contador09:inst6\|09D3:inst4\"" {  } { { "Contador09.bdf" "inst4" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador09.bdf" { { 336 144 304 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "09D0 Contador09:inst6\|09D0:inst6 " "Elaborating entity \"09D0\" for hierarchy \"Contador09:inst6\|09D0:inst6\"" {  } { { "Contador09.bdf" "inst6" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador09.bdf" { { 336 760 920 432 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "09D1 Contador09:inst6\|09D1:inst5 " "Elaborating entity \"09D1\" for hierarchy \"Contador09:inst6\|09D1:inst5\"" {  } { { "Contador09.bdf" "inst5" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador09.bdf" { { 336 544 704 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751699 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Q2 " "Pin \"Q2\" not connected" {  } { { "09D1.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/09D1.bdf" { { 40 144 160 208 "Q2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1667497751699 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "09D1.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/09D1.bdf" { { 232 160 192 280 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667497751699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "09D2 Contador09:inst6\|09D2:inst2 " "Elaborating entity \"09D2\" for hierarchy \"Contador09:inst6\|09D2:inst2\"" {  } { { "Contador09.bdf" "inst2" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador09.bdf" { { 336 344 504 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequencia Frequencia:inst69 " "Elaborating entity \"Frequencia\" for hierarchy \"Frequencia:inst69\"" {  } { { "LAB5A.bdf" "inst69" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 352 -840 -704 448 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletora Frequencia:inst69\|Seletora:inst " "Elaborating entity \"Seletora\" for hierarchy \"Frequencia:inst69\|Seletora:inst\"" {  } { { "Frequencia.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf" { { 160 608 704 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference1KHz Frequencia:inst69\|Timing_Reference1KHz:inst3 " "Elaborating entity \"Timing_Reference1KHz\" for hierarchy \"Frequencia:inst69\|Timing_Reference1KHz:inst3\"" {  } { { "Frequencia.bdf" "inst3" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf" { { 80 208 352 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751703 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference1KHz.vhd(27) " "VHDL Process Statement warning at Timing_Reference1KHz.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference1KHz.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference1KHz.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667497751704 "|LAB5A|Frequencia:inst69|Timing_Reference1KHz:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Frequencia:inst69\|Timing_Reference:inst2 " "Elaborating entity \"Timing_Reference\" for hierarchy \"Frequencia:inst69\|Timing_Reference:inst2\"" {  } { { "Frequencia.bdf" "inst2" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf" { { 256 200 344 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751704 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference.vhd(27) " "VHDL Process Statement warning at Timing_Reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667497751704 "|LAB5A|Frequencia:inst69|Timing_Reference:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador06 Contador06:inst " "Elaborating entity \"Contador06\" for hierarchy \"Contador06:inst\"" {  } { { "LAB5A.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 248 1704 1824 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "06D3 Contador06:inst\|06D3:inst8 " "Elaborating entity \"06D3\" for hierarchy \"Contador06:inst\|06D3:inst8\"" {  } { { "Contador06.bdf" "inst8" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador06.bdf" { { 192 320 416 288 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "06D2 Contador06:inst\|06D2:inst7 " "Elaborating entity \"06D2\" for hierarchy \"Contador06:inst\|06D2:inst7\"" {  } { { "Contador06.bdf" "inst7" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador06.bdf" { { 192 520 680 288 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "06D0 Contador06:inst\|06D0:inst " "Elaborating entity \"06D0\" for hierarchy \"Contador06:inst\|06D0:inst\"" {  } { { "Contador06.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador06.bdf" { { 184 936 1096 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "06D1 Contador06:inst\|06D1:inst5 " "Elaborating entity \"06D1\" for hierarchy \"Contador06:inst\|06D1:inst5\"" {  } { { "Contador06.bdf" "inst5" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador06.bdf" { { 192 720 880 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497751709 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Frequencia:inst69\|Seletora:inst\|inst2~0 " "Found clock multiplexer Frequencia:inst69\|Seletora:inst\|inst2~0" {  } { { "../Prova1/Seletora.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf" { { 144 696 760 192 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1667497751883 "|LAB5A|Frequencia:inst69|Seletora:inst|inst2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1667497751883 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667497752230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667497752594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667497752594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "227 " "Implemented 227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667497752629 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667497752629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667497752629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667497752629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1014 " "Peak virtual memory: 1014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667497752636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 14:49:12 2022 " "Processing ended: Thu Nov  3 14:49:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667497752636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667497752636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667497752636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667497752636 ""}
