/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [32:0] _00_;
  wire [14:0] celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [45:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_34z;
  wire [7:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_54z;
  wire [2:0] celloutsig_0_55z;
  reg [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(in_data[105] | celloutsig_1_1z[5]);
  assign celloutsig_0_7z = ~(celloutsig_0_3z[0] | celloutsig_0_3z[0]);
  assign celloutsig_1_19z = ~(celloutsig_1_14z[1] | celloutsig_1_4z[9]);
  assign celloutsig_1_1z = in_data[162:157] + in_data[181:176];
  assign celloutsig_1_4z = { in_data[186:185], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } + { in_data[132:123], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_8z[14:8], celloutsig_1_10z } + in_data[185:178];
  assign celloutsig_0_10z = celloutsig_0_2z + { celloutsig_0_2z[3:0], celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_3z[7:6], celloutsig_0_3z } + celloutsig_0_8z[12:3];
  assign celloutsig_0_25z = celloutsig_0_16z[6:4] + celloutsig_0_8z[3:1];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 33'h000000000;
    else _00_ <= { celloutsig_0_29z[2:1], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_9z };
  assign celloutsig_1_5z = celloutsig_1_1z & celloutsig_1_1z;
  assign celloutsig_0_18z = { celloutsig_0_16z[6:2], celloutsig_0_17z } & { celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_0_22z = { celloutsig_0_2z[10], celloutsig_0_7z, celloutsig_0_1z } || celloutsig_0_5z[11:5];
  assign celloutsig_0_16z = { in_data[50:44], celloutsig_0_4z } % { 1'h1, celloutsig_0_5z[10:4] };
  assign celloutsig_0_26z = { celloutsig_0_10z[9:7], celloutsig_0_9z } % { 1'h1, celloutsig_0_17z[2:0] };
  assign celloutsig_0_29z = celloutsig_0_8z[10:0] % { 1'h1, celloutsig_0_10z[5:1], celloutsig_0_14z, celloutsig_0_26z };
  assign celloutsig_0_4z = celloutsig_0_3z[4:2] !== celloutsig_0_3z[7:5];
  assign celloutsig_1_0z = in_data[155:152] !== in_data[177:174];
  assign celloutsig_0_6z = celloutsig_0_2z[11:5] !== celloutsig_0_3z[6:0];
  assign celloutsig_1_10z = in_data[164:141] !== { in_data[173:163], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_9z = in_data[91:89] !== in_data[94:92];
  assign celloutsig_0_13z = celloutsig_0_3z[5:0] !== { celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_5z[5:0], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_20z } !== { celloutsig_0_15z[37:15], celloutsig_0_6z };
  assign celloutsig_0_3z = { celloutsig_0_1z[2:0], celloutsig_0_1z } | celloutsig_0_0z[9:2];
  assign celloutsig_0_47z = _00_[32:26] | celloutsig_0_11z[9:3];
  assign celloutsig_0_54z = celloutsig_0_10z[9:7] | celloutsig_0_34z[3:1];
  assign celloutsig_0_1z = in_data[63:59] | celloutsig_0_0z[14:10];
  assign celloutsig_0_2z = in_data[56:40] | { celloutsig_0_0z[3:2], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[55:41] >> in_data[50:36];
  assign celloutsig_0_34z = _00_[12:9] >> celloutsig_0_26z;
  assign celloutsig_0_55z = { celloutsig_0_47z[0], celloutsig_0_28z, celloutsig_0_22z } >> { celloutsig_0_24z[7:6], celloutsig_0_7z };
  assign celloutsig_1_7z = celloutsig_1_4z[6:0] >> { in_data[174:169], celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[188:173] >> { celloutsig_1_7z[4:1], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_9z = celloutsig_1_7z[6:1] >> { in_data[160:157], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_1z[4:2] >> celloutsig_1_5z[2:0];
  assign celloutsig_0_8z = celloutsig_0_0z[12:0] >> { in_data[76:75], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_15z = { in_data[44:37], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z } >> { celloutsig_0_10z[7:4], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_17z = in_data[28:25] >> { celloutsig_0_0z[14:13], celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_19z = { celloutsig_0_11z[8:6], celloutsig_0_14z } >> celloutsig_0_3z[5:2];
  assign celloutsig_0_21z = { celloutsig_0_11z[8:0], celloutsig_0_20z } >> celloutsig_0_11z;
  assign celloutsig_0_24z = { celloutsig_0_18z[7:1], celloutsig_0_12z } >> { celloutsig_0_15z[22:21], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_19z };
  assign celloutsig_0_27z = { celloutsig_0_16z[6:2], celloutsig_0_17z } >> { celloutsig_0_24z[7:1], celloutsig_0_23z, celloutsig_0_9z };
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_5z = celloutsig_0_0z[12:1];
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_0z & in_data[152]));
  assign celloutsig_1_18z = ~((celloutsig_1_0z & celloutsig_1_11z[0]) | (celloutsig_1_14z[2] & celloutsig_1_9z[3]));
  assign celloutsig_0_12z = ~((celloutsig_0_0z[6] & celloutsig_0_7z) | (celloutsig_0_0z[14] & celloutsig_0_5z[4]));
  assign celloutsig_0_14z = ~((in_data[23] & celloutsig_0_6z) | (celloutsig_0_6z & celloutsig_0_13z));
  assign celloutsig_0_20z = ~((celloutsig_0_12z & celloutsig_0_14z) | (celloutsig_0_2z[6] & celloutsig_0_13z));
  assign celloutsig_0_28z = ~((celloutsig_0_15z[45] & celloutsig_0_1z[0]) | (celloutsig_0_0z[14] & celloutsig_0_4z));
  assign { out_data[128], out_data[96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
