{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 00:53:53 2012 " "Info: Processing started: Wed Jan 11 00:53:53 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg_clock -c seg_clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off seg_clock -c seg_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "src/timer.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/timer.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_clock_top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/seg_clock_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seg_clock_top " "Info: Found entity 1: seg_clock_top" {  } { { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/p_clk_6_div.v " "Warning: Can't analyze file -- file src/p_clk_6_div.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/seg_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display " "Info: Found entity 1: seg_display" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_display_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/seg_display_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display_ctrl " "Info: Found entity 1: seg_display_ctrl" {  } { { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/p_clk_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/p_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_clk_div " "Info: Found entity 1: p_clk_div" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "seg_clock_top " "Info: Elaborating entity \"seg_clock_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display_ctrl seg_display_ctrl:inst1 " "Info: Elaborating entity \"seg_display_ctrl\" for hierarchy \"seg_display_ctrl:inst1\"" {  } { { "src/seg_clock_top.bdf" "inst1" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 304 600 832 496 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display seg_display_ctrl:inst1\|seg_display:I_seg_display " "Info: Elaborating entity \"seg_display\" for hierarchy \"seg_display_ctrl:inst1\|seg_display:I_seg_display\"" {  } { { "src/seg_display_ctrl.v" "I_seg_display" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(32) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(32): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(33) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(33): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(34) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(34): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(35) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(35): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(36) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(36): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(37) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(37): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(38) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(38): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(39) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(39): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(40) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(40): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(41) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(41): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(42) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(42): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(44) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(44): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_clk_div p_clk_div:inst5 " "Info: Elaborating entity \"p_clk_div\" for hierarchy \"p_clk_div:inst5\"" {  } { { "src/seg_clock_top.bdf" "inst5" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 96 320 464 192 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 p_clk_div.v(39) " "Warning (10230): Verilog HDL assignment warning at p_clk_div.v(39): truncated value with size 32 to match size of target (16)" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst2 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst2\"" {  } { { "src/seg_clock_top.bdf" "inst2" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 336 288 472 496 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_clk_div p_clk_div:inst4 " "Info: Elaborating entity \"p_clk_div\" for hierarchy \"p_clk_div:inst4\"" {  } { { "src/seg_clock_top.bdf" "inst4" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 232 72 216 328 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 p_clk_div.v(39) " "Warning (10230): Verilog HDL assignment warning at p_clk_div.v(39): truncated value with size 32 to match size of target (26)" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg_control\[3\] VCC " "Warning (13410): Pin \"seg_control\[3\]\" is stuck at VCC" {  } { { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 328 928 1105 344 "seg_control\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_display\[7\] VCC " "Warning (13410): Pin \"seg_display\[7\]\" is stuck at VCC" {  } { { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 344 928 1107 360 "seg_display\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Info: Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Info: Implemented 111 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 00:53:59 2012 " "Info: Processing ended: Wed Jan 11 00:53:59 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 00:54:03 2012 " "Info: Processing started: Wed Jan 11 00:54:03 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "seg_clock EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"seg_clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock/" 0 { } { { 0 { 0 ""} 0 258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock/" 0 { } { { 0 { 0 ""} 0 260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_clk_div:inst5\|r_div_clk " "Info: Destination node p_clk_div:inst5\|r_div_clk" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst5|r_div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_clk_div:inst4\|r_div_clk " "Info: Destination node p_clk_div:inst4\|r_div_clk" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst4|r_div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p_clk_div:inst4\|r_div_clk  " "Info: Automatically promoted node p_clk_div:inst4\|r_div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_clk_div:inst4\|r_div_clk~0 " "Info: Destination node p_clk_div:inst4\|r_div_clk~0" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst4|r_div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst4|r_div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p_clk_div:inst5\|r_div_clk  " "Info: Automatically promoted node p_clk_div:inst5\|r_div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_clk_div:inst5\|r_div_clk~0 " "Info: Destination node p_clk_div:inst5\|r_div_clk~0" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst5|r_div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst5|r_div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.828 ns register register " "Info: Estimated most critical path is register to register delay of 7.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p_clk_div:inst4\|r_cnt\[25\] 1 REG LAB_X17_Y8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y8; Fanout = 2; REG Node = 'p_clk_div:inst4\|r_cnt\[25\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst4|r_cnt[25] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.202 ns) 2.702 ns p_clk_div:inst4\|Equal0~0 2 COMB LAB_X23_Y16 1 " "Info: 2: + IC(2.500 ns) + CELL(0.202 ns) = 2.702 ns; Loc. = LAB_X23_Y16; Fanout = 1; COMB Node = 'p_clk_div:inst4\|Equal0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { p_clk_div:inst4|r_cnt[25] p_clk_div:inst4|Equal0~0 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.614 ns) 5.389 ns p_clk_div:inst4\|Equal0~4 3 COMB LAB_X17_Y9 1 " "Info: 3: + IC(2.073 ns) + CELL(0.614 ns) = 5.389 ns; Loc. = LAB_X17_Y9; Fanout = 1; COMB Node = 'p_clk_div:inst4\|Equal0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { p_clk_div:inst4|Equal0~0 p_clk_div:inst4|Equal0~4 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.614 ns) 6.163 ns p_clk_div:inst4\|Equal0~8 4 COMB LAB_X17_Y9 13 " "Info: 4: + IC(0.160 ns) + CELL(0.614 ns) = 6.163 ns; Loc. = LAB_X17_Y9; Fanout = 13; COMB Node = 'p_clk_div:inst4\|Equal0~8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { p_clk_div:inst4|Equal0~4 p_clk_div:inst4|Equal0~8 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.202 ns) 7.720 ns p_clk_div:inst4\|r_cnt~0 5 COMB LAB_X17_Y8 1 " "Info: 5: + IC(1.355 ns) + CELL(0.202 ns) = 7.720 ns; Loc. = LAB_X17_Y8; Fanout = 1; COMB Node = 'p_clk_div:inst4\|r_cnt~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { p_clk_div:inst4|Equal0~8 p_clk_div:inst4|r_cnt~0 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.828 ns p_clk_div:inst4\|r_cnt\[24\] 6 REG LAB_X17_Y8 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 7.828 ns; Loc. = LAB_X17_Y8; Fanout = 3; REG Node = 'p_clk_div:inst4\|r_cnt\[24\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { p_clk_div:inst4|r_cnt~0 p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.740 ns ( 22.23 % ) " "Info: Total cell delay = 1.740 ns ( 22.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.088 ns ( 77.77 % ) " "Info: Total interconnect delay = 6.088 ns ( 77.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.828 ns" { p_clk_div:inst4|r_cnt[25] p_clk_div:inst4|Equal0~0 p_clk_div:inst4|Equal0~4 p_clk_div:inst4|Equal0~8 p_clk_div:inst4|r_cnt~0 p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[7\] 0 " "Info: Pin \"seg_control\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[6\] 0 " "Info: Pin \"seg_control\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[5\] 0 " "Info: Pin \"seg_control\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[4\] 0 " "Info: Pin \"seg_control\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[3\] 0 " "Info: Pin \"seg_control\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[2\] 0 " "Info: Pin \"seg_control\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[1\] 0 " "Info: Pin \"seg_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[0\] 0 " "Info: Pin \"seg_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[7\] 0 " "Info: Pin \"seg_display\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[6\] 0 " "Info: Pin \"seg_display\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[5\] 0 " "Info: Pin \"seg_display\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[4\] 0 " "Info: Pin \"seg_display\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[3\] 0 " "Info: Pin \"seg_display\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[2\] 0 " "Info: Pin \"seg_display\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[1\] 0 " "Info: Pin \"seg_display\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[0\] 0 " "Info: Pin \"seg_display\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/fourbook/FB/code/Chapter14/seg_clock/seg_clock.fit.smsg " "Info: Generated suppressed messages file H:/fourbook/FB/code/Chapter14/seg_clock/seg_clock.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 00:54:19 2012 " "Info: Processing ended: Wed Jan 11 00:54:19 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 00:54:24 2012 " "Info: Processing started: Wed Jan 11 00:54:24 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 00:54:29 2012 " "Info: Processing ended: Wed Jan 11 00:54:29 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 00:54:33 2012 " "Info: Processing started: Wed Jan 11 00:54:33 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "p_clk_div:inst4\|r_div_clk " "Info: Detected ripple clock \"p_clk_div:inst4\|r_div_clk\" as buffer" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "p_clk_div:inst4\|r_div_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "p_clk_div:inst5\|r_div_clk " "Info: Detected ripple clock \"p_clk_div:inst5\|r_div_clk\" as buffer" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "p_clk_div:inst5\|r_div_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register p_clk_div:inst4\|r_cnt\[25\] register p_clk_div:inst4\|r_cnt\[24\] 137.31 MHz 7.283 ns Internal " "Info: Clock \"clk\" has Internal fmax of 137.31 MHz between source register \"p_clk_div:inst4\|r_cnt\[25\]\" and destination register \"p_clk_div:inst4\|r_cnt\[24\]\" (period= 7.283 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.019 ns + Longest register register " "Info: + Longest register to register delay is 7.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p_clk_div:inst4\|r_cnt\[25\] 1 REG LCFF_X17_Y8_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y8_N25; Fanout = 2; REG Node = 'p_clk_div:inst4\|r_cnt\[25\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst4|r_cnt[25] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.359 ns) + CELL(0.202 ns) 2.561 ns p_clk_div:inst4\|Equal0~0 2 COMB LCCOMB_X23_Y16_N0 1 " "Info: 2: + IC(2.359 ns) + CELL(0.202 ns) = 2.561 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 1; COMB Node = 'p_clk_div:inst4\|Equal0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { p_clk_div:inst4|r_cnt[25] p_clk_div:inst4|Equal0~0 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.244 ns) + CELL(0.206 ns) 5.011 ns p_clk_div:inst4\|Equal0~4 3 COMB LCCOMB_X17_Y9_N0 1 " "Info: 3: + IC(2.244 ns) + CELL(0.206 ns) = 5.011 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'p_clk_div:inst4\|Equal0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { p_clk_div:inst4|Equal0~0 p_clk_div:inst4|Equal0~4 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 5.569 ns p_clk_div:inst4\|Equal0~8 4 COMB LCCOMB_X17_Y9_N6 13 " "Info: 4: + IC(0.352 ns) + CELL(0.206 ns) = 5.569 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 13; COMB Node = 'p_clk_div:inst4\|Equal0~8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { p_clk_div:inst4|Equal0~4 p_clk_div:inst4|Equal0~8 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.202 ns) 6.911 ns p_clk_div:inst4\|r_cnt~0 5 COMB LCCOMB_X17_Y8_N26 1 " "Info: 5: + IC(1.140 ns) + CELL(0.202 ns) = 6.911 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 1; COMB Node = 'p_clk_div:inst4\|r_cnt~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { p_clk_div:inst4|Equal0~8 p_clk_div:inst4|r_cnt~0 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.019 ns p_clk_div:inst4\|r_cnt\[24\] 6 REG LCFF_X17_Y8_N27 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 7.019 ns; Loc. = LCFF_X17_Y8_N27; Fanout = 3; REG Node = 'p_clk_div:inst4\|r_cnt\[24\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { p_clk_div:inst4|r_cnt~0 p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.924 ns ( 13.16 % ) " "Info: Total cell delay = 0.924 ns ( 13.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.095 ns ( 86.84 % ) " "Info: Total interconnect delay = 6.095 ns ( 86.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.019 ns" { p_clk_div:inst4|r_cnt[25] p_clk_div:inst4|Equal0~0 p_clk_div:inst4|Equal0~4 p_clk_div:inst4|Equal0~8 p_clk_div:inst4|r_cnt~0 p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.019 ns" { p_clk_div:inst4|r_cnt[25] {} p_clk_div:inst4|Equal0~0 {} p_clk_div:inst4|Equal0~4 {} p_clk_div:inst4|Equal0~8 {} p_clk_div:inst4|r_cnt~0 {} p_clk_div:inst4|r_cnt[24] {} } { 0.000ns 2.359ns 2.244ns 0.352ns 1.140ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.852 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 39 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 39; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.852 ns p_clk_div:inst4\|r_cnt\[24\] 3 REG LCFF_X17_Y8_N27 3 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X17_Y8_N27; Fanout = 3; REG Node = 'p_clk_div:inst4\|r_cnt\[24\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.32 % ) " "Info: Total cell delay = 1.806 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[24] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.852 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 39 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 39; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.852 ns p_clk_div:inst4\|r_cnt\[25\] 3 REG LCFF_X17_Y8_N25 2 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X17_Y8_N25; Fanout = 2; REG Node = 'p_clk_div:inst4\|r_cnt\[25\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl p_clk_div:inst4|r_cnt[25] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.32 % ) " "Info: Total cell delay = 1.806 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[25] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[25] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[24] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[25] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[25] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.019 ns" { p_clk_div:inst4|r_cnt[25] p_clk_div:inst4|Equal0~0 p_clk_div:inst4|Equal0~4 p_clk_div:inst4|Equal0~8 p_clk_div:inst4|r_cnt~0 p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.019 ns" { p_clk_div:inst4|r_cnt[25] {} p_clk_div:inst4|Equal0~0 {} p_clk_div:inst4|Equal0~4 {} p_clk_div:inst4|Equal0~8 {} p_clk_div:inst4|r_cnt~0 {} p_clk_div:inst4|r_cnt[24] {} } { 0.000ns 2.359ns 2.244ns 0.352ns 1.140ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[24] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[25] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[25] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_display\[4\] seg_display_ctrl:inst1\|r_cnt\[0\] 20.775 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_display\[4\]\" through register \"seg_display_ctrl:inst1\|r_cnt\[0\]\" is 20.775 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.916 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.023 ns) + CELL(0.970 ns) 4.133 ns p_clk_div:inst5\|r_div_clk 2 REG LCFF_X19_Y15_N17 2 " "Info: 2: + IC(2.023 ns) + CELL(0.970 ns) = 4.133 ns; Loc. = LCFF_X19_Y15_N17; Fanout = 2; REG Node = 'p_clk_div:inst5\|r_div_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { clk p_clk_div:inst5|r_div_clk } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.191 ns) + CELL(0.000 ns) 6.324 ns p_clk_div:inst5\|r_div_clk~clkctrl 3 COMB CLKCTRL_G4 3 " "Info: 3: + IC(2.191 ns) + CELL(0.000 ns) = 6.324 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'p_clk_div:inst5\|r_div_clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.191 ns" { p_clk_div:inst5|r_div_clk p_clk_div:inst5|r_div_clk~clkctrl } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 7.916 ns seg_display_ctrl:inst1\|r_cnt\[0\] 4 REG LCFF_X28_Y2_N1 15 " "Info: 4: + IC(0.926 ns) + CELL(0.666 ns) = 7.916 ns; Loc. = LCFF_X28_Y2_N1; Fanout = 15; REG Node = 'seg_display_ctrl:inst1\|r_cnt\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { p_clk_div:inst5|r_div_clk~clkctrl seg_display_ctrl:inst1|r_cnt[0] } "NODE_NAME" } } { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 35.07 % ) " "Info: Total cell delay = 2.776 ns ( 35.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.140 ns ( 64.93 % ) " "Info: Total interconnect delay = 5.140 ns ( 64.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.916 ns" { clk p_clk_div:inst5|r_div_clk p_clk_div:inst5|r_div_clk~clkctrl seg_display_ctrl:inst1|r_cnt[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.916 ns" { clk {} clk~combout {} p_clk_div:inst5|r_div_clk {} p_clk_div:inst5|r_div_clk~clkctrl {} seg_display_ctrl:inst1|r_cnt[0] {} } { 0.000ns 0.000ns 2.023ns 2.191ns 0.926ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.555 ns + Longest register pin " "Info: + Longest register to pin delay is 12.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg_display_ctrl:inst1\|r_cnt\[0\] 1 REG LCFF_X28_Y2_N1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y2_N1; Fanout = 15; REG Node = 'seg_display_ctrl:inst1\|r_cnt\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_display_ctrl:inst1|r_cnt[0] } "NODE_NAME" } } { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.651 ns) 1.505 ns seg_display_ctrl:inst1\|r_seg_control~1 2 COMB LCCOMB_X28_Y2_N20 4 " "Info: 2: + IC(0.854 ns) + CELL(0.651 ns) = 1.505 ns; Loc. = LCCOMB_X28_Y2_N20; Fanout = 4; COMB Node = 'seg_display_ctrl:inst1\|r_seg_control~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { seg_display_ctrl:inst1|r_cnt[0] seg_display_ctrl:inst1|r_seg_control~1 } "NODE_NAME" } } { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.650 ns) 3.663 ns seg_display_ctrl:inst1\|Mux3~1 3 COMB LCCOMB_X25_Y4_N14 7 " "Info: 3: + IC(1.508 ns) + CELL(0.650 ns) = 3.663 ns; Loc. = LCCOMB_X25_Y4_N14; Fanout = 7; COMB Node = 'seg_display_ctrl:inst1\|Mux3~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { seg_display_ctrl:inst1|r_seg_control~1 seg_display_ctrl:inst1|Mux3~1 } "NODE_NAME" } } { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.651 ns) 5.812 ns seg_display_ctrl:inst1\|seg_display:I_seg_display\|WideOr2~0 4 COMB LCCOMB_X28_Y2_N6 1 " "Info: 4: + IC(1.498 ns) + CELL(0.651 ns) = 5.812 ns; Loc. = LCCOMB_X28_Y2_N6; Fanout = 1; COMB Node = 'seg_display_ctrl:inst1\|seg_display:I_seg_display\|WideOr2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { seg_display_ctrl:inst1|Mux3~1 seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr2~0 } "NODE_NAME" } } { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.447 ns) + CELL(3.296 ns) 12.555 ns seg_display\[4\] 5 PIN PIN_58 0 " "Info: 5: + IC(3.447 ns) + CELL(3.296 ns) = 12.555 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'seg_display\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.743 ns" { seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr2~0 seg_display[4] } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 344 928 1107 360 "seg_display\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.248 ns ( 41.80 % ) " "Info: Total cell delay = 5.248 ns ( 41.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.307 ns ( 58.20 % ) " "Info: Total interconnect delay = 7.307 ns ( 58.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.555 ns" { seg_display_ctrl:inst1|r_cnt[0] seg_display_ctrl:inst1|r_seg_control~1 seg_display_ctrl:inst1|Mux3~1 seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr2~0 seg_display[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.555 ns" { seg_display_ctrl:inst1|r_cnt[0] {} seg_display_ctrl:inst1|r_seg_control~1 {} seg_display_ctrl:inst1|Mux3~1 {} seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr2~0 {} seg_display[4] {} } { 0.000ns 0.854ns 1.508ns 1.498ns 3.447ns } { 0.000ns 0.651ns 0.650ns 0.651ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.916 ns" { clk p_clk_div:inst5|r_div_clk p_clk_div:inst5|r_div_clk~clkctrl seg_display_ctrl:inst1|r_cnt[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.916 ns" { clk {} clk~combout {} p_clk_div:inst5|r_div_clk {} p_clk_div:inst5|r_div_clk~clkctrl {} seg_display_ctrl:inst1|r_cnt[0] {} } { 0.000ns 0.000ns 2.023ns 2.191ns 0.926ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.555 ns" { seg_display_ctrl:inst1|r_cnt[0] seg_display_ctrl:inst1|r_seg_control~1 seg_display_ctrl:inst1|Mux3~1 seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr2~0 seg_display[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.555 ns" { seg_display_ctrl:inst1|r_cnt[0] {} seg_display_ctrl:inst1|r_seg_control~1 {} seg_display_ctrl:inst1|Mux3~1 {} seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr2~0 {} seg_display[4] {} } { 0.000ns 0.854ns 1.508ns 1.498ns 3.447ns } { 0.000ns 0.651ns 0.650ns 0.651ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 00:54:35 2012 " "Info: Processing ended: Wed Jan 11 00:54:35 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Info: Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
