14:17:56 INFO  : Registering command handlers for SDK TCF services
14:17:56 INFO  : Launching XSCT server: xsct.bat -interactive D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\temp_xsdb_launch_script.tcl
14:17:57 INFO  : XSCT server has started successfully.
14:17:57 INFO  : Successfully done setting XSCT server connection channel  
14:17:57 INFO  : Successfully done setting SDK workspace  
14:17:57 INFO  : Processing command line option -hwspec D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf.
14:26:46 INFO  : Refreshed build settings on project uartlite_test
14:29:15 INFO  : Example project uartlite_test_bsp_xuartlite_intr_tapp_example_1 has been created successfully.
14:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:35:50 INFO  : 'jtag frequency' command is executed.
14:35:50 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:35:50 INFO  : Context for 'APU' is selected.
14:35:50 INFO  : System reset is completed.
14:35:53 INFO  : 'after 3000' command is executed.
14:35:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:35:55 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
14:35:55 INFO  : Context for 'APU' is selected.
14:35:55 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:55 INFO  : Context for 'APU' is selected.
14:35:55 INFO  : 'ps7_init' command is executed.
14:35:55 INFO  : 'ps7_post_config' command is executed.
14:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:55 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:55 INFO  : Memory regions updated for context APU
14:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:55 INFO  : 'con' command is executed.
14:35:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:35:55 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:36:23 INFO  : Disconnected from the channel tcfchan#1.
14:36:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:36:24 INFO  : 'jtag frequency' command is executed.
14:36:24 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:36:24 INFO  : Context for 'APU' is selected.
14:36:24 INFO  : System reset is completed.
14:36:28 INFO  : 'after 3000' command is executed.
14:36:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:36:29 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
14:36:29 INFO  : Context for 'APU' is selected.
14:36:32 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:36:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:32 INFO  : Context for 'APU' is selected.
14:36:32 INFO  : 'ps7_init' command is executed.
14:36:32 INFO  : 'ps7_post_config' command is executed.
14:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:32 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:32 INFO  : Memory regions updated for context APU
14:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:32 INFO  : 'con' command is executed.
14:36:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:36:32 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:38:05 INFO  : Disconnected from the channel tcfchan#2.
14:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:38:06 INFO  : 'fpga -state' command is executed.
14:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:38:06 INFO  : 'jtag frequency' command is executed.
14:38:06 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:38:06 INFO  : Context for 'APU' is selected.
14:38:08 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:38:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:08 INFO  : Context for 'APU' is selected.
14:38:08 INFO  : 'stop' command is executed.
14:38:09 INFO  : 'ps7_init' command is executed.
14:38:09 INFO  : 'ps7_post_config' command is executed.
14:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:09 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:09 INFO  : Memory regions updated for context APU
14:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:09 INFO  : 'con' command is executed.
14:38:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:38:09 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:38:52 INFO  : Disconnected from the channel tcfchan#3.
14:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:38:53 INFO  : 'fpga -state' command is executed.
14:38:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:38:53 INFO  : 'jtag frequency' command is executed.
14:38:53 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:38:53 INFO  : Context for 'APU' is selected.
14:38:55 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:38:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:55 INFO  : Context for 'APU' is selected.
14:38:55 INFO  : 'stop' command is executed.
14:38:56 INFO  : 'ps7_init' command is executed.
14:38:56 INFO  : 'ps7_post_config' command is executed.
14:38:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:56 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:56 INFO  : Memory regions updated for context APU
14:38:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:56 INFO  : 'con' command is executed.
14:38:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:38:56 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:39:09 INFO  : Refreshed build settings on project uartlite_test
14:39:09 INFO  : Refreshed build settings on project uartlite_test_bsp_xuartlite_intr_tapp_example_1
14:39:29 INFO  : Disconnected from the channel tcfchan#4.
14:39:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:39:30 INFO  : 'fpga -state' command is executed.
14:39:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:39:31 INFO  : 'jtag frequency' command is executed.
14:39:31 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:39:31 INFO  : Context for 'APU' is selected.
14:39:33 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:39:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:33 INFO  : Context for 'APU' is selected.
14:39:33 INFO  : 'stop' command is executed.
14:39:33 INFO  : 'ps7_init' command is executed.
14:39:33 INFO  : 'ps7_post_config' command is executed.
14:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:34 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:34 INFO  : Memory regions updated for context APU
14:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:34 INFO  : 'con' command is executed.
14:39:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:39:34 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:39:45 INFO  : Disconnected from the channel tcfchan#5.
14:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:39:47 INFO  : 'fpga -state' command is executed.
14:39:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:39:47 INFO  : 'jtag frequency' command is executed.
14:39:47 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:39:47 INFO  : Context for 'APU' is selected.
14:39:49 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:49 INFO  : Context for 'APU' is selected.
14:39:49 INFO  : 'stop' command is executed.
14:39:49 INFO  : 'ps7_init' command is executed.
14:39:49 INFO  : 'ps7_post_config' command is executed.
14:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:50 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:50 INFO  : Memory regions updated for context APU
14:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:50 INFO  : 'con' command is executed.
14:39:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:39:50 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:43:04 INFO  : Disconnected from the channel tcfchan#6.
14:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:43:05 INFO  : 'fpga -state' command is executed.
14:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:43:05 INFO  : 'jtag frequency' command is executed.
14:43:05 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:43:05 INFO  : Context for 'APU' is selected.
14:43:08 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:43:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:08 INFO  : Context for 'APU' is selected.
14:43:08 INFO  : 'stop' command is executed.
14:43:08 INFO  : 'ps7_init' command is executed.
14:43:08 INFO  : 'ps7_post_config' command is executed.
14:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:09 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:09 INFO  : Memory regions updated for context APU
14:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:09 INFO  : 'con' command is executed.
14:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:43:09 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:44:27 INFO  : Disconnected from the channel tcfchan#7.
14:44:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:44:28 INFO  : 'fpga -state' command is executed.
14:44:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:44:28 INFO  : 'jtag frequency' command is executed.
14:44:28 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:44:28 INFO  : Context for 'APU' is selected.
14:44:31 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:44:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:31 INFO  : Context for 'APU' is selected.
14:44:31 INFO  : 'stop' command is executed.
14:44:31 INFO  : 'ps7_init' command is executed.
14:44:31 INFO  : 'ps7_post_config' command is executed.
14:44:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:32 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:32 INFO  : Memory regions updated for context APU
14:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:32 INFO  : 'con' command is executed.
14:44:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:44:32 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:44:51 INFO  : Disconnected from the channel tcfchan#8.
14:44:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:44:52 INFO  : 'fpga -state' command is executed.
14:44:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:44:52 INFO  : 'jtag frequency' command is executed.
14:44:52 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:44:52 INFO  : Context for 'APU' is selected.
14:44:54 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:44:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:54 INFO  : Context for 'APU' is selected.
14:44:54 INFO  : 'stop' command is executed.
14:44:55 INFO  : 'ps7_init' command is executed.
14:44:55 INFO  : 'ps7_post_config' command is executed.
14:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:55 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:55 INFO  : Memory regions updated for context APU
14:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:55 INFO  : 'con' command is executed.
14:44:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:44:55 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:45:42 INFO  : Disconnected from the channel tcfchan#9.
14:45:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:45:43 INFO  : 'fpga -state' command is executed.
14:45:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:45:43 INFO  : 'jtag frequency' command is executed.
14:45:43 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:45:43 INFO  : Context for 'APU' is selected.
14:45:43 INFO  : System reset is completed.
14:45:46 INFO  : 'after 3000' command is executed.
14:45:46 INFO  : Context for 'APU' is selected.
14:45:48 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:45:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:48 INFO  : Context for 'APU' is selected.
14:45:49 INFO  : 'ps7_init' command is executed.
14:45:49 INFO  : 'ps7_post_config' command is executed.
14:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:49 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:49 INFO  : Memory regions updated for context APU
14:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:49 INFO  : 'con' command is executed.
14:45:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:45:49 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:46:04 INFO  : Disconnected from the channel tcfchan#10.
14:46:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:46:05 INFO  : 'fpga -state' command is executed.
14:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:46:06 INFO  : 'jtag frequency' command is executed.
14:46:06 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:46:06 INFO  : Context for 'APU' is selected.
14:46:08 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:46:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:08 INFO  : Context for 'APU' is selected.
14:46:09 INFO  : 'stop' command is executed.
14:46:10 INFO  : 'ps7_init' command is executed.
14:46:10 INFO  : 'ps7_post_config' command is executed.
14:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:12 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
14:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
----------------End of Script----------------

14:46:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:46:21 INFO  : 'jtag frequency' command is executed.
14:46:21 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:46:21 INFO  : Context for 'APU' is selected.
14:46:21 ERROR : AP transaction error, DAP status f0000021
14:46:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
----------------End of Script----------------

14:46:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:46:33 INFO  : 'jtag frequency' command is executed.
14:46:33 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:46:33 INFO  : Context for 'APU' is selected.
14:46:33 INFO  : System reset is completed.
14:46:36 INFO  : 'after 3000' command is executed.
14:46:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:46:38 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
14:46:38 INFO  : Context for 'APU' is selected.
14:46:38 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:46:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:38 INFO  : Context for 'APU' is selected.
14:46:38 INFO  : 'ps7_init' command is executed.
14:46:38 INFO  : 'ps7_post_config' command is executed.
14:46:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:39 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:39 INFO  : Memory regions updated for context APU
14:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:39 INFO  : 'con' command is executed.
14:46:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:46:39 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:47:14 INFO  : Disconnected from the channel tcfchan#11.
14:47:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:47:15 INFO  : 'jtag frequency' command is executed.
14:47:15 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:47:15 INFO  : Context for 'APU' is selected.
14:47:15 INFO  : System reset is completed.
14:47:18 INFO  : 'after 3000' command is executed.
14:47:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:47:20 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
14:47:20 INFO  : Context for 'APU' is selected.
14:47:22 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:47:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:22 INFO  : Context for 'APU' is selected.
14:47:23 INFO  : 'ps7_init' command is executed.
14:47:23 INFO  : 'ps7_post_config' command is executed.
14:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:23 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:23 INFO  : Memory regions updated for context APU
14:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:23 INFO  : 'con' command is executed.
14:47:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:47:23 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:48:16 INFO  : Disconnected from the channel tcfchan#12.
14:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:48:17 INFO  : 'jtag frequency' command is executed.
14:48:17 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:48:17 INFO  : Context for 'APU' is selected.
14:48:17 INFO  : System reset is completed.
14:48:20 INFO  : 'after 3000' command is executed.
14:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:48:22 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
14:48:22 INFO  : Context for 'APU' is selected.
14:48:24 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:48:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:24 INFO  : Context for 'APU' is selected.
14:48:24 INFO  : 'ps7_init' command is executed.
14:48:24 INFO  : 'ps7_post_config' command is executed.
14:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:25 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:25 INFO  : Memory regions updated for context APU
14:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:25 INFO  : 'con' command is executed.
14:48:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:48:25 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:49:22 INFO  : Disconnected from the channel tcfchan#13.
14:49:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:49:23 INFO  : 'fpga -state' command is executed.
14:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:49:24 INFO  : 'jtag frequency' command is executed.
14:49:24 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:49:24 INFO  : Context for 'APU' is selected.
14:49:26 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:49:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:26 INFO  : Context for 'APU' is selected.
14:49:26 INFO  : 'stop' command is executed.
14:49:26 INFO  : 'ps7_init' command is executed.
14:49:26 INFO  : 'ps7_post_config' command is executed.
14:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:27 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:27 INFO  : Memory regions updated for context APU
14:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:27 INFO  : 'con' command is executed.
14:49:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:49:27 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:50:04 INFO  : Disconnected from the channel tcfchan#14.
14:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:50:05 INFO  : 'fpga -state' command is executed.
14:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:50:05 INFO  : 'jtag frequency' command is executed.
14:50:05 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:50:05 INFO  : Context for 'APU' is selected.
14:50:07 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:50:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:07 INFO  : Context for 'APU' is selected.
14:50:07 INFO  : 'stop' command is executed.
14:50:08 INFO  : 'ps7_init' command is executed.
14:50:08 INFO  : 'ps7_post_config' command is executed.
14:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:08 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:08 INFO  : Memory regions updated for context APU
14:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:08 INFO  : 'con' command is executed.
14:50:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:50:08 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:52:23 INFO  : Disconnected from the channel tcfchan#15.
14:52:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:52:24 INFO  : 'fpga -state' command is executed.
14:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:52:24 INFO  : 'jtag frequency' command is executed.
14:52:24 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:52:24 INFO  : Context for 'APU' is selected.
14:52:27 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:27 INFO  : Context for 'APU' is selected.
14:52:27 INFO  : 'stop' command is executed.
14:52:27 INFO  : 'ps7_init' command is executed.
14:52:27 INFO  : 'ps7_post_config' command is executed.
14:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:27 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:28 INFO  : Memory regions updated for context APU
14:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:28 INFO  : 'con' command is executed.
14:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:52:28 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
14:54:27 INFO  : Disconnected from the channel tcfchan#16.
14:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:54:28 INFO  : 'fpga -state' command is executed.
14:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:54:28 INFO  : 'jtag frequency' command is executed.
14:54:28 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
14:54:28 INFO  : Context for 'APU' is selected.
14:54:31 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
14:54:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:31 INFO  : Context for 'APU' is selected.
14:54:31 INFO  : 'stop' command is executed.
14:54:31 INFO  : 'ps7_init' command is executed.
14:54:31 INFO  : 'ps7_post_config' command is executed.
14:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:32 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:32 INFO  : Memory regions updated for context APU
14:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:32 INFO  : 'con' command is executed.
14:54:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:54:32 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:13:00 INFO  : Disconnected from the channel tcfchan#17.
15:13:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:13:01 INFO  : 'fpga -state' command is executed.
15:13:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:13:01 INFO  : 'jtag frequency' command is executed.
15:13:01 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:13:01 INFO  : Context for 'APU' is selected.
15:13:04 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:04 INFO  : Context for 'APU' is selected.
15:13:04 INFO  : 'stop' command is executed.
15:13:04 INFO  : 'ps7_init' command is executed.
15:13:04 INFO  : 'ps7_post_config' command is executed.
15:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:04 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:05 INFO  : Memory regions updated for context APU
15:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:05 INFO  : 'con' command is executed.
15:13:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:13:05 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:14:04 INFO  : Disconnected from the channel tcfchan#18.
15:14:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:14:05 INFO  : 'fpga -state' command is executed.
15:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:14:05 INFO  : 'jtag frequency' command is executed.
15:14:05 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:14:05 INFO  : Context for 'APU' is selected.
15:14:07 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:14:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:07 INFO  : Context for 'APU' is selected.
15:14:07 INFO  : 'stop' command is executed.
15:14:08 INFO  : 'ps7_init' command is executed.
15:14:08 INFO  : 'ps7_post_config' command is executed.
15:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:08 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:08 INFO  : Memory regions updated for context APU
15:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:08 INFO  : 'con' command is executed.
15:14:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:14:08 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:14:42 INFO  : Disconnected from the channel tcfchan#19.
15:14:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:14:43 INFO  : 'fpga -state' command is executed.
15:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:14:43 INFO  : 'jtag frequency' command is executed.
15:14:43 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:14:43 INFO  : Context for 'APU' is selected.
15:14:45 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:14:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:45 INFO  : Context for 'APU' is selected.
15:14:45 INFO  : 'stop' command is executed.
15:14:46 INFO  : 'ps7_init' command is executed.
15:14:46 INFO  : 'ps7_post_config' command is executed.
15:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:46 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:46 INFO  : Memory regions updated for context APU
15:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:46 INFO  : 'con' command is executed.
15:14:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:14:46 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:15:30 INFO  : Disconnected from the channel tcfchan#20.
15:15:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:15:31 INFO  : 'fpga -state' command is executed.
15:15:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:15:31 INFO  : 'jtag frequency' command is executed.
15:15:31 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:15:31 INFO  : Context for 'APU' is selected.
15:15:34 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:15:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:34 INFO  : Context for 'APU' is selected.
15:15:34 INFO  : 'stop' command is executed.
15:15:34 INFO  : 'ps7_init' command is executed.
15:15:34 INFO  : 'ps7_post_config' command is executed.
15:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:35 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:35 INFO  : Memory regions updated for context APU
15:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:35 INFO  : 'con' command is executed.
15:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:15:35 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:20:58 INFO  : Disconnected from the channel tcfchan#21.
15:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:20:59 INFO  : 'fpga -state' command is executed.
15:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:21:00 INFO  : 'jtag frequency' command is executed.
15:21:00 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:21:00 INFO  : Context for 'APU' is selected.
15:21:02 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:02 INFO  : Context for 'APU' is selected.
15:21:02 INFO  : 'stop' command is executed.
15:21:02 INFO  : 'ps7_init' command is executed.
15:21:02 INFO  : 'ps7_post_config' command is executed.
15:21:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:03 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:03 INFO  : Memory regions updated for context APU
15:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:03 INFO  : 'con' command is executed.
15:21:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:21:03 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:30:19 INFO  : Disconnected from the channel tcfchan#22.
15:30:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:30:20 INFO  : 'fpga -state' command is executed.
15:30:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:30:20 INFO  : 'jtag frequency' command is executed.
15:30:20 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:30:20 INFO  : Context for 'APU' is selected.
15:30:22 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:22 INFO  : Context for 'APU' is selected.
15:30:22 INFO  : 'stop' command is executed.
15:30:23 INFO  : 'ps7_init' command is executed.
15:30:23 INFO  : 'ps7_post_config' command is executed.
15:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:23 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:23 INFO  : Memory regions updated for context APU
15:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:23 INFO  : 'con' command is executed.
15:30:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:30:23 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:32:01 INFO  : Disconnected from the channel tcfchan#23.
15:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:32:02 INFO  : 'fpga -state' command is executed.
15:32:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:32:02 INFO  : 'jtag frequency' command is executed.
15:32:02 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:32:02 INFO  : Context for 'APU' is selected.
15:32:04 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:32:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:05 INFO  : Context for 'APU' is selected.
15:32:05 INFO  : 'stop' command is executed.
15:32:05 INFO  : 'ps7_init' command is executed.
15:32:05 INFO  : 'ps7_post_config' command is executed.
15:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:05 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:05 INFO  : Memory regions updated for context APU
15:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:05 INFO  : 'con' command is executed.
15:32:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:32:05 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:34:32 INFO  : Disconnected from the channel tcfchan#24.
15:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:34:33 INFO  : 'fpga -state' command is executed.
15:34:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:34:34 INFO  : 'jtag frequency' command is executed.
15:34:34 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:34:34 INFO  : Context for 'APU' is selected.
15:34:36 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:34:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:36 INFO  : Context for 'APU' is selected.
15:34:36 INFO  : 'stop' command is executed.
15:34:36 INFO  : 'ps7_init' command is executed.
15:34:36 INFO  : 'ps7_post_config' command is executed.
15:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:37 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:37 INFO  : Memory regions updated for context APU
15:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:37 INFO  : 'con' command is executed.
15:34:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:34:37 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:35:46 INFO  : Disconnected from the channel tcfchan#25.
15:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:35:47 INFO  : 'fpga -state' command is executed.
15:35:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:35:47 INFO  : 'jtag frequency' command is executed.
15:35:47 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:35:47 INFO  : Context for 'APU' is selected.
15:35:49 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:35:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:49 INFO  : Context for 'APU' is selected.
15:35:49 INFO  : 'stop' command is executed.
15:35:50 INFO  : 'ps7_init' command is executed.
15:35:50 INFO  : 'ps7_post_config' command is executed.
15:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:50 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:50 INFO  : Memory regions updated for context APU
15:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:50 INFO  : 'con' command is executed.
15:35:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:35:50 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:47:38 INFO  : Disconnected from the channel tcfchan#26.
15:47:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:47:39 INFO  : 'fpga -state' command is executed.
15:47:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:47:39 INFO  : 'jtag frequency' command is executed.
15:47:39 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:47:39 INFO  : Context for 'APU' is selected.
15:47:41 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:47:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:41 INFO  : Context for 'APU' is selected.
15:47:41 INFO  : 'stop' command is executed.
15:47:42 INFO  : 'ps7_init' command is executed.
15:47:42 INFO  : 'ps7_post_config' command is executed.
15:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:42 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:42 INFO  : Memory regions updated for context APU
15:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:42 INFO  : 'con' command is executed.
15:47:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:47:42 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:48:48 INFO  : Disconnected from the channel tcfchan#27.
15:48:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:48:49 INFO  : 'fpga -state' command is executed.
15:48:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:48:49 INFO  : 'jtag frequency' command is executed.
15:48:49 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:48:49 INFO  : Context for 'APU' is selected.
15:48:51 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:48:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:51 INFO  : Context for 'APU' is selected.
15:48:51 INFO  : 'stop' command is executed.
15:48:52 INFO  : 'ps7_init' command is executed.
15:48:52 INFO  : 'ps7_post_config' command is executed.
15:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:52 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:52 INFO  : Memory regions updated for context APU
15:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:52 INFO  : 'con' command is executed.
15:48:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:48:52 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:52:04 INFO  : Disconnected from the channel tcfchan#28.
15:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:52:05 INFO  : 'fpga -state' command is executed.
15:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:52:05 INFO  : 'jtag frequency' command is executed.
15:52:05 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:52:05 INFO  : Context for 'APU' is selected.
15:52:07 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:52:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:07 INFO  : Context for 'APU' is selected.
15:52:07 INFO  : 'stop' command is executed.
15:52:08 INFO  : 'ps7_init' command is executed.
15:52:08 INFO  : 'ps7_post_config' command is executed.
15:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:08 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:08 INFO  : Memory regions updated for context APU
15:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:08 INFO  : 'con' command is executed.
15:52:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:52:08 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:52:33 INFO  : Disconnected from the channel tcfchan#29.
15:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:52:34 INFO  : 'fpga -state' command is executed.
15:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:52:34 INFO  : 'jtag frequency' command is executed.
15:52:34 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:52:34 INFO  : Context for 'APU' is selected.
15:52:36 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:52:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:36 INFO  : Context for 'APU' is selected.
15:52:36 INFO  : 'stop' command is executed.
15:52:37 INFO  : 'ps7_init' command is executed.
15:52:37 INFO  : 'ps7_post_config' command is executed.
15:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:37 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:37 INFO  : Memory regions updated for context APU
15:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:37 INFO  : 'con' command is executed.
15:52:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:52:37 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:53:00 INFO  : Disconnected from the channel tcfchan#30.
15:53:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:53:01 INFO  : 'fpga -state' command is executed.
15:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:53:02 INFO  : 'jtag frequency' command is executed.
15:53:02 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:53:02 INFO  : Context for 'APU' is selected.
15:53:04 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:04 INFO  : Context for 'APU' is selected.
15:53:04 INFO  : 'stop' command is executed.
15:53:04 INFO  : 'ps7_init' command is executed.
15:53:04 INFO  : 'ps7_post_config' command is executed.
15:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:05 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:05 INFO  : Memory regions updated for context APU
15:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:05 INFO  : 'con' command is executed.
15:53:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:53:05 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:54:25 INFO  : Disconnected from the channel tcfchan#31.
15:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:54:26 INFO  : 'fpga -state' command is executed.
15:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:54:26 INFO  : 'jtag frequency' command is executed.
15:54:26 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:54:26 INFO  : Context for 'APU' is selected.
15:54:29 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:54:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:29 INFO  : Context for 'APU' is selected.
15:54:29 INFO  : 'stop' command is executed.
15:54:29 INFO  : 'ps7_init' command is executed.
15:54:29 INFO  : 'ps7_post_config' command is executed.
15:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:29 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:29 INFO  : Memory regions updated for context APU
15:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:30 INFO  : 'con' command is executed.
15:54:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:54:30 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:54:52 INFO  : Disconnected from the channel tcfchan#32.
15:54:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:54:53 INFO  : 'fpga -state' command is executed.
15:54:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:54:53 INFO  : 'jtag frequency' command is executed.
15:54:53 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:54:54 INFO  : Context for 'APU' is selected.
15:54:56 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:54:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:56 INFO  : Context for 'APU' is selected.
15:54:56 INFO  : 'stop' command is executed.
15:54:56 INFO  : 'ps7_init' command is executed.
15:54:56 INFO  : 'ps7_post_config' command is executed.
15:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:56 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:57 INFO  : Memory regions updated for context APU
15:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:57 INFO  : 'con' command is executed.
15:54:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:54:57 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:55:37 INFO  : Disconnected from the channel tcfchan#33.
15:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:55:39 INFO  : 'fpga -state' command is executed.
15:55:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:55:39 INFO  : 'jtag frequency' command is executed.
15:55:39 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:55:39 INFO  : Context for 'APU' is selected.
15:55:41 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:55:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:41 INFO  : Context for 'APU' is selected.
15:55:41 INFO  : 'stop' command is executed.
15:55:41 INFO  : 'ps7_init' command is executed.
15:55:41 INFO  : 'ps7_post_config' command is executed.
15:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:42 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:42 INFO  : Memory regions updated for context APU
15:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:42 INFO  : 'con' command is executed.
15:55:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:55:42 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
15:56:38 INFO  : Disconnected from the channel tcfchan#34.
15:56:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:56:39 INFO  : 'fpga -state' command is executed.
15:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:56:39 INFO  : 'jtag frequency' command is executed.
15:56:39 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
15:56:39 INFO  : Context for 'APU' is selected.
15:56:42 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
15:56:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:42 INFO  : Context for 'APU' is selected.
15:56:42 INFO  : 'stop' command is executed.
15:56:42 INFO  : 'ps7_init' command is executed.
15:56:42 INFO  : 'ps7_post_config' command is executed.
15:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:43 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:43 INFO  : Memory regions updated for context APU
15:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:43 INFO  : 'con' command is executed.
15:56:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:56:43 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:04:32 INFO  : Disconnected from the channel tcfchan#35.
16:04:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:04:33 INFO  : 'fpga -state' command is executed.
16:04:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:04:33 INFO  : 'jtag frequency' command is executed.
16:04:33 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:04:33 INFO  : Context for 'APU' is selected.
16:04:36 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:04:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:36 INFO  : Context for 'APU' is selected.
16:04:36 INFO  : 'stop' command is executed.
16:04:36 INFO  : 'ps7_init' command is executed.
16:04:36 INFO  : 'ps7_post_config' command is executed.
16:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:37 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:37 INFO  : Memory regions updated for context APU
16:04:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:37 INFO  : 'con' command is executed.
16:04:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:04:37 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:06:10 INFO  : Disconnected from the channel tcfchan#36.
16:06:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:06:11 INFO  : 'fpga -state' command is executed.
16:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:06:11 INFO  : 'jtag frequency' command is executed.
16:06:11 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:06:11 INFO  : Context for 'APU' is selected.
16:06:13 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:06:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:13 INFO  : Context for 'APU' is selected.
16:06:13 INFO  : 'stop' command is executed.
16:06:14 INFO  : 'ps7_init' command is executed.
16:06:14 INFO  : 'ps7_post_config' command is executed.
16:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:14 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:14 INFO  : Memory regions updated for context APU
16:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:14 INFO  : 'con' command is executed.
16:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:06:14 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:08:15 INFO  : Disconnected from the channel tcfchan#37.
16:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:08:16 INFO  : 'fpga -state' command is executed.
16:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:08:16 INFO  : 'jtag frequency' command is executed.
16:08:16 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:08:16 INFO  : Context for 'APU' is selected.
16:08:19 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:08:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:19 INFO  : Context for 'APU' is selected.
16:08:19 INFO  : 'stop' command is executed.
16:08:19 INFO  : 'ps7_init' command is executed.
16:08:19 INFO  : 'ps7_post_config' command is executed.
16:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:19 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:19 INFO  : Memory regions updated for context APU
16:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:19 INFO  : 'con' command is executed.
16:08:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:08:19 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:09:27 INFO  : Disconnected from the channel tcfchan#38.
16:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:09:28 INFO  : 'fpga -state' command is executed.
16:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:09:28 INFO  : 'jtag frequency' command is executed.
16:09:28 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:09:28 INFO  : Context for 'APU' is selected.
16:09:31 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:09:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:31 INFO  : Context for 'APU' is selected.
16:09:31 INFO  : 'stop' command is executed.
16:09:31 INFO  : 'ps7_init' command is executed.
16:09:31 INFO  : 'ps7_post_config' command is executed.
16:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:31 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:31 INFO  : Memory regions updated for context APU
16:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:31 INFO  : 'con' command is executed.
16:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:09:31 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:09:54 INFO  : Disconnected from the channel tcfchan#39.
16:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:09:55 INFO  : 'jtag frequency' command is executed.
16:09:55 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:09:55 INFO  : Context for 'APU' is selected.
16:09:55 INFO  : System reset is completed.
16:09:58 INFO  : 'after 3000' command is executed.
16:09:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:10:00 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
16:10:00 INFO  : Context for 'APU' is selected.
16:10:03 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:03 INFO  : Context for 'APU' is selected.
16:10:03 INFO  : 'ps7_init' command is executed.
16:10:03 INFO  : 'ps7_post_config' command is executed.
16:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:03 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:03 INFO  : Memory regions updated for context APU
16:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:03 INFO  : 'con' command is executed.
16:10:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:10:03 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:12:32 INFO  : Disconnected from the channel tcfchan#40.
16:12:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:12:34 INFO  : 'jtag frequency' command is executed.
16:12:34 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:12:34 INFO  : Context for 'APU' is selected.
16:12:34 INFO  : System reset is completed.
16:12:37 INFO  : 'after 3000' command is executed.
16:12:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:12:39 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
16:12:39 INFO  : Context for 'APU' is selected.
16:12:41 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:12:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:41 INFO  : Context for 'APU' is selected.
16:12:41 INFO  : 'ps7_init' command is executed.
16:12:41 INFO  : 'ps7_post_config' command is executed.
16:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:41 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:41 INFO  : Memory regions updated for context APU
16:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:41 INFO  : 'con' command is executed.
16:12:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:12:41 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:16:50 INFO  : Disconnected from the channel tcfchan#41.
16:16:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:16:52 INFO  : 'jtag frequency' command is executed.
16:16:52 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:16:52 INFO  : Context for 'APU' is selected.
16:16:52 INFO  : System reset is completed.
16:16:55 INFO  : 'after 3000' command is executed.
16:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:16:56 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
16:16:57 INFO  : Context for 'APU' is selected.
16:16:59 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:16:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:59 INFO  : Context for 'APU' is selected.
16:16:59 INFO  : 'ps7_init' command is executed.
16:16:59 INFO  : 'ps7_post_config' command is executed.
16:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:59 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:59 INFO  : Memory regions updated for context APU
16:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:59 INFO  : 'con' command is executed.
16:16:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:16:59 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:21:21 INFO  : Disconnected from the channel tcfchan#42.
16:21:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:21:22 INFO  : 'jtag frequency' command is executed.
16:21:22 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:21:22 INFO  : Context for 'APU' is selected.
16:21:22 INFO  : System reset is completed.
16:21:25 INFO  : 'after 3000' command is executed.
16:21:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:21:27 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
16:21:27 INFO  : Context for 'APU' is selected.
16:21:29 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:21:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:29 INFO  : Context for 'APU' is selected.
16:21:29 INFO  : 'ps7_init' command is executed.
16:21:29 INFO  : 'ps7_post_config' command is executed.
16:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:30 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:30 INFO  : Memory regions updated for context APU
16:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:30 INFO  : 'con' command is executed.
16:21:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:21:30 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:21:42 INFO  : Disconnected from the channel tcfchan#43.
16:21:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:21:43 INFO  : 'fpga -state' command is executed.
16:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:21:43 INFO  : 'jtag frequency' command is executed.
16:21:43 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:21:43 INFO  : Context for 'APU' is selected.
16:21:45 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:21:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:46 INFO  : Context for 'APU' is selected.
16:21:46 INFO  : 'stop' command is executed.
16:21:46 INFO  : 'ps7_init' command is executed.
16:21:46 INFO  : 'ps7_post_config' command is executed.
16:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:46 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:46 INFO  : Memory regions updated for context APU
16:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:46 INFO  : 'con' command is executed.
16:21:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:21:46 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:22:39 INFO  : Disconnected from the channel tcfchan#44.
16:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:22:40 INFO  : 'fpga -state' command is executed.
16:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:22:40 INFO  : 'jtag frequency' command is executed.
16:22:40 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:22:40 INFO  : Context for 'APU' is selected.
16:22:42 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:22:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:42 INFO  : Context for 'APU' is selected.
16:22:43 INFO  : 'stop' command is executed.
16:22:43 INFO  : 'ps7_init' command is executed.
16:22:43 INFO  : 'ps7_post_config' command is executed.
16:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:43 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:43 INFO  : Memory regions updated for context APU
16:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:43 INFO  : 'con' command is executed.
16:22:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:22:43 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:23:39 INFO  : Disconnected from the channel tcfchan#45.
16:23:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:23:40 INFO  : 'fpga -state' command is executed.
16:23:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:23:40 INFO  : 'jtag frequency' command is executed.
16:23:40 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:23:40 INFO  : Context for 'APU' is selected.
16:23:43 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:23:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:43 INFO  : Context for 'APU' is selected.
16:23:43 INFO  : 'stop' command is executed.
16:23:43 INFO  : 'ps7_init' command is executed.
16:23:43 INFO  : 'ps7_post_config' command is executed.
16:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:43 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:44 INFO  : Memory regions updated for context APU
16:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:44 INFO  : 'con' command is executed.
16:23:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:23:44 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:25:55 INFO  : Disconnected from the channel tcfchan#46.
16:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:25:56 INFO  : 'fpga -state' command is executed.
16:25:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:25:57 INFO  : 'jtag frequency' command is executed.
16:25:57 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:25:57 INFO  : Context for 'APU' is selected.
16:25:59 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:25:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:59 INFO  : Context for 'APU' is selected.
16:25:59 INFO  : 'stop' command is executed.
16:25:59 INFO  : 'ps7_init' command is executed.
16:25:59 INFO  : 'ps7_post_config' command is executed.
16:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:00 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:00 INFO  : Memory regions updated for context APU
16:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:00 INFO  : 'con' command is executed.
16:26:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:26:00 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:28:12 INFO  : Disconnected from the channel tcfchan#47.
16:28:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:28:13 INFO  : 'fpga -state' command is executed.
16:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:28:13 INFO  : 'jtag frequency' command is executed.
16:28:13 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:28:13 INFO  : Context for 'APU' is selected.
16:28:15 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:28:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:15 INFO  : Context for 'APU' is selected.
16:28:15 INFO  : 'stop' command is executed.
16:28:15 INFO  : 'ps7_init' command is executed.
16:28:15 INFO  : 'ps7_post_config' command is executed.
16:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:16 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:16 INFO  : Memory regions updated for context APU
16:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:16 INFO  : 'con' command is executed.
16:28:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:28:16 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:49:48 INFO  : Disconnected from the channel tcfchan#48.
16:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:49:49 INFO  : 'fpga -state' command is executed.
16:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:49:49 INFO  : 'jtag frequency' command is executed.
16:49:49 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:49:49 INFO  : Context for 'APU' is selected.
16:49:51 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:49:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:51 INFO  : Context for 'APU' is selected.
16:49:52 INFO  : 'stop' command is executed.
16:49:52 INFO  : 'ps7_init' command is executed.
16:49:52 INFO  : 'ps7_post_config' command is executed.
16:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:52 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:52 INFO  : Memory regions updated for context APU
16:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:52 INFO  : 'con' command is executed.
16:49:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:49:52 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:51:46 INFO  : Disconnected from the channel tcfchan#49.
16:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:51:47 INFO  : 'fpga -state' command is executed.
16:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:51:47 INFO  : 'jtag frequency' command is executed.
16:51:47 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:51:47 INFO  : Context for 'APU' is selected.
16:51:49 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:51:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:49 INFO  : Context for 'APU' is selected.
16:51:49 INFO  : 'stop' command is executed.
16:51:49 INFO  : 'ps7_init' command is executed.
16:51:49 INFO  : 'ps7_post_config' command is executed.
16:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:50 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:50 INFO  : Memory regions updated for context APU
16:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:50 INFO  : 'con' command is executed.
16:51:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:51:50 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:52:58 INFO  : Disconnected from the channel tcfchan#50.
16:52:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:52:59 INFO  : 'fpga -state' command is executed.
16:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:53:00 INFO  : 'jtag frequency' command is executed.
16:53:00 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:53:00 INFO  : Context for 'APU' is selected.
16:53:02 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:53:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:02 INFO  : Context for 'APU' is selected.
16:53:02 INFO  : 'stop' command is executed.
16:53:02 INFO  : 'ps7_init' command is executed.
16:53:02 INFO  : 'ps7_post_config' command is executed.
16:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:03 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:03 INFO  : Memory regions updated for context APU
16:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:03 INFO  : 'con' command is executed.
16:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:53:03 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
16:54:11 INFO  : Disconnected from the channel tcfchan#51.
16:54:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:54:12 INFO  : 'fpga -state' command is executed.
16:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:54:12 INFO  : 'jtag frequency' command is executed.
16:54:12 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
16:54:12 INFO  : Context for 'APU' is selected.
16:54:15 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
16:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:15 INFO  : Context for 'APU' is selected.
16:54:15 INFO  : 'stop' command is executed.
16:54:15 INFO  : 'ps7_init' command is executed.
16:54:15 INFO  : 'ps7_post_config' command is executed.
16:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:15 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:15 INFO  : Memory regions updated for context APU
16:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:16 INFO  : 'con' command is executed.
16:54:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:54:16 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:04:21 INFO  : Disconnected from the channel tcfchan#52.
17:04:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:04:22 INFO  : 'fpga -state' command is executed.
17:04:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:04:22 INFO  : 'jtag frequency' command is executed.
17:04:22 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:04:22 INFO  : Context for 'APU' is selected.
17:04:24 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:04:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:24 INFO  : Context for 'APU' is selected.
17:04:24 INFO  : 'stop' command is executed.
17:04:25 INFO  : 'ps7_init' command is executed.
17:04:25 INFO  : 'ps7_post_config' command is executed.
17:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:25 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:25 INFO  : Memory regions updated for context APU
17:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:25 INFO  : 'con' command is executed.
17:04:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:04:25 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:05:42 INFO  : Disconnected from the channel tcfchan#53.
17:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:05:43 INFO  : 'fpga -state' command is executed.
17:05:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:05:43 INFO  : 'jtag frequency' command is executed.
17:05:43 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:05:43 INFO  : Context for 'APU' is selected.
17:05:45 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:45 INFO  : Context for 'APU' is selected.
17:05:45 INFO  : 'stop' command is executed.
17:05:46 INFO  : 'ps7_init' command is executed.
17:05:46 INFO  : 'ps7_post_config' command is executed.
17:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:46 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:46 INFO  : Memory regions updated for context APU
17:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:46 INFO  : 'con' command is executed.
17:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:05:46 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:06:34 INFO  : Disconnected from the channel tcfchan#54.
17:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:06:35 INFO  : 'fpga -state' command is executed.
17:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:06:36 INFO  : 'jtag frequency' command is executed.
17:06:36 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:06:36 INFO  : Context for 'APU' is selected.
17:06:38 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:06:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:38 INFO  : Context for 'APU' is selected.
17:06:38 INFO  : 'stop' command is executed.
17:06:38 INFO  : 'ps7_init' command is executed.
17:06:38 INFO  : 'ps7_post_config' command is executed.
17:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:39 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:39 INFO  : Memory regions updated for context APU
17:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:39 INFO  : 'con' command is executed.
17:06:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:06:39 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:08:44 INFO  : Disconnected from the channel tcfchan#55.
17:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:08:45 INFO  : 'fpga -state' command is executed.
17:08:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:08:45 INFO  : 'jtag frequency' command is executed.
17:08:45 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:08:45 INFO  : Context for 'APU' is selected.
17:08:48 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:08:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:48 INFO  : Context for 'APU' is selected.
17:08:48 INFO  : 'stop' command is executed.
17:08:48 INFO  : 'ps7_init' command is executed.
17:08:48 INFO  : 'ps7_post_config' command is executed.
17:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:48 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:48 INFO  : Memory regions updated for context APU
17:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:49 INFO  : 'con' command is executed.
17:08:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:08:49 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:09:26 INFO  : Disconnected from the channel tcfchan#56.
17:09:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:09:27 INFO  : 'fpga -state' command is executed.
17:09:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:09:28 INFO  : 'jtag frequency' command is executed.
17:09:28 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:09:28 INFO  : Context for 'APU' is selected.
17:09:30 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:30 INFO  : Context for 'APU' is selected.
17:09:30 INFO  : 'stop' command is executed.
17:09:30 INFO  : 'ps7_init' command is executed.
17:09:30 INFO  : 'ps7_post_config' command is executed.
17:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:31 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:31 INFO  : Memory regions updated for context APU
17:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:31 INFO  : 'con' command is executed.
17:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:09:31 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:10:26 INFO  : Disconnected from the channel tcfchan#57.
17:10:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:10:27 INFO  : 'fpga -state' command is executed.
17:10:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:10:27 INFO  : 'jtag frequency' command is executed.
17:10:27 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:10:27 INFO  : Context for 'APU' is selected.
17:10:29 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:10:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:29 INFO  : Context for 'APU' is selected.
17:10:29 INFO  : 'stop' command is executed.
17:10:30 INFO  : 'ps7_init' command is executed.
17:10:30 INFO  : 'ps7_post_config' command is executed.
17:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:30 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:30 INFO  : Memory regions updated for context APU
17:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:30 INFO  : 'con' command is executed.
17:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:10:30 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:11:00 INFO  : Disconnected from the channel tcfchan#58.
17:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:11:01 INFO  : 'fpga -state' command is executed.
17:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:11:01 INFO  : 'jtag frequency' command is executed.
17:11:01 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:11:01 INFO  : Context for 'APU' is selected.
17:11:03 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:11:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:03 INFO  : Context for 'APU' is selected.
17:11:03 INFO  : 'stop' command is executed.
17:11:04 INFO  : 'ps7_init' command is executed.
17:11:04 INFO  : 'ps7_post_config' command is executed.
17:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:04 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:04 INFO  : Memory regions updated for context APU
17:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:04 INFO  : 'con' command is executed.
17:11:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:11:04 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:11:27 INFO  : Disconnected from the channel tcfchan#59.
17:11:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:11:28 INFO  : 'fpga -state' command is executed.
17:11:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:11:28 INFO  : 'jtag frequency' command is executed.
17:11:28 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:11:28 INFO  : Context for 'APU' is selected.
17:11:30 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:11:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:30 INFO  : Context for 'APU' is selected.
17:11:30 INFO  : 'stop' command is executed.
17:11:31 INFO  : 'ps7_init' command is executed.
17:11:31 INFO  : 'ps7_post_config' command is executed.
17:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:31 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:31 INFO  : Memory regions updated for context APU
17:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:31 INFO  : 'con' command is executed.
17:11:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:11:31 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:14:34 INFO  : Disconnected from the channel tcfchan#60.
17:14:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:14:35 INFO  : 'fpga -state' command is executed.
17:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:14:35 INFO  : 'jtag frequency' command is executed.
17:14:35 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:14:35 INFO  : Context for 'APU' is selected.
17:14:38 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:14:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:38 INFO  : Context for 'APU' is selected.
17:14:38 INFO  : 'stop' command is executed.
17:14:38 INFO  : 'ps7_init' command is executed.
17:14:38 INFO  : 'ps7_post_config' command is executed.
17:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:38 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:38 INFO  : Memory regions updated for context APU
17:14:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:39 INFO  : 'con' command is executed.
17:14:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:14:39 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:35:42 INFO  : Disconnected from the channel tcfchan#61.
17:35:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:35:44 INFO  : 'fpga -state' command is executed.
17:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:35:44 INFO  : 'jtag frequency' command is executed.
17:35:44 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:35:44 INFO  : Context for 'APU' is selected.
17:35:46 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:35:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:46 INFO  : Context for 'APU' is selected.
17:35:46 INFO  : 'stop' command is executed.
17:35:46 INFO  : 'ps7_init' command is executed.
17:35:46 INFO  : 'ps7_post_config' command is executed.
17:35:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:47 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:47 INFO  : Memory regions updated for context APU
17:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:47 INFO  : 'con' command is executed.
17:35:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:35:47 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:41:54 INFO  : Disconnected from the channel tcfchan#62.
17:41:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:41:55 INFO  : 'fpga -state' command is executed.
17:41:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:41:55 INFO  : 'jtag frequency' command is executed.
17:41:55 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:41:55 INFO  : Context for 'APU' is selected.
17:41:57 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:41:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:57 INFO  : Context for 'APU' is selected.
17:41:57 INFO  : 'stop' command is executed.
17:41:58 INFO  : 'ps7_init' command is executed.
17:41:58 INFO  : 'ps7_post_config' command is executed.
17:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:58 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:58 INFO  : Memory regions updated for context APU
17:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:58 INFO  : 'con' command is executed.
17:41:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:41:58 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:47:36 INFO  : Disconnected from the channel tcfchan#63.
17:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:47:37 INFO  : 'fpga -state' command is executed.
17:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:47:37 INFO  : 'jtag frequency' command is executed.
17:47:37 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:47:37 INFO  : Context for 'APU' is selected.
17:47:39 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:47:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:39 INFO  : Context for 'APU' is selected.
17:47:39 INFO  : 'stop' command is executed.
17:47:40 INFO  : 'ps7_init' command is executed.
17:47:40 INFO  : 'ps7_post_config' command is executed.
17:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:40 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:40 INFO  : Memory regions updated for context APU
17:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:40 INFO  : 'con' command is executed.
17:47:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:47:40 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:50:34 INFO  : Disconnected from the channel tcfchan#64.
17:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:50:35 INFO  : 'fpga -state' command is executed.
17:50:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:50:35 INFO  : 'jtag frequency' command is executed.
17:50:35 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:50:35 INFO  : Context for 'APU' is selected.
17:50:38 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:50:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:38 INFO  : Context for 'APU' is selected.
17:50:38 INFO  : 'stop' command is executed.
17:50:38 INFO  : 'ps7_init' command is executed.
17:50:38 INFO  : 'ps7_post_config' command is executed.
17:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:38 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:38 INFO  : Memory regions updated for context APU
17:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:39 INFO  : 'con' command is executed.
17:50:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:50:39 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
17:52:44 INFO  : Disconnected from the channel tcfchan#65.
17:52:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:52:45 INFO  : 'fpga -state' command is executed.
17:52:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:52:45 INFO  : 'jtag frequency' command is executed.
17:52:45 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
17:52:45 INFO  : Context for 'APU' is selected.
17:52:47 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
17:52:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:47 INFO  : Context for 'APU' is selected.
17:52:47 INFO  : 'stop' command is executed.
17:52:48 INFO  : 'ps7_init' command is executed.
17:52:48 INFO  : 'ps7_post_config' command is executed.
17:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:48 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:48 INFO  : Memory regions updated for context APU
17:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:48 INFO  : 'con' command is executed.
17:52:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:52:48 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:00:26 INFO  : Disconnected from the channel tcfchan#66.
18:00:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:00:27 INFO  : 'fpga -state' command is executed.
18:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:00:28 INFO  : 'jtag frequency' command is executed.
18:00:28 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:00:28 INFO  : Context for 'APU' is selected.
18:00:30 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:30 INFO  : Context for 'APU' is selected.
18:00:30 INFO  : 'stop' command is executed.
18:00:30 INFO  : 'ps7_init' command is executed.
18:00:30 INFO  : 'ps7_post_config' command is executed.
18:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:31 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:31 INFO  : Memory regions updated for context APU
18:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:31 INFO  : 'con' command is executed.
18:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:00:31 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:02:47 INFO  : Disconnected from the channel tcfchan#67.
18:02:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:02:48 INFO  : 'fpga -state' command is executed.
18:02:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:02:48 INFO  : 'jtag frequency' command is executed.
18:02:48 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:02:48 INFO  : Context for 'APU' is selected.
18:02:51 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:02:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:51 INFO  : Context for 'APU' is selected.
18:02:51 INFO  : 'stop' command is executed.
18:02:51 INFO  : 'ps7_init' command is executed.
18:02:51 INFO  : 'ps7_post_config' command is executed.
18:02:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:02:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:52 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:52 INFO  : Memory regions updated for context APU
18:02:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:52 INFO  : 'con' command is executed.
18:02:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:02:52 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:05:13 INFO  : Disconnected from the channel tcfchan#68.
18:05:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:05:14 INFO  : 'fpga -state' command is executed.
18:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:05:14 INFO  : 'jtag frequency' command is executed.
18:05:14 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:05:14 INFO  : Context for 'APU' is selected.
18:05:16 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:05:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:16 INFO  : Context for 'APU' is selected.
18:05:16 INFO  : 'stop' command is executed.
18:05:16 INFO  : 'ps7_init' command is executed.
18:05:16 INFO  : 'ps7_post_config' command is executed.
18:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:17 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:17 INFO  : Memory regions updated for context APU
18:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:17 INFO  : 'con' command is executed.
18:05:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:05:17 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:08:47 INFO  : Disconnected from the channel tcfchan#69.
18:08:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:08:49 INFO  : 'fpga -state' command is executed.
18:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:08:49 INFO  : 'jtag frequency' command is executed.
18:08:49 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:08:49 INFO  : Context for 'APU' is selected.
18:08:51 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:08:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:51 INFO  : Context for 'APU' is selected.
18:08:51 INFO  : 'stop' command is executed.
18:08:51 INFO  : 'ps7_init' command is executed.
18:08:51 INFO  : 'ps7_post_config' command is executed.
18:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:52 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:52 INFO  : Memory regions updated for context APU
18:08:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:52 INFO  : 'con' command is executed.
18:08:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:08:52 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:16:40 INFO  : Disconnected from the channel tcfchan#70.
18:16:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:16:41 INFO  : 'fpga -state' command is executed.
18:16:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:16:41 INFO  : 'jtag frequency' command is executed.
18:16:41 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:16:41 INFO  : Context for 'APU' is selected.
18:16:43 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:16:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:43 INFO  : Context for 'APU' is selected.
18:16:44 INFO  : 'stop' command is executed.
18:16:44 INFO  : 'ps7_init' command is executed.
18:16:44 INFO  : 'ps7_post_config' command is executed.
18:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:44 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:44 INFO  : Memory regions updated for context APU
18:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:44 INFO  : 'con' command is executed.
18:16:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:16:44 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:17:18 INFO  : Disconnected from the channel tcfchan#71.
18:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:17:19 INFO  : 'fpga -state' command is executed.
18:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:17:19 INFO  : 'jtag frequency' command is executed.
18:17:19 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:17:19 INFO  : Context for 'APU' is selected.
18:17:22 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:17:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:22 INFO  : Context for 'APU' is selected.
18:17:22 INFO  : 'stop' command is executed.
18:17:22 INFO  : 'ps7_init' command is executed.
18:17:22 INFO  : 'ps7_post_config' command is executed.
18:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:22 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:22 INFO  : Memory regions updated for context APU
18:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:22 INFO  : 'con' command is executed.
18:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:17:22 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:18:42 INFO  : Disconnected from the channel tcfchan#72.
18:18:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:18:43 INFO  : 'fpga -state' command is executed.
18:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:18:43 INFO  : 'jtag frequency' command is executed.
18:18:43 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:18:43 INFO  : Context for 'APU' is selected.
18:18:45 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:18:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:46 INFO  : Context for 'APU' is selected.
18:18:46 INFO  : 'stop' command is executed.
18:18:46 INFO  : 'ps7_init' command is executed.
18:18:46 INFO  : 'ps7_post_config' command is executed.
18:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:46 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:46 INFO  : Memory regions updated for context APU
18:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:46 INFO  : 'con' command is executed.
18:18:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:18:46 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:19:06 INFO  : Disconnected from the channel tcfchan#73.
18:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:19:08 INFO  : 'fpga -state' command is executed.
18:19:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:19:08 INFO  : 'jtag frequency' command is executed.
18:19:08 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:19:08 INFO  : Context for 'APU' is selected.
18:19:10 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:19:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:10 INFO  : Context for 'APU' is selected.
18:19:10 INFO  : 'stop' command is executed.
18:19:10 INFO  : 'ps7_init' command is executed.
18:19:10 INFO  : 'ps7_post_config' command is executed.
18:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:11 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:11 INFO  : Memory regions updated for context APU
18:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:11 INFO  : 'con' command is executed.
18:19:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:19:11 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:21:07 INFO  : Disconnected from the channel tcfchan#74.
18:21:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:21:08 INFO  : 'fpga -state' command is executed.
18:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:21:08 INFO  : 'jtag frequency' command is executed.
18:21:08 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:21:08 INFO  : Context for 'APU' is selected.
18:21:10 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:10 INFO  : Context for 'APU' is selected.
18:21:10 INFO  : 'stop' command is executed.
18:21:10 INFO  : 'ps7_init' command is executed.
18:21:10 INFO  : 'ps7_post_config' command is executed.
18:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:11 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:11 INFO  : Memory regions updated for context APU
18:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:11 INFO  : 'con' command is executed.
18:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:21:11 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:22:38 INFO  : Disconnected from the channel tcfchan#75.
18:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:22:39 INFO  : 'fpga -state' command is executed.
18:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:22:39 INFO  : 'jtag frequency' command is executed.
18:22:39 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:22:39 INFO  : Context for 'APU' is selected.
18:22:41 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:22:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:41 INFO  : Context for 'APU' is selected.
18:22:41 INFO  : 'stop' command is executed.
18:22:42 INFO  : 'ps7_init' command is executed.
18:22:42 INFO  : 'ps7_post_config' command is executed.
18:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:42 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:42 INFO  : Memory regions updated for context APU
18:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:42 INFO  : 'con' command is executed.
18:22:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:22:42 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:24:09 INFO  : Disconnected from the channel tcfchan#76.
18:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:24:10 INFO  : 'fpga -state' command is executed.
18:24:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:24:10 INFO  : 'jtag frequency' command is executed.
18:24:10 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:24:10 INFO  : Context for 'APU' is selected.
18:24:12 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:24:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:12 INFO  : Context for 'APU' is selected.
18:24:12 INFO  : 'stop' command is executed.
18:24:12 INFO  : 'ps7_init' command is executed.
18:24:12 INFO  : 'ps7_post_config' command is executed.
18:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:13 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:13 INFO  : Memory regions updated for context APU
18:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:13 INFO  : 'con' command is executed.
18:24:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:24:13 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:24:52 INFO  : Disconnected from the channel tcfchan#77.
18:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:24:53 INFO  : 'fpga -state' command is executed.
18:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:24:54 INFO  : 'jtag frequency' command is executed.
18:24:54 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:24:54 INFO  : Context for 'APU' is selected.
18:24:56 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:24:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:56 INFO  : Context for 'APU' is selected.
18:24:56 INFO  : 'stop' command is executed.
18:24:56 INFO  : 'ps7_init' command is executed.
18:24:56 INFO  : 'ps7_post_config' command is executed.
18:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:57 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:57 INFO  : Memory regions updated for context APU
18:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:57 INFO  : 'con' command is executed.
18:24:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:24:57 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:26:06 INFO  : Disconnected from the channel tcfchan#78.
18:26:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:26:08 INFO  : 'fpga -state' command is executed.
18:26:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:26:08 INFO  : 'jtag frequency' command is executed.
18:26:08 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:26:08 INFO  : Context for 'APU' is selected.
18:26:10 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:26:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:10 INFO  : Context for 'APU' is selected.
18:26:10 INFO  : 'stop' command is executed.
18:26:10 INFO  : 'ps7_init' command is executed.
18:26:10 INFO  : 'ps7_post_config' command is executed.
18:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:11 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:11 INFO  : Memory regions updated for context APU
18:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:11 INFO  : 'con' command is executed.
18:26:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:26:11 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:27:36 INFO  : Disconnected from the channel tcfchan#79.
18:27:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:27:37 INFO  : 'fpga -state' command is executed.
18:27:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:27:38 INFO  : 'jtag frequency' command is executed.
18:27:38 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:27:38 INFO  : Context for 'APU' is selected.
18:27:40 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:27:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:40 INFO  : Context for 'APU' is selected.
18:27:40 INFO  : 'stop' command is executed.
18:27:40 INFO  : 'ps7_init' command is executed.
18:27:40 INFO  : 'ps7_post_config' command is executed.
18:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:41 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:41 INFO  : Memory regions updated for context APU
18:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:41 INFO  : 'con' command is executed.
18:27:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:27:41 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:28:06 INFO  : Disconnected from the channel tcfchan#80.
18:28:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:28:07 INFO  : 'fpga -state' command is executed.
18:28:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:28:08 INFO  : 'jtag frequency' command is executed.
18:28:08 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:28:08 INFO  : Context for 'APU' is selected.
18:28:10 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:10 INFO  : Context for 'APU' is selected.
18:28:10 INFO  : 'stop' command is executed.
18:28:11 INFO  : 'ps7_init' command is executed.
18:28:11 INFO  : 'ps7_post_config' command is executed.
18:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:11 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:11 INFO  : Memory regions updated for context APU
18:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:11 INFO  : 'con' command is executed.
18:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:28:11 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:31:43 INFO  : Disconnected from the channel tcfchan#81.
18:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:31:45 INFO  : 'fpga -state' command is executed.
18:31:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:31:45 INFO  : 'jtag frequency' command is executed.
18:31:45 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:31:45 INFO  : Context for 'APU' is selected.
18:31:47 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:31:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:47 INFO  : Context for 'APU' is selected.
18:31:47 INFO  : 'stop' command is executed.
18:31:48 INFO  : 'ps7_init' command is executed.
18:31:48 INFO  : 'ps7_post_config' command is executed.
18:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:48 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:48 INFO  : Memory regions updated for context APU
18:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:48 INFO  : 'con' command is executed.
18:31:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:31:48 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:32:15 INFO  : Disconnected from the channel tcfchan#82.
18:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:32:16 INFO  : 'fpga -state' command is executed.
18:32:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:32:16 INFO  : 'jtag frequency' command is executed.
18:32:16 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:32:16 INFO  : Context for 'APU' is selected.
18:32:18 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:32:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:18 INFO  : Context for 'APU' is selected.
18:32:18 INFO  : 'stop' command is executed.
18:32:19 INFO  : 'ps7_init' command is executed.
18:32:19 INFO  : 'ps7_post_config' command is executed.
18:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:19 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:19 INFO  : Memory regions updated for context APU
18:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:19 INFO  : 'con' command is executed.
18:32:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:32:19 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:40:50 INFO  : Disconnected from the channel tcfchan#83.
18:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:40:52 INFO  : 'fpga -state' command is executed.
18:40:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:40:52 INFO  : 'jtag frequency' command is executed.
18:40:52 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:40:52 INFO  : Context for 'APU' is selected.
18:40:54 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:40:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:54 INFO  : Context for 'APU' is selected.
18:40:54 INFO  : 'stop' command is executed.
18:40:54 INFO  : 'ps7_init' command is executed.
18:40:54 INFO  : 'ps7_post_config' command is executed.
18:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:55 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:55 INFO  : Memory regions updated for context APU
18:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:55 INFO  : 'con' command is executed.
18:40:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:40:55 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:41:21 INFO  : Disconnected from the channel tcfchan#84.
18:41:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:41:22 INFO  : 'fpga -state' command is executed.
18:41:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:41:23 INFO  : 'jtag frequency' command is executed.
18:41:23 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:41:23 INFO  : Context for 'APU' is selected.
18:41:25 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:41:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:25 INFO  : Context for 'APU' is selected.
18:41:25 INFO  : 'stop' command is executed.
18:41:25 INFO  : 'ps7_init' command is executed.
18:41:25 INFO  : 'ps7_post_config' command is executed.
18:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:26 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:26 INFO  : Memory regions updated for context APU
18:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:26 INFO  : 'con' command is executed.
18:41:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:41:26 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:41:53 INFO  : Disconnected from the channel tcfchan#85.
18:41:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:41:54 INFO  : 'fpga -state' command is executed.
18:41:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:41:55 INFO  : 'jtag frequency' command is executed.
18:41:55 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:41:55 INFO  : Context for 'APU' is selected.
18:41:57 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:41:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:57 INFO  : Context for 'APU' is selected.
18:41:57 INFO  : 'stop' command is executed.
18:41:57 INFO  : 'ps7_init' command is executed.
18:41:57 INFO  : 'ps7_post_config' command is executed.
18:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:57 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:58 INFO  : Memory regions updated for context APU
18:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:58 INFO  : 'con' command is executed.
18:41:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:41:58 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:42:12 INFO  : Disconnected from the channel tcfchan#86.
18:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:42:14 INFO  : 'jtag frequency' command is executed.
18:42:14 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:42:14 INFO  : Context for 'APU' is selected.
18:42:14 INFO  : System reset is completed.
18:42:17 INFO  : 'after 3000' command is executed.
18:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:42:19 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
18:42:19 INFO  : Context for 'APU' is selected.
18:42:21 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:42:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:21 INFO  : Context for 'APU' is selected.
18:42:21 INFO  : 'ps7_init' command is executed.
18:42:21 INFO  : 'ps7_post_config' command is executed.
18:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:21 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:21 INFO  : Memory regions updated for context APU
18:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:22 INFO  : 'con' command is executed.
18:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:42:22 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:42:57 INFO  : Disconnected from the channel tcfchan#87.
18:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:42:58 INFO  : 'jtag frequency' command is executed.
18:42:58 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:42:58 INFO  : Context for 'APU' is selected.
18:42:59 INFO  : System reset is completed.
18:43:02 INFO  : 'after 3000' command is executed.
18:43:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:43:03 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
18:43:03 INFO  : Context for 'APU' is selected.
18:43:06 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:06 INFO  : Context for 'APU' is selected.
18:43:06 INFO  : 'ps7_init' command is executed.
18:43:06 INFO  : 'ps7_post_config' command is executed.
18:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:06 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:06 INFO  : Memory regions updated for context APU
18:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:06 INFO  : 'con' command is executed.
18:43:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:43:06 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:46:19 INFO  : Disconnected from the channel tcfchan#88.
18:46:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:46:20 INFO  : 'jtag frequency' command is executed.
18:46:20 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:46:20 INFO  : Context for 'APU' is selected.
18:46:20 INFO  : System reset is completed.
18:46:23 INFO  : 'after 3000' command is executed.
18:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:46:25 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
18:46:25 INFO  : Context for 'APU' is selected.
18:46:28 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:46:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:28 INFO  : Context for 'APU' is selected.
18:46:28 INFO  : 'ps7_init' command is executed.
18:46:28 INFO  : 'ps7_post_config' command is executed.
18:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:28 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:28 INFO  : Memory regions updated for context APU
18:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:28 INFO  : 'con' command is executed.
18:46:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:46:28 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:50:55 INFO  : Disconnected from the channel tcfchan#89.
18:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:50:56 INFO  : 'jtag frequency' command is executed.
18:50:56 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:50:56 INFO  : Context for 'APU' is selected.
18:50:56 INFO  : System reset is completed.
18:50:59 INFO  : 'after 3000' command is executed.
18:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:51:01 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
18:51:01 INFO  : Context for 'APU' is selected.
18:51:03 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:04 INFO  : Context for 'APU' is selected.
18:51:04 INFO  : 'ps7_init' command is executed.
18:51:04 INFO  : 'ps7_post_config' command is executed.
18:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:04 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:04 INFO  : Memory regions updated for context APU
18:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:04 INFO  : 'con' command is executed.
18:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:51:04 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:51:36 INFO  : Disconnected from the channel tcfchan#90.
18:51:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:51:37 INFO  : 'jtag frequency' command is executed.
18:51:37 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:51:37 INFO  : Context for 'APU' is selected.
18:51:38 INFO  : System reset is completed.
18:51:41 INFO  : 'after 3000' command is executed.
18:51:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:51:42 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
18:51:42 INFO  : Context for 'APU' is selected.
18:51:45 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:51:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:45 INFO  : Context for 'APU' is selected.
18:51:45 INFO  : 'ps7_init' command is executed.
18:51:45 INFO  : 'ps7_post_config' command is executed.
18:51:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:45 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:46 INFO  : Memory regions updated for context APU
18:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:46 INFO  : 'con' command is executed.
18:51:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:51:46 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:53:40 INFO  : Disconnected from the channel tcfchan#91.
18:53:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:53:42 INFO  : 'jtag frequency' command is executed.
18:53:42 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:53:42 INFO  : Context for 'APU' is selected.
18:53:42 INFO  : System reset is completed.
18:53:45 INFO  : 'after 3000' command is executed.
18:53:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:53:47 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
18:53:47 INFO  : Context for 'APU' is selected.
18:53:49 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:53:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:49 INFO  : Context for 'APU' is selected.
18:53:49 INFO  : 'ps7_init' command is executed.
18:53:49 INFO  : 'ps7_post_config' command is executed.
18:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:50 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:50 INFO  : Memory regions updated for context APU
18:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:50 INFO  : 'con' command is executed.
18:53:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:53:50 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
18:57:51 INFO  : Disconnected from the channel tcfchan#92.
18:57:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:57:52 INFO  : 'jtag frequency' command is executed.
18:57:52 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
18:57:52 INFO  : Context for 'APU' is selected.
18:57:52 INFO  : System reset is completed.
18:57:55 INFO  : 'after 3000' command is executed.
18:57:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:57:57 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
18:57:57 INFO  : Context for 'APU' is selected.
18:57:59 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
18:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:59 INFO  : Context for 'APU' is selected.
18:57:59 INFO  : 'ps7_init' command is executed.
18:57:59 INFO  : 'ps7_post_config' command is executed.
18:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:00 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:00 INFO  : Memory regions updated for context APU
18:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:00 INFO  : 'con' command is executed.
18:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:58:00 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:06:16 INFO  : Disconnected from the channel tcfchan#93.
19:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:06:17 INFO  : 'jtag frequency' command is executed.
19:06:17 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:06:17 INFO  : Context for 'APU' is selected.
19:06:17 INFO  : System reset is completed.
19:06:20 INFO  : 'after 3000' command is executed.
19:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:06:22 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:06:22 INFO  : Context for 'APU' is selected.
19:06:24 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:06:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:24 INFO  : Context for 'APU' is selected.
19:06:24 INFO  : 'ps7_init' command is executed.
19:06:24 INFO  : 'ps7_post_config' command is executed.
19:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:25 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:25 INFO  : Memory regions updated for context APU
19:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:25 INFO  : 'con' command is executed.
19:06:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:06:25 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:08:13 INFO  : Disconnected from the channel tcfchan#94.
19:08:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:08:14 INFO  : 'jtag frequency' command is executed.
19:08:14 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:08:14 INFO  : Context for 'APU' is selected.
19:08:15 INFO  : System reset is completed.
19:08:18 INFO  : 'after 3000' command is executed.
19:08:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:08:19 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:08:19 INFO  : Context for 'APU' is selected.
19:08:22 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:08:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:22 INFO  : Context for 'APU' is selected.
19:08:22 INFO  : 'ps7_init' command is executed.
19:08:22 INFO  : 'ps7_post_config' command is executed.
19:08:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:22 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:22 INFO  : Memory regions updated for context APU
19:08:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:22 INFO  : 'con' command is executed.
19:08:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:08:22 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:11:06 INFO  : Disconnected from the channel tcfchan#95.
19:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:11:07 INFO  : 'jtag frequency' command is executed.
19:11:07 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:11:07 INFO  : Context for 'APU' is selected.
19:11:07 INFO  : System reset is completed.
19:11:10 INFO  : 'after 3000' command is executed.
19:11:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:11:12 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:11:12 INFO  : Context for 'APU' is selected.
19:11:15 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:11:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:15 INFO  : Context for 'APU' is selected.
19:11:15 INFO  : 'ps7_init' command is executed.
19:11:15 INFO  : 'ps7_post_config' command is executed.
19:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:15 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:15 INFO  : Memory regions updated for context APU
19:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:15 INFO  : 'con' command is executed.
19:11:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:11:15 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:13:20 INFO  : Disconnected from the channel tcfchan#96.
19:13:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:13:21 INFO  : 'jtag frequency' command is executed.
19:13:21 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:13:21 INFO  : Context for 'APU' is selected.
19:13:21 INFO  : System reset is completed.
19:13:24 INFO  : 'after 3000' command is executed.
19:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:13:26 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:13:26 INFO  : Context for 'APU' is selected.
19:13:28 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:13:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:28 INFO  : Context for 'APU' is selected.
19:13:29 INFO  : 'ps7_init' command is executed.
19:13:29 INFO  : 'ps7_post_config' command is executed.
19:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:29 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:29 INFO  : Memory regions updated for context APU
19:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:29 INFO  : 'con' command is executed.
19:13:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:13:29 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:14:41 INFO  : Disconnected from the channel tcfchan#97.
19:14:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:14:42 INFO  : 'jtag frequency' command is executed.
19:14:42 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:14:42 INFO  : Context for 'APU' is selected.
19:14:42 INFO  : System reset is completed.
19:14:45 INFO  : 'after 3000' command is executed.
19:14:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:14:47 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:14:47 INFO  : Context for 'APU' is selected.
19:14:49 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:14:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:49 INFO  : Context for 'APU' is selected.
19:14:49 INFO  : 'ps7_init' command is executed.
19:14:49 INFO  : 'ps7_post_config' command is executed.
19:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:50 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:50 INFO  : Memory regions updated for context APU
19:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:50 INFO  : 'con' command is executed.
19:14:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:14:50 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:15:51 INFO  : Disconnected from the channel tcfchan#98.
19:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:15:52 INFO  : 'jtag frequency' command is executed.
19:15:52 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:15:52 INFO  : Context for 'APU' is selected.
19:15:52 INFO  : System reset is completed.
19:15:55 INFO  : 'after 3000' command is executed.
19:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:15:57 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:15:57 INFO  : Context for 'APU' is selected.
19:16:00 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:16:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:00 INFO  : Context for 'APU' is selected.
19:16:00 INFO  : 'ps7_init' command is executed.
19:16:00 INFO  : 'ps7_post_config' command is executed.
19:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:00 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:00 INFO  : Memory regions updated for context APU
19:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:00 INFO  : 'con' command is executed.
19:16:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:16:00 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:17:00 INFO  : Disconnected from the channel tcfchan#99.
19:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:17:01 INFO  : 'jtag frequency' command is executed.
19:17:01 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:17:01 INFO  : Context for 'APU' is selected.
19:17:01 INFO  : System reset is completed.
19:17:04 INFO  : 'after 3000' command is executed.
19:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:17:06 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:17:06 INFO  : Context for 'APU' is selected.
19:17:08 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:17:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:08 INFO  : Context for 'APU' is selected.
19:17:08 INFO  : 'ps7_init' command is executed.
19:17:08 INFO  : 'ps7_post_config' command is executed.
19:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:09 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:09 INFO  : Memory regions updated for context APU
19:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:09 INFO  : 'con' command is executed.
19:17:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:17:09 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:18:09 INFO  : Disconnected from the channel tcfchan#100.
19:18:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:18:10 INFO  : 'jtag frequency' command is executed.
19:18:10 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:18:10 INFO  : Context for 'APU' is selected.
19:18:10 INFO  : System reset is completed.
19:18:13 INFO  : 'after 3000' command is executed.
19:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:18:15 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:18:15 INFO  : Context for 'APU' is selected.
19:18:17 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:18:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:17 INFO  : Context for 'APU' is selected.
19:18:17 INFO  : 'ps7_init' command is executed.
19:18:17 INFO  : 'ps7_post_config' command is executed.
19:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:18 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:18 INFO  : Memory regions updated for context APU
19:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:18 INFO  : 'con' command is executed.
19:18:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:18:18 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:20:47 INFO  : Disconnected from the channel tcfchan#101.
19:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:20:48 INFO  : 'jtag frequency' command is executed.
19:20:48 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:20:48 INFO  : Context for 'APU' is selected.
19:20:48 INFO  : System reset is completed.
19:20:51 INFO  : 'after 3000' command is executed.
19:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:20:53 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:20:53 INFO  : Context for 'APU' is selected.
19:20:55 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:20:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:55 INFO  : Context for 'APU' is selected.
19:20:55 INFO  : 'ps7_init' command is executed.
19:20:55 INFO  : 'ps7_post_config' command is executed.
19:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:56 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:56 INFO  : Memory regions updated for context APU
19:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:56 INFO  : 'con' command is executed.
19:20:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:20:56 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:22:29 INFO  : Disconnected from the channel tcfchan#102.
19:22:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:22:30 INFO  : 'fpga -state' command is executed.
19:22:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:22:31 INFO  : 'jtag frequency' command is executed.
19:22:31 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:22:31 INFO  : Context for 'APU' is selected.
19:22:33 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:22:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:33 INFO  : Context for 'APU' is selected.
19:22:33 INFO  : 'stop' command is executed.
19:22:33 INFO  : 'ps7_init' command is executed.
19:22:33 INFO  : 'ps7_post_config' command is executed.
19:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:34 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:34 INFO  : Memory regions updated for context APU
19:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:34 INFO  : 'con' command is executed.
19:22:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:22:34 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:23:00 INFO  : Disconnected from the channel tcfchan#103.
19:23:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:23:01 INFO  : 'fpga -state' command is executed.
19:23:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:23:01 INFO  : 'jtag frequency' command is executed.
19:23:01 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:23:01 INFO  : Context for 'APU' is selected.
19:23:03 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:23:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:03 INFO  : Context for 'APU' is selected.
19:23:04 INFO  : 'stop' command is executed.
19:23:04 INFO  : 'ps7_init' command is executed.
19:23:04 INFO  : 'ps7_post_config' command is executed.
19:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:04 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:04 INFO  : Memory regions updated for context APU
19:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:04 INFO  : 'con' command is executed.
19:23:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:23:04 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:26:20 INFO  : Disconnected from the channel tcfchan#104.
19:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:26:21 INFO  : 'fpga -state' command is executed.
19:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:26:22 INFO  : 'jtag frequency' command is executed.
19:26:22 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:26:22 INFO  : Context for 'APU' is selected.
19:26:24 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:26:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:24 INFO  : Context for 'APU' is selected.
19:26:24 INFO  : 'stop' command is executed.
19:26:24 INFO  : 'ps7_init' command is executed.
19:26:24 INFO  : 'ps7_post_config' command is executed.
19:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:25 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:25 INFO  : Memory regions updated for context APU
19:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:25 INFO  : 'con' command is executed.
19:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:26:25 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:29:47 INFO  : Disconnected from the channel tcfchan#105.
19:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:29:48 INFO  : 'fpga -state' command is executed.
19:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:29:48 INFO  : 'jtag frequency' command is executed.
19:29:48 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:29:48 INFO  : Context for 'APU' is selected.
19:29:50 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:29:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:50 INFO  : Context for 'APU' is selected.
19:29:50 INFO  : 'stop' command is executed.
19:29:50 INFO  : 'ps7_init' command is executed.
19:29:50 INFO  : 'ps7_post_config' command is executed.
19:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:51 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:51 INFO  : Memory regions updated for context APU
19:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:51 INFO  : 'con' command is executed.
19:29:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:29:51 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:30:42 INFO  : Disconnected from the channel tcfchan#106.
19:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:30:43 INFO  : 'fpga -state' command is executed.
19:30:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:30:43 INFO  : 'jtag frequency' command is executed.
19:30:43 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:30:43 INFO  : Context for 'APU' is selected.
19:30:46 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:30:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:46 INFO  : Context for 'APU' is selected.
19:30:46 INFO  : 'stop' command is executed.
19:30:46 INFO  : 'ps7_init' command is executed.
19:30:46 INFO  : 'ps7_post_config' command is executed.
19:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:47 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:47 INFO  : Memory regions updated for context APU
19:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:47 INFO  : 'con' command is executed.
19:30:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:30:47 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:31:37 INFO  : Disconnected from the channel tcfchan#107.
19:31:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:31:38 INFO  : 'fpga -state' command is executed.
19:31:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:31:38 INFO  : 'jtag frequency' command is executed.
19:31:38 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:31:38 INFO  : Context for 'APU' is selected.
19:31:40 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:31:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:40 INFO  : Context for 'APU' is selected.
19:31:40 INFO  : 'stop' command is executed.
19:31:41 INFO  : 'ps7_init' command is executed.
19:31:41 INFO  : 'ps7_post_config' command is executed.
19:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:41 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:41 INFO  : Memory regions updated for context APU
19:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:41 INFO  : 'con' command is executed.
19:31:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:31:41 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:39:35 INFO  : Disconnected from the channel tcfchan#108.
19:39:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:39:36 INFO  : 'fpga -state' command is executed.
19:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:39:36 INFO  : 'jtag frequency' command is executed.
19:39:36 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:39:36 INFO  : Context for 'APU' is selected.
19:39:38 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:39:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:38 INFO  : Context for 'APU' is selected.
19:39:38 INFO  : 'stop' command is executed.
19:39:38 INFO  : 'ps7_init' command is executed.
19:39:38 INFO  : 'ps7_post_config' command is executed.
19:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:39 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:39 INFO  : Memory regions updated for context APU
19:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:39 INFO  : 'con' command is executed.
19:39:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:39:39 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:41:51 INFO  : Disconnected from the channel tcfchan#109.
19:41:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:41:52 INFO  : 'fpga -state' command is executed.
19:41:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:41:53 INFO  : 'jtag frequency' command is executed.
19:41:53 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:41:53 INFO  : Context for 'APU' is selected.
19:41:55 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:41:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:55 INFO  : Context for 'APU' is selected.
19:41:55 INFO  : 'stop' command is executed.
19:41:55 INFO  : 'ps7_init' command is executed.
19:41:55 INFO  : 'ps7_post_config' command is executed.
19:41:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:41:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:56 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:56 INFO  : Memory regions updated for context APU
19:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:56 INFO  : 'con' command is executed.
19:41:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:41:56 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:42:13 INFO  : Disconnected from the channel tcfchan#110.
19:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:42:14 INFO  : 'fpga -state' command is executed.
19:42:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:42:15 INFO  : 'jtag frequency' command is executed.
19:42:15 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:42:15 INFO  : Context for 'APU' is selected.
19:42:17 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:42:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:17 INFO  : Context for 'APU' is selected.
19:42:17 INFO  : 'stop' command is executed.
19:42:17 INFO  : 'ps7_init' command is executed.
19:42:17 INFO  : 'ps7_post_config' command is executed.
19:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:18 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:18 INFO  : Memory regions updated for context APU
19:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:18 INFO  : 'con' command is executed.
19:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:42:18 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:42:43 INFO  : Disconnected from the channel tcfchan#111.
19:42:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:42:44 INFO  : 'jtag frequency' command is executed.
19:42:44 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:42:44 INFO  : Context for 'APU' is selected.
19:42:44 INFO  : System reset is completed.
19:42:47 INFO  : 'after 3000' command is executed.
19:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:42:49 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:42:49 INFO  : Context for 'APU' is selected.
19:42:51 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:51 INFO  : Context for 'APU' is selected.
19:42:52 INFO  : 'ps7_init' command is executed.
19:42:52 INFO  : 'ps7_post_config' command is executed.
19:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:52 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:52 INFO  : Memory regions updated for context APU
19:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:52 INFO  : 'con' command is executed.
19:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:42:52 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:43:53 INFO  : Disconnected from the channel tcfchan#112.
19:43:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:43:54 INFO  : 'jtag frequency' command is executed.
19:43:54 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:43:54 INFO  : Context for 'APU' is selected.
19:43:54 INFO  : System reset is completed.
19:43:57 INFO  : 'after 3000' command is executed.
19:43:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:43:59 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:43:59 INFO  : Context for 'APU' is selected.
19:44:01 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:44:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:01 INFO  : Context for 'APU' is selected.
19:44:01 INFO  : 'ps7_init' command is executed.
19:44:01 INFO  : 'ps7_post_config' command is executed.
19:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:02 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:02 INFO  : Memory regions updated for context APU
19:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:02 INFO  : 'con' command is executed.
19:44:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:44:02 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:44:27 INFO  : Disconnected from the channel tcfchan#113.
19:44:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:44:28 INFO  : 'jtag frequency' command is executed.
19:44:28 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:44:28 INFO  : Context for 'APU' is selected.
19:44:28 INFO  : System reset is completed.
19:44:31 INFO  : 'after 3000' command is executed.
19:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:44:33 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:44:33 INFO  : Context for 'APU' is selected.
19:44:36 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:44:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:36 INFO  : Context for 'APU' is selected.
19:44:36 INFO  : 'ps7_init' command is executed.
19:44:36 INFO  : 'ps7_post_config' command is executed.
19:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:36 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:36 INFO  : Memory regions updated for context APU
19:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:36 INFO  : 'con' command is executed.
19:44:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:44:36 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:45:35 INFO  : Disconnected from the channel tcfchan#114.
19:45:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:45:36 INFO  : 'jtag frequency' command is executed.
19:45:36 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:45:36 INFO  : Context for 'APU' is selected.
19:45:36 INFO  : System reset is completed.
19:45:39 INFO  : 'after 3000' command is executed.
19:45:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:45:41 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:45:41 INFO  : Context for 'APU' is selected.
19:45:43 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:45:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:43 INFO  : Context for 'APU' is selected.
19:45:44 INFO  : 'ps7_init' command is executed.
19:45:44 INFO  : 'ps7_post_config' command is executed.
19:45:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:44 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:44 INFO  : Memory regions updated for context APU
19:45:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:44 INFO  : 'con' command is executed.
19:45:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:45:44 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:46:12 INFO  : Disconnected from the channel tcfchan#115.
19:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:46:14 INFO  : 'jtag frequency' command is executed.
19:46:14 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:46:14 INFO  : Context for 'APU' is selected.
19:46:14 INFO  : System reset is completed.
19:46:17 INFO  : 'after 3000' command is executed.
19:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:46:19 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:46:19 INFO  : Context for 'APU' is selected.
19:46:21 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:46:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:21 INFO  : Context for 'APU' is selected.
19:46:21 INFO  : 'ps7_init' command is executed.
19:46:21 INFO  : 'ps7_post_config' command is executed.
19:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:22 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:22 INFO  : Memory regions updated for context APU
19:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:22 INFO  : 'con' command is executed.
19:46:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:46:22 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:49:45 INFO  : Disconnected from the channel tcfchan#116.
19:49:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:49:46 INFO  : 'jtag frequency' command is executed.
19:49:46 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:49:46 INFO  : Context for 'APU' is selected.
19:49:46 INFO  : System reset is completed.
19:49:49 INFO  : 'after 3000' command is executed.
19:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:49:51 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:49:51 INFO  : Context for 'APU' is selected.
19:49:53 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:49:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:53 INFO  : Context for 'APU' is selected.
19:49:53 INFO  : 'ps7_init' command is executed.
19:49:53 INFO  : 'ps7_post_config' command is executed.
19:49:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:54 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:54 INFO  : Memory regions updated for context APU
19:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:54 INFO  : 'con' command is executed.
19:49:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:49:54 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:50:51 INFO  : Disconnected from the channel tcfchan#117.
19:50:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:50:52 INFO  : 'jtag frequency' command is executed.
19:50:52 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:50:52 INFO  : Context for 'APU' is selected.
19:50:52 INFO  : System reset is completed.
19:50:55 INFO  : 'after 3000' command is executed.
19:50:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:50:57 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:50:57 INFO  : Context for 'APU' is selected.
19:50:59 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:50:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:59 INFO  : Context for 'APU' is selected.
19:51:00 INFO  : 'ps7_init' command is executed.
19:51:00 INFO  : 'ps7_post_config' command is executed.
19:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:00 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:00 INFO  : Memory regions updated for context APU
19:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:00 INFO  : 'con' command is executed.
19:51:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:51:00 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:58:16 INFO  : Disconnected from the channel tcfchan#118.
19:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:58:17 INFO  : 'jtag frequency' command is executed.
19:58:17 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:58:17 INFO  : Context for 'APU' is selected.
19:58:18 INFO  : System reset is completed.
19:58:21 INFO  : 'after 3000' command is executed.
19:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:58:22 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:58:22 INFO  : Context for 'APU' is selected.
19:58:25 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:25 INFO  : Context for 'APU' is selected.
19:58:25 INFO  : 'ps7_init' command is executed.
19:58:25 INFO  : 'ps7_post_config' command is executed.
19:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:25 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:25 INFO  : Memory regions updated for context APU
19:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:25 INFO  : 'con' command is executed.
19:58:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:58:25 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
19:59:43 INFO  : Disconnected from the channel tcfchan#119.
19:59:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:59:44 INFO  : 'jtag frequency' command is executed.
19:59:44 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
19:59:44 INFO  : Context for 'APU' is selected.
19:59:45 INFO  : System reset is completed.
19:59:48 INFO  : 'after 3000' command is executed.
19:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:59:49 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
19:59:49 INFO  : Context for 'APU' is selected.
19:59:52 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
19:59:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:52 INFO  : Context for 'APU' is selected.
19:59:52 INFO  : 'ps7_init' command is executed.
19:59:52 INFO  : 'ps7_post_config' command is executed.
19:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:52 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:52 INFO  : Memory regions updated for context APU
19:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:52 INFO  : 'con' command is executed.
19:59:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:59:52 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
20:00:23 INFO  : Disconnected from the channel tcfchan#120.
20:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:00:24 INFO  : 'jtag frequency' command is executed.
20:00:24 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
20:00:25 INFO  : Context for 'APU' is selected.
20:00:25 INFO  : System reset is completed.
20:00:28 INFO  : 'after 3000' command is executed.
20:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:00:29 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
20:00:29 INFO  : Context for 'APU' is selected.
20:00:32 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
20:00:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:32 INFO  : Context for 'APU' is selected.
20:00:32 INFO  : 'ps7_init' command is executed.
20:00:32 INFO  : 'ps7_post_config' command is executed.
20:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:32 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:32 INFO  : Memory regions updated for context APU
20:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:33 INFO  : 'con' command is executed.
20:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:00:33 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
20:10:47 INFO  : Disconnected from the channel tcfchan#121.
20:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:10:49 INFO  : 'jtag frequency' command is executed.
20:10:49 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
20:10:49 INFO  : Context for 'APU' is selected.
20:10:49 INFO  : System reset is completed.
20:10:52 INFO  : 'after 3000' command is executed.
20:10:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:10:53 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
20:10:54 INFO  : Context for 'APU' is selected.
20:10:56 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
20:10:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:56 INFO  : Context for 'APU' is selected.
20:10:56 INFO  : 'ps7_init' command is executed.
20:10:56 INFO  : 'ps7_post_config' command is executed.
20:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:57 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:57 INFO  : Memory regions updated for context APU
20:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:57 INFO  : 'con' command is executed.
20:10:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:10:57 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
20:12:07 INFO  : Disconnected from the channel tcfchan#122.
20:12:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:12:09 INFO  : 'jtag frequency' command is executed.
20:12:09 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
20:12:09 INFO  : Context for 'APU' is selected.
20:12:09 INFO  : System reset is completed.
20:12:12 INFO  : 'after 3000' command is executed.
20:12:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:12:14 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
20:12:14 INFO  : Context for 'APU' is selected.
20:12:16 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
20:12:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:16 INFO  : Context for 'APU' is selected.
20:12:16 INFO  : 'ps7_init' command is executed.
20:12:16 INFO  : 'ps7_post_config' command is executed.
20:12:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:16 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:16 INFO  : Memory regions updated for context APU
20:12:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:16 INFO  : 'con' command is executed.
20:12:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:12:16 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
20:14:41 INFO  : Disconnected from the channel tcfchan#123.
20:14:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:14:42 INFO  : 'jtag frequency' command is executed.
20:14:42 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
20:14:42 INFO  : Context for 'APU' is selected.
20:14:43 INFO  : System reset is completed.
20:14:46 INFO  : 'after 3000' command is executed.
20:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:14:47 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
20:14:47 INFO  : Context for 'APU' is selected.
20:14:50 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
20:14:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:50 INFO  : Context for 'APU' is selected.
20:14:50 INFO  : 'ps7_init' command is executed.
20:14:50 INFO  : 'ps7_post_config' command is executed.
20:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:50 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:50 INFO  : Memory regions updated for context APU
20:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:51 INFO  : 'con' command is executed.
20:14:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:14:51 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
20:21:06 INFO  : Disconnected from the channel tcfchan#124.
20:21:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:21:07 INFO  : 'jtag frequency' command is executed.
20:21:07 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
20:21:07 INFO  : Context for 'APU' is selected.
20:21:07 INFO  : System reset is completed.
20:21:10 INFO  : 'after 3000' command is executed.
20:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:21:12 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
20:21:12 INFO  : Context for 'APU' is selected.
20:21:14 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
20:21:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:14 INFO  : Context for 'APU' is selected.
20:21:15 INFO  : 'ps7_init' command is executed.
20:21:15 INFO  : 'ps7_post_config' command is executed.
20:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:15 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:15 INFO  : Memory regions updated for context APU
20:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:15 INFO  : 'con' command is executed.
20:21:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:21:15 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
20:33:55 INFO  : Disconnected from the channel tcfchan#125.
20:33:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:33:57 INFO  : 'jtag frequency' command is executed.
20:33:57 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
20:33:57 INFO  : Context for 'APU' is selected.
20:33:57 INFO  : System reset is completed.
20:34:00 INFO  : 'after 3000' command is executed.
20:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:34:02 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
20:34:02 INFO  : Context for 'APU' is selected.
20:34:04 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
20:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:04 INFO  : Context for 'APU' is selected.
20:34:04 INFO  : 'ps7_init' command is executed.
20:34:04 INFO  : 'ps7_post_config' command is executed.
20:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:05 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:05 INFO  : Memory regions updated for context APU
20:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:05 INFO  : 'con' command is executed.
20:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:34:05 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
20:34:58 INFO  : Disconnected from the channel tcfchan#126.
20:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:34:59 INFO  : 'jtag frequency' command is executed.
20:34:59 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
20:34:59 INFO  : Context for 'APU' is selected.
20:34:59 INFO  : System reset is completed.
20:35:02 INFO  : 'after 3000' command is executed.
20:35:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:35:04 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
20:35:04 INFO  : Context for 'APU' is selected.
20:35:06 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
20:35:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:06 INFO  : Context for 'APU' is selected.
20:35:06 INFO  : 'ps7_init' command is executed.
20:35:06 INFO  : 'ps7_post_config' command is executed.
20:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:07 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:07 INFO  : Memory regions updated for context APU
20:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:07 INFO  : 'con' command is executed.
20:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:35:07 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:06:01 INFO  : Refreshed build settings on project dma_test
21:24:57 INFO  : Disconnected from the channel tcfchan#127.
21:24:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:24:58 INFO  : 'jtag frequency' command is executed.
21:24:58 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:24:58 INFO  : Context for 'APU' is selected.
21:24:58 INFO  : System reset is completed.
21:25:01 INFO  : 'after 3000' command is executed.
21:25:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:25:03 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:25:03 INFO  : Context for 'APU' is selected.
21:25:05 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:25:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:05 INFO  : Context for 'APU' is selected.
21:25:06 INFO  : 'ps7_init' command is executed.
21:25:06 INFO  : 'ps7_post_config' command is executed.
21:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:06 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:06 INFO  : Memory regions updated for context APU
21:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:06 INFO  : 'con' command is executed.
21:25:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:25:06 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:35:08 INFO  : Disconnected from the channel tcfchan#128.
21:35:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:35:09 INFO  : 'jtag frequency' command is executed.
21:35:09 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:35:09 INFO  : Context for 'APU' is selected.
21:35:09 INFO  : System reset is completed.
21:35:12 INFO  : 'after 3000' command is executed.
21:35:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:35:14 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:35:14 INFO  : Context for 'APU' is selected.
21:35:16 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:35:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:16 INFO  : Context for 'APU' is selected.
21:35:17 INFO  : 'ps7_init' command is executed.
21:35:17 INFO  : 'ps7_post_config' command is executed.
21:35:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:17 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:17 INFO  : Memory regions updated for context APU
21:35:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:17 INFO  : 'con' command is executed.
21:35:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:35:17 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:37:15 INFO  : Disconnected from the channel tcfchan#129.
21:37:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:37:16 INFO  : 'jtag frequency' command is executed.
21:37:16 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:37:16 INFO  : Context for 'APU' is selected.
21:37:16 INFO  : System reset is completed.
21:37:19 INFO  : 'after 3000' command is executed.
21:37:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:37:21 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:37:21 INFO  : Context for 'APU' is selected.
21:37:23 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:37:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:23 INFO  : Context for 'APU' is selected.
21:37:24 INFO  : 'ps7_init' command is executed.
21:37:24 INFO  : 'ps7_post_config' command is executed.
21:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:24 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:24 INFO  : Memory regions updated for context APU
21:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:24 INFO  : 'con' command is executed.
21:37:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:37:24 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:38:11 INFO  : Disconnected from the channel tcfchan#130.
21:38:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:38:13 INFO  : 'jtag frequency' command is executed.
21:38:13 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:38:13 INFO  : Context for 'APU' is selected.
21:38:13 INFO  : System reset is completed.
21:38:16 INFO  : 'after 3000' command is executed.
21:38:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:38:18 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:38:18 INFO  : Context for 'APU' is selected.
21:38:20 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:38:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:20 INFO  : Context for 'APU' is selected.
21:38:20 INFO  : 'ps7_init' command is executed.
21:38:20 INFO  : 'ps7_post_config' command is executed.
21:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:20 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:20 INFO  : Memory regions updated for context APU
21:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:20 INFO  : 'con' command is executed.
21:38:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:38:20 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:38:50 INFO  : Disconnected from the channel tcfchan#131.
21:38:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:38:51 INFO  : 'jtag frequency' command is executed.
21:38:51 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:38:51 INFO  : Context for 'APU' is selected.
21:38:51 INFO  : System reset is completed.
21:38:54 INFO  : 'after 3000' command is executed.
21:38:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:38:56 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:38:56 INFO  : Context for 'APU' is selected.
21:38:58 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:38:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:58 INFO  : Context for 'APU' is selected.
21:38:58 INFO  : 'ps7_init' command is executed.
21:38:58 INFO  : 'ps7_post_config' command is executed.
21:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:59 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:59 INFO  : Memory regions updated for context APU
21:38:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:59 INFO  : 'con' command is executed.
21:38:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:38:59 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:39:41 INFO  : Disconnected from the channel tcfchan#132.
21:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:39:42 INFO  : 'jtag frequency' command is executed.
21:39:42 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:39:43 INFO  : Context for 'APU' is selected.
21:39:43 INFO  : System reset is completed.
21:39:46 INFO  : 'after 3000' command is executed.
21:39:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:39:47 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:39:47 INFO  : Context for 'APU' is selected.
21:39:50 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:39:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:50 INFO  : Context for 'APU' is selected.
21:39:50 INFO  : 'ps7_init' command is executed.
21:39:50 INFO  : 'ps7_post_config' command is executed.
21:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:50 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:50 INFO  : Memory regions updated for context APU
21:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:50 INFO  : 'con' command is executed.
21:39:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:39:50 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:40:25 INFO  : Disconnected from the channel tcfchan#133.
21:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:40:26 INFO  : 'jtag frequency' command is executed.
21:40:26 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:40:26 INFO  : Context for 'APU' is selected.
21:40:26 INFO  : System reset is completed.
21:40:29 INFO  : 'after 3000' command is executed.
21:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:40:31 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:40:31 INFO  : Context for 'APU' is selected.
21:40:33 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:40:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:33 INFO  : Context for 'APU' is selected.
21:40:33 INFO  : 'ps7_init' command is executed.
21:40:33 INFO  : 'ps7_post_config' command is executed.
21:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:34 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:34 INFO  : Memory regions updated for context APU
21:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:34 INFO  : 'con' command is executed.
21:40:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:40:34 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:40:49 INFO  : Disconnected from the channel tcfchan#134.
21:40:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:40:50 INFO  : 'jtag frequency' command is executed.
21:40:50 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:40:50 INFO  : Context for 'APU' is selected.
21:40:50 INFO  : System reset is completed.
21:40:53 INFO  : 'after 3000' command is executed.
21:40:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:40:55 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:40:55 INFO  : Context for 'APU' is selected.
21:40:58 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:40:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:58 INFO  : Context for 'APU' is selected.
21:40:58 INFO  : 'ps7_init' command is executed.
21:40:58 INFO  : 'ps7_post_config' command is executed.
21:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:58 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:58 INFO  : Memory regions updated for context APU
21:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:58 INFO  : 'con' command is executed.
21:40:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:40:58 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:41:34 INFO  : Disconnected from the channel tcfchan#135.
21:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:41:35 INFO  : 'jtag frequency' command is executed.
21:41:35 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:41:35 INFO  : Context for 'APU' is selected.
21:41:35 INFO  : System reset is completed.
21:41:38 INFO  : 'after 3000' command is executed.
21:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:41:40 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:41:40 INFO  : Context for 'APU' is selected.
21:41:42 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:41:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:42 INFO  : Context for 'APU' is selected.
21:41:42 INFO  : 'ps7_init' command is executed.
21:41:42 INFO  : 'ps7_post_config' command is executed.
21:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:43 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:43 INFO  : Memory regions updated for context APU
21:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:43 INFO  : 'con' command is executed.
21:41:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:41:43 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:49:55 INFO  : Disconnected from the channel tcfchan#136.
21:49:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:49:56 INFO  : 'jtag frequency' command is executed.
21:49:56 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:49:56 INFO  : Context for 'APU' is selected.
21:49:56 INFO  : System reset is completed.
21:49:59 INFO  : 'after 3000' command is executed.
21:49:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:50:01 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:50:01 INFO  : Context for 'APU' is selected.
21:50:04 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:50:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:04 INFO  : Context for 'APU' is selected.
21:50:04 INFO  : 'ps7_init' command is executed.
21:50:04 INFO  : 'ps7_post_config' command is executed.
21:50:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:04 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:04 INFO  : Memory regions updated for context APU
21:50:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:04 INFO  : 'con' command is executed.
21:50:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:50:04 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:50:16 INFO  : Disconnected from the channel tcfchan#137.
21:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:50:17 INFO  : 'jtag frequency' command is executed.
21:50:17 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:50:17 INFO  : Context for 'APU' is selected.
21:50:17 INFO  : System reset is completed.
21:50:20 INFO  : 'after 3000' command is executed.
21:50:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:50:22 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:50:22 INFO  : Context for 'APU' is selected.
21:50:24 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:50:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:24 INFO  : Context for 'APU' is selected.
21:50:25 INFO  : 'ps7_init' command is executed.
21:50:25 INFO  : 'ps7_post_config' command is executed.
21:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:25 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:25 INFO  : Memory regions updated for context APU
21:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:25 INFO  : 'con' command is executed.
21:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:50:25 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:51:36 INFO  : Disconnected from the channel tcfchan#138.
21:51:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:51:37 INFO  : 'jtag frequency' command is executed.
21:51:37 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:51:37 INFO  : Context for 'APU' is selected.
21:51:37 INFO  : System reset is completed.
21:51:40 INFO  : 'after 3000' command is executed.
21:51:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:51:42 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:51:42 INFO  : Context for 'APU' is selected.
21:51:44 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:51:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:44 INFO  : Context for 'APU' is selected.
21:51:45 INFO  : 'ps7_init' command is executed.
21:51:45 INFO  : 'ps7_post_config' command is executed.
21:51:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:45 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:45 INFO  : Memory regions updated for context APU
21:51:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:45 INFO  : 'con' command is executed.
21:51:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:51:45 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:52:08 INFO  : Disconnected from the channel tcfchan#139.
21:52:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:52:09 INFO  : 'jtag frequency' command is executed.
21:52:09 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:52:09 INFO  : Context for 'APU' is selected.
21:52:09 INFO  : System reset is completed.
21:52:12 INFO  : 'after 3000' command is executed.
21:52:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:52:14 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:52:14 INFO  : Context for 'APU' is selected.
21:52:16 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:52:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:16 INFO  : Context for 'APU' is selected.
21:52:16 INFO  : 'ps7_init' command is executed.
21:52:16 INFO  : 'ps7_post_config' command is executed.
21:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:17 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:17 INFO  : Memory regions updated for context APU
21:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:17 INFO  : 'con' command is executed.
21:52:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:52:17 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:52:48 INFO  : Disconnected from the channel tcfchan#140.
21:52:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:52:49 INFO  : 'jtag frequency' command is executed.
21:52:49 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:52:49 INFO  : Context for 'APU' is selected.
21:52:50 INFO  : System reset is completed.
21:52:53 INFO  : 'after 3000' command is executed.
21:52:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:52:54 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:52:54 INFO  : Context for 'APU' is selected.
21:52:57 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:52:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:57 INFO  : Context for 'APU' is selected.
21:52:57 INFO  : 'ps7_init' command is executed.
21:52:57 INFO  : 'ps7_post_config' command is executed.
21:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:57 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:57 INFO  : Memory regions updated for context APU
21:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:57 INFO  : 'con' command is executed.
21:52:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:52:57 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:54:05 INFO  : Disconnected from the channel tcfchan#141.
21:54:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:54:06 INFO  : 'jtag frequency' command is executed.
21:54:06 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:54:06 INFO  : Context for 'APU' is selected.
21:54:07 INFO  : System reset is completed.
21:54:10 INFO  : 'after 3000' command is executed.
21:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:54:11 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:54:11 INFO  : Context for 'APU' is selected.
21:54:14 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:54:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:14 INFO  : Context for 'APU' is selected.
21:54:14 INFO  : 'ps7_init' command is executed.
21:54:14 INFO  : 'ps7_post_config' command is executed.
21:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:14 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:14 INFO  : Memory regions updated for context APU
21:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:14 INFO  : 'con' command is executed.
21:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:54:14 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:55:39 INFO  : Disconnected from the channel tcfchan#142.
21:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:55:40 INFO  : 'jtag frequency' command is executed.
21:55:40 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:55:40 INFO  : Context for 'APU' is selected.
21:55:40 INFO  : System reset is completed.
21:55:43 INFO  : 'after 3000' command is executed.
21:55:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:55:45 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:55:45 INFO  : Context for 'APU' is selected.
21:55:47 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:55:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:47 INFO  : Context for 'APU' is selected.
21:55:47 INFO  : 'ps7_init' command is executed.
21:55:47 INFO  : 'ps7_post_config' command is executed.
21:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:48 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:48 INFO  : Memory regions updated for context APU
21:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:48 INFO  : 'con' command is executed.
21:55:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:55:48 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:56:45 INFO  : Disconnected from the channel tcfchan#143.
21:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:56:46 INFO  : 'jtag frequency' command is executed.
21:56:46 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:56:46 INFO  : Context for 'APU' is selected.
21:56:46 INFO  : System reset is completed.
21:56:49 INFO  : 'after 3000' command is executed.
21:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:56:51 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:56:51 INFO  : Context for 'APU' is selected.
21:56:54 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:56:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:54 INFO  : Context for 'APU' is selected.
21:56:54 INFO  : 'ps7_init' command is executed.
21:56:54 INFO  : 'ps7_post_config' command is executed.
21:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:54 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:54 INFO  : Memory regions updated for context APU
21:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:54 INFO  : 'con' command is executed.
21:56:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:56:54 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
21:57:16 INFO  : Disconnected from the channel tcfchan#144.
21:57:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:57:17 INFO  : 'jtag frequency' command is executed.
21:57:17 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:57:17 INFO  : Context for 'APU' is selected.
21:57:17 INFO  : System reset is completed.
21:57:20 INFO  : 'after 3000' command is executed.
21:57:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:57:22 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:57:22 INFO  : Context for 'APU' is selected.
21:57:25 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:57:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:25 INFO  : Context for 'APU' is selected.
21:57:25 INFO  : 'ps7_init' command is executed.
21:57:25 INFO  : 'ps7_post_config' command is executed.
21:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:25 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:25 INFO  : Memory regions updated for context APU
21:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:25 INFO  : 'con' command is executed.
21:57:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:57:25 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
07:42:11 INFO  : Disconnected from the channel tcfchan#145.
07:42:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:42:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
07:42:12 INFO  : 'jtag frequency' command is executed.
07:42:12 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
07:42:12 INFO  : Context for 'APU' is selected.
07:42:12 INFO  : System reset is completed.
07:42:15 INFO  : 'after 3000' command is executed.
07:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
07:42:17 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
07:42:17 INFO  : Context for 'APU' is selected.
07:42:19 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
07:42:19 INFO  : 'configparams force-mem-access 1' command is executed.
07:42:19 INFO  : Context for 'APU' is selected.
07:42:20 INFO  : 'ps7_init' command is executed.
07:42:20 INFO  : 'ps7_post_config' command is executed.
07:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:42:20 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:42:20 INFO  : 'configparams force-mem-access 0' command is executed.
07:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:42:20 INFO  : Memory regions updated for context APU
07:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:42:20 INFO  : 'con' command is executed.
07:42:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

07:42:20 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
07:43:29 INFO  : Disconnected from the channel tcfchan#146.
07:43:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:43:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
07:43:30 INFO  : 'jtag frequency' command is executed.
07:43:30 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
07:43:30 INFO  : Context for 'APU' is selected.
07:43:30 INFO  : System reset is completed.
07:43:33 INFO  : 'after 3000' command is executed.
07:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
07:43:35 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
07:43:35 INFO  : Context for 'APU' is selected.
07:43:37 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
07:43:37 INFO  : 'configparams force-mem-access 1' command is executed.
07:43:37 INFO  : Context for 'APU' is selected.
07:43:37 INFO  : 'ps7_init' command is executed.
07:43:37 INFO  : 'ps7_post_config' command is executed.
07:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:43:38 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:43:38 INFO  : 'configparams force-mem-access 0' command is executed.
07:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:43:38 INFO  : Memory regions updated for context APU
07:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:43:38 INFO  : 'con' command is executed.
07:43:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

07:43:38 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
07:44:15 INFO  : Disconnected from the channel tcfchan#147.
07:44:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:44:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
07:44:16 INFO  : 'jtag frequency' command is executed.
07:44:16 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
07:44:16 INFO  : Context for 'APU' is selected.
07:44:16 INFO  : System reset is completed.
07:44:19 INFO  : 'after 3000' command is executed.
07:44:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
07:44:21 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
07:44:21 INFO  : Context for 'APU' is selected.
07:44:24 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
07:44:24 INFO  : 'configparams force-mem-access 1' command is executed.
07:44:24 INFO  : Context for 'APU' is selected.
07:44:24 INFO  : 'ps7_init' command is executed.
07:44:24 INFO  : 'ps7_post_config' command is executed.
07:44:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:44:24 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:44:24 INFO  : 'configparams force-mem-access 0' command is executed.
07:44:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:44:24 INFO  : Memory regions updated for context APU
07:44:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:44:24 INFO  : 'con' command is executed.
07:44:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

07:44:24 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
07:46:13 INFO  : Disconnected from the channel tcfchan#148.
07:46:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:46:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
07:46:14 INFO  : 'jtag frequency' command is executed.
07:46:14 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
07:46:14 INFO  : Context for 'APU' is selected.
07:46:14 INFO  : System reset is completed.
07:46:17 INFO  : 'after 3000' command is executed.
07:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
07:46:19 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
07:46:19 INFO  : Context for 'APU' is selected.
07:46:22 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
07:46:22 INFO  : 'configparams force-mem-access 1' command is executed.
07:46:22 INFO  : Context for 'APU' is selected.
07:46:22 INFO  : 'ps7_init' command is executed.
07:46:22 INFO  : 'ps7_post_config' command is executed.
07:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:46:22 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:46:22 INFO  : 'configparams force-mem-access 0' command is executed.
07:46:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:46:22 INFO  : Memory regions updated for context APU
07:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:46:22 INFO  : 'con' command is executed.
07:46:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

07:46:22 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
07:46:59 INFO  : Disconnected from the channel tcfchan#149.
07:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:47:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
07:47:01 INFO  : 'jtag frequency' command is executed.
07:47:01 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
07:47:01 INFO  : Context for 'APU' is selected.
07:47:01 INFO  : System reset is completed.
07:47:04 INFO  : 'after 3000' command is executed.
07:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
07:47:05 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
07:47:06 INFO  : Context for 'APU' is selected.
07:47:08 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
07:47:08 INFO  : 'configparams force-mem-access 1' command is executed.
07:47:08 INFO  : Context for 'APU' is selected.
07:47:08 INFO  : 'ps7_init' command is executed.
07:47:08 INFO  : 'ps7_post_config' command is executed.
07:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:47:08 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:47:08 INFO  : 'configparams force-mem-access 0' command is executed.
07:47:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:47:08 INFO  : Memory regions updated for context APU
07:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:47:08 INFO  : 'con' command is executed.
07:47:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

07:47:08 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
07:47:43 INFO  : Disconnected from the channel tcfchan#150.
07:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:47:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
07:47:45 INFO  : 'jtag frequency' command is executed.
07:47:45 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
07:47:45 INFO  : Context for 'APU' is selected.
07:47:45 INFO  : System reset is completed.
07:47:48 INFO  : 'after 3000' command is executed.
07:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
07:47:50 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
07:47:50 INFO  : Context for 'APU' is selected.
07:47:52 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
07:47:52 INFO  : 'configparams force-mem-access 1' command is executed.
07:47:52 INFO  : Context for 'APU' is selected.
07:47:52 INFO  : 'ps7_init' command is executed.
07:47:52 INFO  : 'ps7_post_config' command is executed.
07:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:47:52 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:47:52 INFO  : 'configparams force-mem-access 0' command is executed.
07:47:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:47:53 INFO  : Memory regions updated for context APU
07:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:47:53 INFO  : 'con' command is executed.
07:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

07:47:53 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
07:55:26 INFO  : Disconnected from the channel tcfchan#151.
07:55:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
07:55:28 INFO  : 'fpga -state' command is executed.
07:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:55:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
07:55:28 INFO  : 'jtag frequency' command is executed.
07:55:28 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
07:55:28 INFO  : Context for 'APU' is selected.
07:55:30 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
07:55:30 INFO  : 'configparams force-mem-access 1' command is executed.
07:55:30 INFO  : Context for 'APU' is selected.
07:55:30 INFO  : 'stop' command is executed.
07:55:30 INFO  : 'ps7_init' command is executed.
07:55:30 INFO  : 'ps7_post_config' command is executed.
07:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:55:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:55:31 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:55:31 INFO  : 'configparams force-mem-access 0' command is executed.
07:55:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/uartlite_test/Debug/uartlite_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:55:31 INFO  : Memory regions updated for context APU
07:55:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:55:31 INFO  : 'con' command is executed.
07:55:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

07:55:31 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uartlite_test.elf_on_local.tcl'
07:56:17 INFO  : Disconnected from the channel tcfchan#152.
07:56:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
07:56:18 INFO  : 'fpga -state' command is executed.
07:56:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:56:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
07:56:18 INFO  : 'jtag frequency' command is executed.
07:56:18 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
07:56:18 INFO  : Context for 'APU' is selected.
07:56:20 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
07:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
07:56:20 INFO  : Context for 'APU' is selected.
07:56:20 INFO  : 'stop' command is executed.
07:56:21 INFO  : 'ps7_init' command is executed.
07:56:21 INFO  : 'ps7_post_config' command is executed.
07:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:21 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:56:21 INFO  : 'configparams force-mem-access 0' command is executed.
07:56:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:56:21 INFO  : Memory regions updated for context APU
07:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:21 INFO  : 'con' command is executed.
07:56:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

07:56:21 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:13:52 INFO  : Disconnected from the channel tcfchan#153.
08:13:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:13:53 INFO  : 'fpga -state' command is executed.
08:13:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:13:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:13:53 INFO  : 'jtag frequency' command is executed.
08:13:53 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:13:53 INFO  : Context for 'APU' is selected.
08:13:56 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:13:56 INFO  : 'configparams force-mem-access 1' command is executed.
08:13:56 INFO  : Context for 'APU' is selected.
08:13:56 INFO  : 'stop' command is executed.
08:13:56 INFO  : 'ps7_init' command is executed.
08:13:56 INFO  : 'ps7_post_config' command is executed.
08:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:56 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:13:56 INFO  : 'configparams force-mem-access 0' command is executed.
08:13:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:13:56 INFO  : Memory regions updated for context APU
08:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:56 INFO  : 'con' command is executed.
08:13:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:13:56 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:28:26 INFO  : Disconnected from the channel tcfchan#154.
08:28:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:28:27 INFO  : 'fpga -state' command is executed.
08:28:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:28:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:28:27 INFO  : 'jtag frequency' command is executed.
08:28:27 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:28:27 INFO  : Context for 'APU' is selected.
08:28:30 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:28:30 INFO  : 'configparams force-mem-access 1' command is executed.
08:28:30 INFO  : Context for 'APU' is selected.
08:28:30 INFO  : 'stop' command is executed.
08:28:30 INFO  : 'ps7_init' command is executed.
08:28:30 INFO  : 'ps7_post_config' command is executed.
08:28:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:28:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:28:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:28:30 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:28:30 INFO  : 'configparams force-mem-access 0' command is executed.
08:28:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:28:30 INFO  : Memory regions updated for context APU
08:28:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:28:30 INFO  : 'con' command is executed.
08:28:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:28:30 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:28:56 INFO  : Disconnected from the channel tcfchan#155.
08:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:28:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:28:57 INFO  : 'jtag frequency' command is executed.
08:28:57 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:28:57 INFO  : Context for 'APU' is selected.
08:28:57 INFO  : System reset is completed.
08:29:00 INFO  : 'after 3000' command is executed.
08:29:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:29:02 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:29:02 INFO  : Context for 'APU' is selected.
08:29:04 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:29:04 INFO  : 'configparams force-mem-access 1' command is executed.
08:29:04 INFO  : Context for 'APU' is selected.
08:29:05 INFO  : 'ps7_init' command is executed.
08:29:05 INFO  : 'ps7_post_config' command is executed.
08:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:29:05 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:29:05 INFO  : 'configparams force-mem-access 0' command is executed.
08:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:29:05 INFO  : Memory regions updated for context APU
08:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:29:05 INFO  : 'con' command is executed.
08:29:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:29:05 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:32:54 INFO  : Disconnected from the channel tcfchan#156.
08:32:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:32:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:32:55 INFO  : 'jtag frequency' command is executed.
08:32:55 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:32:55 INFO  : Context for 'APU' is selected.
08:32:55 INFO  : System reset is completed.
08:32:58 INFO  : 'after 3000' command is executed.
08:32:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:33:00 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:33:00 INFO  : Context for 'APU' is selected.
08:33:02 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:33:02 INFO  : 'configparams force-mem-access 1' command is executed.
08:33:02 INFO  : Context for 'APU' is selected.
08:33:02 INFO  : 'ps7_init' command is executed.
08:33:02 INFO  : 'ps7_post_config' command is executed.
08:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:33:03 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:33:03 INFO  : 'configparams force-mem-access 0' command is executed.
08:33:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:33:03 INFO  : Memory regions updated for context APU
08:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:33:03 INFO  : 'con' command is executed.
08:33:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:33:03 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:33:34 INFO  : Disconnected from the channel tcfchan#157.
08:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:33:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:33:35 INFO  : 'jtag frequency' command is executed.
08:33:35 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:33:35 INFO  : Context for 'APU' is selected.
08:33:35 INFO  : System reset is completed.
08:33:38 INFO  : 'after 3000' command is executed.
08:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:33:40 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:33:40 INFO  : Context for 'APU' is selected.
08:33:43 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
08:33:43 INFO  : Context for 'APU' is selected.
08:33:43 INFO  : 'ps7_init' command is executed.
08:33:43 INFO  : 'ps7_post_config' command is executed.
08:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:33:43 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:33:43 INFO  : 'configparams force-mem-access 0' command is executed.
08:33:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:33:43 INFO  : Memory regions updated for context APU
08:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:33:43 INFO  : 'con' command is executed.
08:33:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:33:43 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:34:49 INFO  : Disconnected from the channel tcfchan#158.
08:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:34:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:34:50 INFO  : 'jtag frequency' command is executed.
08:34:50 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:34:50 INFO  : Context for 'APU' is selected.
08:34:50 INFO  : System reset is completed.
08:34:53 INFO  : 'after 3000' command is executed.
08:34:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:34:55 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:34:55 INFO  : Context for 'APU' is selected.
08:34:57 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:34:57 INFO  : 'configparams force-mem-access 1' command is executed.
08:34:57 INFO  : Context for 'APU' is selected.
08:34:58 INFO  : 'ps7_init' command is executed.
08:34:58 INFO  : 'ps7_post_config' command is executed.
08:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:58 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:34:58 INFO  : 'configparams force-mem-access 0' command is executed.
08:34:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:34:58 INFO  : Memory regions updated for context APU
08:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:58 INFO  : 'con' command is executed.
08:34:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:34:58 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:37:18 INFO  : Disconnected from the channel tcfchan#159.
08:37:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:37:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:37:19 INFO  : 'jtag frequency' command is executed.
08:37:19 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:37:19 INFO  : Context for 'APU' is selected.
08:37:19 INFO  : System reset is completed.
08:37:22 INFO  : 'after 3000' command is executed.
08:37:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:37:24 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:37:24 INFO  : Context for 'APU' is selected.
08:37:26 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:37:26 INFO  : 'configparams force-mem-access 1' command is executed.
08:37:26 INFO  : Context for 'APU' is selected.
08:37:27 INFO  : 'ps7_init' command is executed.
08:37:27 INFO  : 'ps7_post_config' command is executed.
08:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:37:27 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:37:27 INFO  : 'configparams force-mem-access 0' command is executed.
08:37:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:37:27 INFO  : Memory regions updated for context APU
08:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:37:27 INFO  : 'con' command is executed.
08:37:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:37:27 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:38:09 INFO  : Disconnected from the channel tcfchan#160.
08:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:38:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:38:11 INFO  : 'jtag frequency' command is executed.
08:38:11 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:38:11 INFO  : Context for 'APU' is selected.
08:38:11 INFO  : System reset is completed.
08:38:14 INFO  : 'after 3000' command is executed.
08:38:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:38:16 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:38:16 INFO  : Context for 'APU' is selected.
08:38:18 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:38:18 INFO  : 'configparams force-mem-access 1' command is executed.
08:38:18 INFO  : Context for 'APU' is selected.
08:38:18 INFO  : 'ps7_init' command is executed.
08:38:18 INFO  : 'ps7_post_config' command is executed.
08:38:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:38:19 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:38:19 INFO  : 'configparams force-mem-access 0' command is executed.
08:38:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:38:19 INFO  : Memory regions updated for context APU
08:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:38:19 INFO  : 'con' command is executed.
08:38:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:38:19 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:40:22 INFO  : Disconnected from the channel tcfchan#161.
08:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:40:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:40:23 INFO  : 'jtag frequency' command is executed.
08:40:23 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:40:23 INFO  : Context for 'APU' is selected.
08:40:24 INFO  : System reset is completed.
08:40:27 INFO  : 'after 3000' command is executed.
08:40:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:40:28 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:40:28 INFO  : Context for 'APU' is selected.
08:40:31 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:40:31 INFO  : 'configparams force-mem-access 1' command is executed.
08:40:31 INFO  : Context for 'APU' is selected.
08:40:31 INFO  : 'ps7_init' command is executed.
08:40:31 INFO  : 'ps7_post_config' command is executed.
08:40:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:40:31 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:40:31 INFO  : 'configparams force-mem-access 0' command is executed.
08:40:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:40:31 INFO  : Memory regions updated for context APU
08:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:40:32 INFO  : 'con' command is executed.
08:40:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:40:32 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:42:04 INFO  : Disconnected from the channel tcfchan#162.
08:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:42:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:42:05 INFO  : 'jtag frequency' command is executed.
08:42:05 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:42:05 INFO  : Context for 'APU' is selected.
08:42:05 INFO  : System reset is completed.
08:42:08 INFO  : 'after 3000' command is executed.
08:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:42:10 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:42:10 INFO  : Context for 'APU' is selected.
08:42:12 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:42:12 INFO  : 'configparams force-mem-access 1' command is executed.
08:42:12 INFO  : Context for 'APU' is selected.
08:42:13 INFO  : 'ps7_init' command is executed.
08:42:13 INFO  : 'ps7_post_config' command is executed.
08:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:13 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
08:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:42:13 INFO  : Memory regions updated for context APU
08:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:13 INFO  : 'con' command is executed.
08:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:42:13 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:42:53 INFO  : Disconnected from the channel tcfchan#163.
08:42:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:42:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:42:54 INFO  : 'jtag frequency' command is executed.
08:42:54 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:42:54 INFO  : Context for 'APU' is selected.
08:42:54 INFO  : System reset is completed.
08:42:57 INFO  : 'after 3000' command is executed.
08:42:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:42:59 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:42:59 INFO  : Context for 'APU' is selected.
08:43:02 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:43:02 INFO  : 'configparams force-mem-access 1' command is executed.
08:43:02 INFO  : Context for 'APU' is selected.
08:43:02 INFO  : 'ps7_init' command is executed.
08:43:02 INFO  : 'ps7_post_config' command is executed.
08:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:43:02 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:43:02 INFO  : 'configparams force-mem-access 0' command is executed.
08:43:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:43:02 INFO  : Memory regions updated for context APU
08:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:43:02 INFO  : 'con' command is executed.
08:43:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:43:02 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:43:35 INFO  : Disconnected from the channel tcfchan#164.
08:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:43:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:43:36 INFO  : 'jtag frequency' command is executed.
08:43:36 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:43:36 INFO  : Context for 'APU' is selected.
08:43:36 INFO  : System reset is completed.
08:43:39 INFO  : 'after 3000' command is executed.
08:43:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:43:41 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:43:41 INFO  : Context for 'APU' is selected.
08:43:44 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:43:44 INFO  : 'configparams force-mem-access 1' command is executed.
08:43:44 INFO  : Context for 'APU' is selected.
08:43:44 INFO  : 'ps7_init' command is executed.
08:43:44 INFO  : 'ps7_post_config' command is executed.
08:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:43:44 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:43:44 INFO  : 'configparams force-mem-access 0' command is executed.
08:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:43:45 INFO  : Memory regions updated for context APU
08:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:43:45 INFO  : 'con' command is executed.
08:43:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:43:45 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:45:00 INFO  : Disconnected from the channel tcfchan#165.
08:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:45:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:45:01 INFO  : 'jtag frequency' command is executed.
08:45:01 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:45:01 INFO  : Context for 'APU' is selected.
08:45:01 INFO  : System reset is completed.
08:45:04 INFO  : 'after 3000' command is executed.
08:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:45:06 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:45:06 INFO  : Context for 'APU' is selected.
08:45:08 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:45:08 INFO  : 'configparams force-mem-access 1' command is executed.
08:45:08 INFO  : Context for 'APU' is selected.
08:45:09 INFO  : 'ps7_init' command is executed.
08:45:09 INFO  : 'ps7_post_config' command is executed.
08:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:45:09 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:45:09 INFO  : 'configparams force-mem-access 0' command is executed.
08:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:45:09 INFO  : Memory regions updated for context APU
08:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:45:09 INFO  : 'con' command is executed.
08:45:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:45:09 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:45:41 INFO  : Disconnected from the channel tcfchan#166.
08:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:45:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:45:43 INFO  : 'jtag frequency' command is executed.
08:45:43 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:45:43 INFO  : Context for 'APU' is selected.
08:45:43 INFO  : System reset is completed.
08:45:46 INFO  : 'after 3000' command is executed.
08:45:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:45:48 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:45:48 INFO  : Context for 'APU' is selected.
08:45:50 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:45:50 INFO  : 'configparams force-mem-access 1' command is executed.
08:45:50 INFO  : Context for 'APU' is selected.
08:45:50 INFO  : 'ps7_init' command is executed.
08:45:50 INFO  : 'ps7_post_config' command is executed.
08:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:45:51 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:45:51 INFO  : 'configparams force-mem-access 0' command is executed.
08:45:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:45:51 INFO  : Memory regions updated for context APU
08:45:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:45:51 INFO  : 'con' command is executed.
08:45:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:45:51 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:49:16 INFO  : Disconnected from the channel tcfchan#167.
08:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:49:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:49:17 INFO  : 'jtag frequency' command is executed.
08:49:17 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:49:17 INFO  : Context for 'APU' is selected.
08:49:17 INFO  : System reset is completed.
08:49:20 INFO  : 'after 3000' command is executed.
08:49:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:49:22 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:49:22 INFO  : Context for 'APU' is selected.
08:49:24 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:49:24 INFO  : 'configparams force-mem-access 1' command is executed.
08:49:24 INFO  : Context for 'APU' is selected.
08:49:25 INFO  : 'ps7_init' command is executed.
08:49:25 INFO  : 'ps7_post_config' command is executed.
08:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:25 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:49:25 INFO  : 'configparams force-mem-access 0' command is executed.
08:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:49:25 INFO  : Memory regions updated for context APU
08:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:25 INFO  : 'con' command is executed.
08:49:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:49:25 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
08:49:52 INFO  : Disconnected from the channel tcfchan#168.
08:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:49:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
08:49:54 INFO  : 'jtag frequency' command is executed.
08:49:54 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
08:49:54 INFO  : Context for 'APU' is selected.
08:49:54 INFO  : System reset is completed.
08:49:57 INFO  : 'after 3000' command is executed.
08:49:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
08:49:59 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
08:49:59 INFO  : Context for 'APU' is selected.
08:50:01 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
08:50:01 INFO  : 'configparams force-mem-access 1' command is executed.
08:50:01 INFO  : Context for 'APU' is selected.
08:50:01 INFO  : 'ps7_init' command is executed.
08:50:01 INFO  : 'ps7_post_config' command is executed.
08:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:50:01 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
08:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:50:02 INFO  : Memory regions updated for context APU
08:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:50:02 INFO  : 'con' command is executed.
08:50:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

08:50:02 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:01:24 INFO  : Disconnected from the channel tcfchan#169.
11:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:01:25 INFO  : 'fpga -state' command is executed.
11:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:01:25 INFO  : 'jtag frequency' command is executed.
11:01:25 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:01:25 INFO  : Context for 'APU' is selected.
11:01:27 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:01:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:27 INFO  : Context for 'APU' is selected.
11:01:27 INFO  : 'stop' command is executed.
11:01:27 INFO  : 'ps7_init' command is executed.
11:01:27 INFO  : 'ps7_post_config' command is executed.
11:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:28 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:28 INFO  : Memory regions updated for context APU
11:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:28 INFO  : 'con' command is executed.
11:01:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:01:28 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:02:55 INFO  : Disconnected from the channel tcfchan#170.
11:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:02:56 INFO  : 'fpga -state' command is executed.
11:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:02:56 INFO  : 'jtag frequency' command is executed.
11:02:56 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:02:56 INFO  : Context for 'APU' is selected.
11:02:58 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:58 INFO  : Context for 'APU' is selected.
11:02:58 INFO  : 'stop' command is executed.
11:02:59 INFO  : 'ps7_init' command is executed.
11:02:59 INFO  : 'ps7_post_config' command is executed.
11:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:59 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:59 INFO  : Memory regions updated for context APU
11:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:59 INFO  : 'con' command is executed.
11:02:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:02:59 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:03:25 INFO  : Disconnected from the channel tcfchan#171.
11:03:53 INFO  : Registering command handlers for SDK TCF services
11:03:53 INFO  : Launching XSCT server: xsct.bat -interactive D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\temp_xsdb_launch_script.tcl
11:03:57 INFO  : XSCT server has started successfully.
11:03:57 INFO  : Successfully done setting XSCT server connection channel  
11:03:58 INFO  : Successfully done setting SDK workspace  
11:03:58 INFO  : Processing command line option -hwspec D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf.
11:04:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:04:13 INFO  : 'jtag frequency' command is executed.
11:04:13 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:04:13 INFO  : Context for 'APU' is selected.
11:04:13 INFO  : System reset is completed.
11:04:16 INFO  : 'after 3000' command is executed.
11:04:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:04:18 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
11:04:18 INFO  : Context for 'APU' is selected.
11:04:18 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:04:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:18 INFO  : Context for 'APU' is selected.
11:04:18 INFO  : 'ps7_init' command is executed.
11:04:18 INFO  : 'ps7_post_config' command is executed.
11:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:19 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:19 INFO  : Memory regions updated for context APU
11:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:19 INFO  : 'con' command is executed.
11:04:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:04:19 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:04:50 INFO  : Disconnected from the channel tcfchan#1.
11:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:04:51 INFO  : 'jtag frequency' command is executed.
11:04:51 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:04:51 INFO  : Context for 'APU' is selected.
11:04:52 INFO  : System reset is completed.
11:04:55 INFO  : 'after 3000' command is executed.
11:04:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:04:56 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
11:04:56 INFO  : Context for 'APU' is selected.
11:04:59 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:04:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:59 INFO  : Context for 'APU' is selected.
11:04:59 INFO  : 'ps7_init' command is executed.
11:04:59 INFO  : 'ps7_post_config' command is executed.
11:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:00 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:00 INFO  : Memory regions updated for context APU
11:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:00 INFO  : 'con' command is executed.
11:05:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:05:00 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:08:11 INFO  : Disconnected from the channel tcfchan#2.
11:14:16 INFO  : Registering command handlers for SDK TCF services
11:14:16 INFO  : Launching XSCT server: xsct.bat -interactive D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\temp_xsdb_launch_script.tcl
11:14:17 INFO  : XSCT server has started successfully.
11:14:17 INFO  : Successfully done setting XSCT server connection channel  
11:14:17 INFO  : Successfully done setting SDK workspace  
11:14:17 INFO  : Processing command line option -hwspec D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf.
11:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:14:30 INFO  : 'jtag frequency' command is executed.
11:14:30 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:14:30 INFO  : Context for 'APU' is selected.
11:14:30 INFO  : System reset is completed.
11:14:33 INFO  : 'after 3000' command is executed.
11:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:14:35 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
11:14:35 INFO  : Context for 'APU' is selected.
11:14:35 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:14:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:35 INFO  : Context for 'APU' is selected.
11:14:35 INFO  : 'ps7_init' command is executed.
11:14:35 INFO  : 'ps7_post_config' command is executed.
11:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:36 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:36 INFO  : Memory regions updated for context APU
11:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:36 INFO  : 'con' command is executed.
11:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:14:36 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:17:20 INFO  : Disconnected from the channel tcfchan#1.
11:17:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:17:21 INFO  : 'jtag frequency' command is executed.
11:17:21 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:17:21 INFO  : Context for 'APU' is selected.
11:17:21 INFO  : System reset is completed.
11:17:24 INFO  : 'after 3000' command is executed.
11:17:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:17:26 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
11:17:26 INFO  : Context for 'APU' is selected.
11:17:29 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:17:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:29 INFO  : Context for 'APU' is selected.
11:17:29 INFO  : 'ps7_init' command is executed.
11:17:29 INFO  : 'ps7_post_config' command is executed.
11:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:29 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:29 INFO  : Memory regions updated for context APU
11:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:29 INFO  : 'con' command is executed.
11:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:17:29 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:18:04 INFO  : Disconnected from the channel tcfchan#2.
11:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:18:06 INFO  : 'jtag frequency' command is executed.
11:18:06 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:18:06 INFO  : Context for 'APU' is selected.
11:18:06 INFO  : System reset is completed.
11:18:09 INFO  : 'after 3000' command is executed.
11:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:18:11 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
11:18:11 INFO  : Context for 'APU' is selected.
11:18:13 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:18:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:13 INFO  : Context for 'APU' is selected.
11:18:13 INFO  : 'ps7_init' command is executed.
11:18:13 INFO  : 'ps7_post_config' command is executed.
11:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:14 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:14 INFO  : Memory regions updated for context APU
11:18:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:14 INFO  : 'con' command is executed.
11:18:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:18:14 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:19:32 INFO  : Disconnected from the channel tcfchan#3.
11:19:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:19:34 INFO  : 'jtag frequency' command is executed.
11:19:34 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:19:34 INFO  : Context for 'APU' is selected.
11:19:34 INFO  : System reset is completed.
11:19:37 INFO  : 'after 3000' command is executed.
11:19:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:19:39 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
11:19:39 INFO  : Context for 'APU' is selected.
11:19:41 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:19:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:41 INFO  : Context for 'APU' is selected.
11:19:41 INFO  : 'ps7_init' command is executed.
11:19:41 INFO  : 'ps7_post_config' command is executed.
11:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:42 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:42 INFO  : Memory regions updated for context APU
11:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:42 INFO  : 'con' command is executed.
11:19:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:19:42 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:20:53 INFO  : Disconnected from the channel tcfchan#4.
11:20:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:20:55 INFO  : 'jtag frequency' command is executed.
11:20:55 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:20:55 INFO  : Context for 'APU' is selected.
11:20:55 INFO  : System reset is completed.
11:20:58 INFO  : 'after 3000' command is executed.
11:20:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:20:59 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
11:21:00 INFO  : Context for 'APU' is selected.
11:21:02 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:02 INFO  : Context for 'APU' is selected.
11:21:02 INFO  : 'ps7_init' command is executed.
11:21:02 INFO  : 'ps7_post_config' command is executed.
11:21:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:02 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:02 INFO  : Memory regions updated for context APU
11:21:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:02 INFO  : 'con' command is executed.
11:21:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:21:02 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:21:16 INFO  : Disconnected from the channel tcfchan#5.
11:21:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:21:18 INFO  : 'jtag frequency' command is executed.
11:21:18 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:21:18 INFO  : Context for 'APU' is selected.
11:21:18 INFO  : System reset is completed.
11:21:21 INFO  : 'after 3000' command is executed.
11:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:21:22 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
11:21:23 INFO  : Context for 'APU' is selected.
11:21:25 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:21:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:25 INFO  : Context for 'APU' is selected.
11:21:25 INFO  : 'ps7_init' command is executed.
11:21:25 INFO  : 'ps7_post_config' command is executed.
11:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:25 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:25 INFO  : Memory regions updated for context APU
11:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:25 INFO  : 'con' command is executed.
11:21:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:21:25 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:22:27 INFO  : Disconnected from the channel tcfchan#6.
11:26:16 INFO  : Registering command handlers for SDK TCF services
11:26:16 INFO  : Launching XSCT server: xsct.bat -interactive D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\temp_xsdb_launch_script.tcl
11:26:17 INFO  : XSCT server has started successfully.
11:26:17 INFO  : Successfully done setting XSCT server connection channel  
11:26:17 INFO  : Successfully done setting SDK workspace  
11:26:17 INFO  : Processing command line option -hwspec D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf.
11:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:26:28 INFO  : 'jtag frequency' command is executed.
11:26:28 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:26:28 INFO  : Context for 'APU' is selected.
11:26:28 INFO  : System reset is completed.
11:26:31 INFO  : 'after 3000' command is executed.
11:26:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:26:33 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
11:26:33 INFO  : Context for 'APU' is selected.
11:26:33 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:26:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:33 INFO  : Context for 'APU' is selected.
11:26:33 INFO  : 'ps7_init' command is executed.
11:26:33 INFO  : 'ps7_post_config' command is executed.
11:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:33 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:33 INFO  : Memory regions updated for context APU
11:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:33 INFO  : 'con' command is executed.
11:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:26:33 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:27:05 INFO  : Disconnected from the channel tcfchan#1.
11:27:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:27:06 INFO  : 'jtag frequency' command is executed.
11:27:06 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:27:06 INFO  : Context for 'APU' is selected.
11:27:06 INFO  : System reset is completed.
11:27:09 INFO  : 'after 3000' command is executed.
11:27:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:27:11 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
11:27:11 INFO  : Context for 'APU' is selected.
11:27:14 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:27:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:14 INFO  : Context for 'APU' is selected.
11:27:14 INFO  : 'ps7_init' command is executed.
11:27:14 INFO  : 'ps7_post_config' command is executed.
11:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:14 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:14 INFO  : Memory regions updated for context APU
11:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:15 INFO  : 'con' command is executed.
11:27:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:27:15 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:32:47 INFO  : Disconnected from the channel tcfchan#2.
11:36:42 INFO  : Registering command handlers for SDK TCF services
11:36:42 INFO  : Launching XSCT server: xsct.bat -interactive D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\temp_xsdb_launch_script.tcl
11:36:43 INFO  : XSCT server has started successfully.
11:36:43 INFO  : Successfully done setting XSCT server connection channel  
11:36:43 INFO  : Successfully done setting SDK workspace  
11:36:43 INFO  : Processing command line option -hwspec D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf.
11:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:36:51 INFO  : 'jtag frequency' command is executed.
11:36:51 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:36:51 INFO  : Context for 'APU' is selected.
11:36:51 INFO  : System reset is completed.
11:36:54 INFO  : 'after 3000' command is executed.
11:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:36:56 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
11:36:56 INFO  : Context for 'APU' is selected.
11:36:56 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:36:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:56 INFO  : Context for 'APU' is selected.
11:36:57 INFO  : 'ps7_init' command is executed.
11:36:57 INFO  : 'ps7_post_config' command is executed.
11:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:57 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:57 INFO  : Memory regions updated for context APU
11:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:57 INFO  : 'con' command is executed.
11:36:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:36:57 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:45:44 INFO  : Disconnected from the channel tcfchan#1.
11:45:56 INFO  : Registering command handlers for SDK TCF services
11:45:57 INFO  : Launching XSCT server: xsct.bat -interactive D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\temp_xsdb_launch_script.tcl
11:45:58 INFO  : XSCT server has started successfully.
11:45:58 INFO  : Successfully done setting XSCT server connection channel  
11:45:58 INFO  : Successfully done setting SDK workspace  
11:45:58 INFO  : Processing command line option -hwspec D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf.
11:46:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:46:09 INFO  : 'jtag frequency' command is executed.
11:46:09 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:46:09 INFO  : Context for 'APU' is selected.
11:46:09 INFO  : System reset is completed.
11:46:12 INFO  : 'after 3000' command is executed.
11:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:46:14 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
11:46:14 INFO  : Context for 'APU' is selected.
11:46:14 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:14 INFO  : Context for 'APU' is selected.
11:46:14 INFO  : 'ps7_init' command is executed.
11:46:14 INFO  : 'ps7_post_config' command is executed.
11:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:14 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:15 INFO  : Memory regions updated for context APU
11:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:15 INFO  : 'con' command is executed.
11:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:46:15 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:47:16 INFO  : Disconnected from the channel tcfchan#1.
11:47:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:47:17 INFO  : 'jtag frequency' command is executed.
11:47:17 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
11:47:17 INFO  : Context for 'APU' is selected.
11:47:17 INFO  : System reset is completed.
11:47:20 INFO  : 'after 3000' command is executed.
11:47:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:47:22 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
11:47:22 INFO  : Context for 'APU' is selected.
11:47:24 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
11:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:24 INFO  : Context for 'APU' is selected.
11:47:25 INFO  : 'ps7_init' command is executed.
11:47:25 INFO  : 'ps7_post_config' command is executed.
11:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:25 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:25 INFO  : Memory regions updated for context APU
11:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:25 INFO  : 'con' command is executed.
11:47:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:47:25 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
11:49:17 INFO  : Disconnected from the channel tcfchan#2.
21:32:29 INFO  : Registering command handlers for SDK TCF services
21:32:30 INFO  : Launching XSCT server: xsct.bat -interactive D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\temp_xsdb_launch_script.tcl
21:32:34 INFO  : XSCT server has started successfully.
21:32:34 INFO  : Successfully done setting XSCT server connection channel  
21:32:37 INFO  : Successfully done setting SDK workspace  
21:32:37 INFO  : Processing command line option -hwspec D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf.
21:32:37 INFO  : Checking for hwspec changes in the project system_top_hw_platform_0.
21:32:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1661866130648,  Project:1661053525490
21:32:44 INFO  : The hardware specification for project 'system_top_hw_platform_0' is different from D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf.
21:32:44 INFO  : Copied contents of D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf into \system_top_hw_platform_0\system.hdf.
21:32:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:32:55 INFO  : 
21:32:57 INFO  : 
21:32:58 INFO  : Updating hardware inferred compiler options for dma_test.
21:32:59 INFO  : Updating hardware inferred compiler options for uartlite_test.
21:32:59 INFO  : Updating hardware inferred compiler options for uartlite_test_bsp_xuartlite_intr_tapp_example_1.
21:32:59 INFO  : Clearing existing target manager status.
21:33:00 WARN  : Given IPC port value is invalid. Using default port 2350
21:33:00 WARN  : Given XMD timeout value is invalid. Using default value of 50000
21:33:03 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
21:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:37:33 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:37:47 INFO  : Registering command handlers for SDK TCF services
21:37:47 INFO  : Launching XSCT server: xsct.bat -interactive D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\temp_xsdb_launch_script.tcl
21:37:48 INFO  : XSCT server has started successfully.
21:37:48 INFO  : Successfully done setting XSCT server connection channel  
21:37:48 INFO  : Successfully done setting SDK workspace  
21:37:48 INFO  : Processing command line option -hwspec D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top.hdf.
21:38:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:38:21 INFO  : 'jtag frequency' command is executed.
21:38:21 INFO  : Sourcing of 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl' is done.
21:38:21 INFO  : Context for 'APU' is selected.
21:38:21 INFO  : System reset is completed.
21:38:24 INFO  : 'after 3000' command is executed.
21:38:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:38:26 INFO  : FPGA configured successfully with bitstream "D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit"
21:38:26 INFO  : Context for 'APU' is selected.
21:38:26 INFO  : Hardware design information is loaded from 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf'.
21:38:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:26 INFO  : Context for 'APU' is selected.
21:38:26 INFO  : 'ps7_init' command is executed.
21:38:26 INFO  : 'ps7_post_config' command is executed.
21:38:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:26 INFO  : The application 'D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/Alinx/Alinx7010/Self_learning/axidma_axiuartlite/axidma_axiuartlite.sdk/dma_test/Debug/dma_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:26 INFO  : Memory regions updated for context APU
21:38:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:26 INFO  : 'con' command is executed.
21:38:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:38:26 INFO  : Launch script is exported to file 'D:\Alinx\Alinx7010\Self_learning\axidma_axiuartlite\axidma_axiuartlite.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma_test.elf_on_local.tcl'
21:46:53 INFO  : Disconnected from the channel tcfchan#1.
