Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar  9 01:48:02 2022
| Host         : DESKTOP-BN0IERJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (51)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (51)
-------------------------------
 There are 51 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.613        0.000                      0                  125        0.107        0.000                      0                  125        2.867        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.613        0.000                      0                  125        0.222        0.000                      0                  125        2.867        0.000                       0                    53  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.615        0.000                      0                  125        0.222        0.000                      0                  125        2.867        0.000                       0                    53  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.613        0.000                      0                  125        0.107        0.000                      0                  125  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.613        0.000                      0                  125        0.107        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[2]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.785ns (43.074%)  route 2.359ns (56.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.547     3.301    h_pxl_cntr0
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[6]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.785ns (43.074%)  route 2.359ns (56.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.547     3.301    h_pxl_cntr0
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[7]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.785ns (43.074%)  route 2.359ns (56.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.547     3.301    h_pxl_cntr0
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X7Y63          FDRE                                         r  h_pxl_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X7Y63          FDRE                                         r  h_pxl_cntr_reg[4]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X7Y63          FDRE (Setup_fdre_C_R)       -0.636     5.095    h_pxl_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          5.095    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.756ns (42.822%)  route 2.345ns (57.178%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           0.956     2.251    ltOp5_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.373     2.624 r  v_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.634     3.258    v_pxl_cntr
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.500     5.282    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[6]/C
                         clock pessimism              0.564     5.846    
                         clock uncertainty           -0.114     5.732    
    SLICE_X5Y62          FDRE (Setup_fdre_C_R)       -0.429     5.303    v_pxl_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.303    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  2.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 v_pxl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.180%)  route 0.154ns (44.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X5Y63          FDRE                                         r  v_pxl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  v_pxl_reg[0]/Q
                         net (fo=3, routed)           0.154    -0.268    v_pxl_reg[0]
    SLICE_X5Y65          LUT2 (Prop_lut2_I1_O)        0.048    -0.220 r  vga_red_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    vga_red_reg[1]_i_2_n_0
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.854    -0.801    pxl_clk
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.107    -0.441    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 v_pxl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.784%)  route 0.154ns (45.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X5Y63          FDRE                                         r  v_pxl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  v_pxl_reg[0]/Q
                         net (fo=3, routed)           0.154    -0.268    v_pxl_reg[0]
    SLICE_X5Y65          LUT2 (Prop_lut2_I1_O)        0.045    -0.223 r  vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    vga_red_reg[0]_i_1_n_0
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.854    -0.801    pxl_clk
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.091    -0.457    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  v_pxl_cntr_reg[2]/Q
                         net (fo=6, routed)           0.148    -0.249    v_pxl_cntr_reg[2]
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.045    -0.204 r  v_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    plusOp[5]
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[5]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.121    -0.440    v_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[5]/Q
                         net (fo=5, routed)           0.149    -0.249    h_pxl_cntr_reg[5]
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  h_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    plusOp__0[5]
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.121    -0.441    h_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  v_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.167    -0.253    v_pxl_cntr_reg[7]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.042    -0.211 r  v_pxl_cntr[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    plusOp[8]
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[8]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.107    -0.454    v_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.174    -0.224    h_pxl_cntr_reg[7]
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.043    -0.181 r  h_pxl_cntr[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.181    plusOp__0[8]
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.131    -0.431    h_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  v_pxl_cntr_reg[2]/Q
                         net (fo=6, routed)           0.185    -0.212    v_pxl_cntr_reg[2]
    SLICE_X6Y62          LUT4 (Prop_lut4_I2_O)        0.043    -0.169 r  v_pxl_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    plusOp[3]
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[3]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.131    -0.430    v_pxl_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  v_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.167    -0.253    v_pxl_cntr_reg[7]
    SLICE_X5Y62          LUT3 (Prop_lut3_I2_O)        0.045    -0.208 r  v_pxl_cntr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    plusOp[7]
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.091    -0.470    v_pxl_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.212    h_pxl_cntr_reg[0]
    SLICE_X6Y63          LUT2 (Prop_lut2_I0_O)        0.043    -0.169 r  h_pxl_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    plusOp__0[1]
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.131    -0.431    h_pxl_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.212    h_pxl_cntr_reg[0]
    SLICE_X6Y63          LUT4 (Prop_lut4_I1_O)        0.043    -0.169 r  h_pxl_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    plusOp__0[3]
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.131    -0.431    h_pxl_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y63      h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y65      h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y65      h_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y63      h_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y63      h_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y63      h_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y64      h_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y64      h_cntr_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y65      h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y65      h_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y64      h_cntr_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y64      h_cntr_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y64      h_cntr_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y64      h_cntr_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y65      h_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y65      h_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y65      h_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y65      h_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y64      h_cntr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y64      h_cntr_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.113     5.732    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.001    h_pxl_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.113     5.732    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.001    h_pxl_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[2]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.113     5.732    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.001    h_pxl_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.113     5.732    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.001    h_pxl_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.113     5.732    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.001    h_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.785ns (43.074%)  route 2.359ns (56.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.547     3.301    h_pxl_cntr0
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[6]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.113     5.732    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.731     5.001    h_pxl_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.785ns (43.074%)  route 2.359ns (56.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.547     3.301    h_pxl_cntr0
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[7]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.113     5.732    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.731     5.001    h_pxl_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.785ns (43.074%)  route 2.359ns (56.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.547     3.301    h_pxl_cntr0
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.113     5.732    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.731     5.001    h_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X7Y63          FDRE                                         r  h_pxl_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X7Y63          FDRE                                         r  h_pxl_cntr_reg[4]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.113     5.732    
    SLICE_X7Y63          FDRE (Setup_fdre_C_R)       -0.636     5.096    h_pxl_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          5.096    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.756ns (42.822%)  route 2.345ns (57.178%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           0.956     2.251    ltOp5_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.373     2.624 r  v_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.634     3.258    v_pxl_cntr
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.500     5.282    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[6]/C
                         clock pessimism              0.564     5.846    
                         clock uncertainty           -0.113     5.733    
    SLICE_X5Y62          FDRE (Setup_fdre_C_R)       -0.429     5.304    v_pxl_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.304    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  2.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 v_pxl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.180%)  route 0.154ns (44.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X5Y63          FDRE                                         r  v_pxl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  v_pxl_reg[0]/Q
                         net (fo=3, routed)           0.154    -0.268    v_pxl_reg[0]
    SLICE_X5Y65          LUT2 (Prop_lut2_I1_O)        0.048    -0.220 r  vga_red_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    vga_red_reg[1]_i_2_n_0
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.854    -0.801    pxl_clk
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.107    -0.441    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 v_pxl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.784%)  route 0.154ns (45.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X5Y63          FDRE                                         r  v_pxl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  v_pxl_reg[0]/Q
                         net (fo=3, routed)           0.154    -0.268    v_pxl_reg[0]
    SLICE_X5Y65          LUT2 (Prop_lut2_I1_O)        0.045    -0.223 r  vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    vga_red_reg[0]_i_1_n_0
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.854    -0.801    pxl_clk
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.091    -0.457    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  v_pxl_cntr_reg[2]/Q
                         net (fo=6, routed)           0.148    -0.249    v_pxl_cntr_reg[2]
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.045    -0.204 r  v_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    plusOp[5]
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[5]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.121    -0.440    v_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[5]/Q
                         net (fo=5, routed)           0.149    -0.249    h_pxl_cntr_reg[5]
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  h_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    plusOp__0[5]
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.121    -0.441    h_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  v_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.167    -0.253    v_pxl_cntr_reg[7]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.042    -0.211 r  v_pxl_cntr[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    plusOp[8]
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[8]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.107    -0.454    v_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.174    -0.224    h_pxl_cntr_reg[7]
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.043    -0.181 r  h_pxl_cntr[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.181    plusOp__0[8]
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.131    -0.431    h_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  v_pxl_cntr_reg[2]/Q
                         net (fo=6, routed)           0.185    -0.212    v_pxl_cntr_reg[2]
    SLICE_X6Y62          LUT4 (Prop_lut4_I2_O)        0.043    -0.169 r  v_pxl_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    plusOp[3]
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[3]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.131    -0.430    v_pxl_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  v_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.167    -0.253    v_pxl_cntr_reg[7]
    SLICE_X5Y62          LUT3 (Prop_lut3_I2_O)        0.045    -0.208 r  v_pxl_cntr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    plusOp[7]
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.091    -0.470    v_pxl_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.212    h_pxl_cntr_reg[0]
    SLICE_X6Y63          LUT2 (Prop_lut2_I0_O)        0.043    -0.169 r  h_pxl_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    plusOp__0[1]
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.131    -0.431    h_pxl_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.212    h_pxl_cntr_reg[0]
    SLICE_X6Y63          LUT4 (Prop_lut4_I1_O)        0.043    -0.169 r  h_pxl_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    plusOp__0[3]
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.131    -0.431    h_pxl_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y63      h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y65      h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y65      h_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y63      h_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y63      h_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y63      h_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y64      h_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y64      h_cntr_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y65      h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y65      h_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y64      h_cntr_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y64      h_cntr_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y64      h_cntr_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y64      h_cntr_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y65      h_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y65      h_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y65      h_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y65      h_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y63      h_cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y64      h_cntr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y64      h_cntr_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[2]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.785ns (43.074%)  route 2.359ns (56.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.547     3.301    h_pxl_cntr0
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[6]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.785ns (43.074%)  route 2.359ns (56.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.547     3.301    h_pxl_cntr0
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[7]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.785ns (43.074%)  route 2.359ns (56.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.547     3.301    h_pxl_cntr0
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X7Y63          FDRE                                         r  h_pxl_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X7Y63          FDRE                                         r  h_pxl_cntr_reg[4]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X7Y63          FDRE (Setup_fdre_C_R)       -0.636     5.095    h_pxl_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          5.095    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.756ns (42.822%)  route 2.345ns (57.178%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           0.956     2.251    ltOp5_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.373     2.624 r  v_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.634     3.258    v_pxl_cntr
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.500     5.282    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[6]/C
                         clock pessimism              0.564     5.846    
                         clock uncertainty           -0.114     5.732    
    SLICE_X5Y62          FDRE (Setup_fdre_C_R)       -0.429     5.303    v_pxl_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.303    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  2.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 v_pxl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.180%)  route 0.154ns (44.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X5Y63          FDRE                                         r  v_pxl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  v_pxl_reg[0]/Q
                         net (fo=3, routed)           0.154    -0.268    v_pxl_reg[0]
    SLICE_X5Y65          LUT2 (Prop_lut2_I1_O)        0.048    -0.220 r  vga_red_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    vga_red_reg[1]_i_2_n_0
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.854    -0.801    pxl_clk
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.114    -0.434    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.107    -0.327    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 v_pxl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.784%)  route 0.154ns (45.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X5Y63          FDRE                                         r  v_pxl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  v_pxl_reg[0]/Q
                         net (fo=3, routed)           0.154    -0.268    v_pxl_reg[0]
    SLICE_X5Y65          LUT2 (Prop_lut2_I1_O)        0.045    -0.223 r  vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    vga_red_reg[0]_i_1_n_0
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.854    -0.801    pxl_clk
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.114    -0.434    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.091    -0.343    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  v_pxl_cntr_reg[2]/Q
                         net (fo=6, routed)           0.148    -0.249    v_pxl_cntr_reg[2]
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.045    -0.204 r  v_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    plusOp[5]
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[5]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.114    -0.447    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.121    -0.326    v_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[5]/Q
                         net (fo=5, routed)           0.149    -0.249    h_pxl_cntr_reg[5]
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  h_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    plusOp__0[5]
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.121    -0.327    h_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  v_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.167    -0.253    v_pxl_cntr_reg[7]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.042    -0.211 r  v_pxl_cntr[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    plusOp[8]
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[8]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.114    -0.447    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.107    -0.340    v_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.174    -0.224    h_pxl_cntr_reg[7]
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.043    -0.181 r  h_pxl_cntr[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.181    plusOp__0[8]
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.131    -0.317    h_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  v_pxl_cntr_reg[2]/Q
                         net (fo=6, routed)           0.185    -0.212    v_pxl_cntr_reg[2]
    SLICE_X6Y62          LUT4 (Prop_lut4_I2_O)        0.043    -0.169 r  v_pxl_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    plusOp[3]
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[3]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.114    -0.447    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.131    -0.316    v_pxl_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  v_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.167    -0.253    v_pxl_cntr_reg[7]
    SLICE_X5Y62          LUT3 (Prop_lut3_I2_O)        0.045    -0.208 r  v_pxl_cntr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    plusOp[7]
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.114    -0.447    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.091    -0.356    v_pxl_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.212    h_pxl_cntr_reg[0]
    SLICE_X6Y63          LUT2 (Prop_lut2_I0_O)        0.043    -0.169 r  h_pxl_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    plusOp__0[1]
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.131    -0.317    h_pxl_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.212    h_pxl_cntr_reg[0]
    SLICE_X6Y63          LUT4 (Prop_lut4_I1_O)        0.043    -0.169 r  h_pxl_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    plusOp__0[3]
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.131    -0.317    h_pxl_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[2]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.785ns (43.074%)  route 2.359ns (56.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.547     3.301    h_pxl_cntr0
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[6]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.785ns (43.074%)  route 2.359ns (56.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.547     3.301    h_pxl_cntr0
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[7]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.785ns (43.074%)  route 2.359ns (56.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.547     3.301    h_pxl_cntr0
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.731     5.000    h_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.785ns (42.206%)  route 2.444ns (57.794%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           1.057     2.352    ltOp5_in
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.402     2.754 r  h_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.633     3.386    h_pxl_cntr0
    SLICE_X7Y63          FDRE                                         r  h_pxl_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     5.281    pxl_clk
    SLICE_X7Y63          FDRE                                         r  h_pxl_cntr_reg[4]/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X7Y63          FDRE (Setup_fdre_C_R)       -0.636     5.095    h_pxl_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          5.095    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.756ns (42.822%)  route 2.345ns (57.178%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.624    -0.843    pxl_clk
    SLICE_X3Y56          FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.754     0.367    v_cntr_reg_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     0.491 r  vga_red_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     0.491    vga_red_reg[1]_i_19_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.023 r  vga_red_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    vga_red_reg_reg[1]_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.294 r  vga_red_reg_reg[1]_i_4/CO[0]
                         net (fo=8, routed)           0.956     2.251    ltOp5_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.373     2.624 r  v_pxl_cntr[8]_i_1/O
                         net (fo=9, routed)           0.634     3.258    v_pxl_cntr
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          1.500     5.282    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[6]/C
                         clock pessimism              0.564     5.846    
                         clock uncertainty           -0.114     5.732    
    SLICE_X5Y62          FDRE (Setup_fdre_C_R)       -0.429     5.303    v_pxl_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.303    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  2.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 v_pxl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.180%)  route 0.154ns (44.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X5Y63          FDRE                                         r  v_pxl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  v_pxl_reg[0]/Q
                         net (fo=3, routed)           0.154    -0.268    v_pxl_reg[0]
    SLICE_X5Y65          LUT2 (Prop_lut2_I1_O)        0.048    -0.220 r  vga_red_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    vga_red_reg[1]_i_2_n_0
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.854    -0.801    pxl_clk
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.114    -0.434    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.107    -0.327    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 v_pxl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.784%)  route 0.154ns (45.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X5Y63          FDRE                                         r  v_pxl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  v_pxl_reg[0]/Q
                         net (fo=3, routed)           0.154    -0.268    v_pxl_reg[0]
    SLICE_X5Y65          LUT2 (Prop_lut2_I1_O)        0.045    -0.223 r  vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    vga_red_reg[0]_i_1_n_0
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.854    -0.801    pxl_clk
    SLICE_X5Y65          FDRE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.114    -0.434    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.091    -0.343    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  v_pxl_cntr_reg[2]/Q
                         net (fo=6, routed)           0.148    -0.249    v_pxl_cntr_reg[2]
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.045    -0.204 r  v_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    plusOp[5]
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[5]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.114    -0.447    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.121    -0.326    v_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[5]/Q
                         net (fo=5, routed)           0.149    -0.249    h_pxl_cntr_reg[5]
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  h_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    plusOp__0[5]
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[5]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.121    -0.327    h_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  v_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.167    -0.253    v_pxl_cntr_reg[7]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.042    -0.211 r  v_pxl_cntr[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    plusOp[8]
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[8]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.114    -0.447    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.107    -0.340    v_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.174    -0.224    h_pxl_cntr_reg[7]
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.043    -0.181 r  h_pxl_cntr[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.181    plusOp__0[8]
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y64          FDRE                                         r  h_pxl_cntr_reg[8]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.131    -0.317    h_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  v_pxl_cntr_reg[2]/Q
                         net (fo=6, routed)           0.185    -0.212    v_pxl_cntr_reg[2]
    SLICE_X6Y62          LUT4 (Prop_lut4_I2_O)        0.043    -0.169 r  v_pxl_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    plusOp[3]
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X6Y62          FDRE                                         r  v_pxl_cntr_reg[3]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.114    -0.447    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.131    -0.316    v_pxl_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 v_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_pxl_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.561    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  v_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.167    -0.253    v_pxl_cntr_reg[7]
    SLICE_X5Y62          LUT3 (Prop_lut3_I2_O)        0.045    -0.208 r  v_pxl_cntr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    plusOp[7]
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.799    pxl_clk
    SLICE_X5Y62          FDRE                                         r  v_pxl_cntr_reg[7]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.114    -0.447    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.091    -0.356    v_pxl_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.212    h_pxl_cntr_reg[0]
    SLICE_X6Y63          LUT2 (Prop_lut2_I0_O)        0.043    -0.169 r  h_pxl_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    plusOp__0[1]
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[1]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.131    -0.317    h_pxl_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 h_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_pxl_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.585    -0.562    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  h_pxl_cntr_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.212    h_pxl_cntr_reg[0]
    SLICE_X6Y63          LUT4 (Prop_lut4_I1_O)        0.043    -0.169 r  h_pxl_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    plusOp__0[3]
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.800    pxl_clk
    SLICE_X6Y63          FDRE                                         r  h_pxl_cntr_reg[3]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.131    -0.317    h_pxl_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.148    





