<paper id="1557204831"><title>Differential Power Analysis Model and Some Results</title><year>2004</year><authors><author org="GET / Tèlècom Paris CNRS LTCI" id="2308309318">Sylvain Guilley</author><author org="GET / Tèlècom Paris CNRS LTCI" id="2041124441">Philippe Hoogvorst</author><author org="GET / Tèlècom Paris CNRS LTCI" id="1839883440">Renaud Pacalet</author></authors><n_citation>63</n_citation><doc_type>Conference</doc_type><references><reference>1483312693</reference><reference>1510418153</reference><reference>1511843316</reference><reference>1512062395</reference><reference>1548656471</reference><reference>1629301835</reference><reference>1964723977</reference><reference>2024729203</reference><reference>2099724084</reference><reference>2401297228</reference></references><venue id="1183877910" type="C">Smart Card Research and Advanced Application Conference</venue><doi>10.1007/1-4020-8147-2_9</doi><keywords><keyword weight="0.52423">Power analysis</keyword><keyword weight="0.40453">Computer science</keyword><keyword weight="0.39662">Computer security</keyword><keyword weight="0.43638">Cryptanalysis</keyword><keyword weight="0.54365">CMOS</keyword><keyword weight="0.48386">Chip</keyword><keyword weight="0.53155">Signal-to-crosstalk ratio</keyword><keyword weight="0.50882">Signal edge</keyword><keyword weight="0.0">Power consumption</keyword></keywords><publisher>Springer, Boston, MA</publisher><abstract>CMOS gates consume different amounts of power whether their output has a falling or a rising edge. Therefore the overall power consumption of a CMOS circuit leaks information about the activity of every single gate. This explains why, using differential power analysis (DPA), one can infer the value of specific nodes within a chip by monitoring its global power consumption only.</abstract></paper>