Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jul  9 09:14:47 2025
| Host         : DESKTOP-K4298A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.655        0.000                      0                  143        0.229        0.000                      0                  143        4.500        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.655        0.000                      0                  143        0.229        0.000                      0                  143        4.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 u_fsm/money_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.180ns (27.437%)  route 3.121ns (72.563%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.632     5.153    u_fsm/CLK
    SLICE_X61Y13         FDCE                                         r  u_fsm/money_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  u_fsm/money_reg_reg[3]/Q
                         net (fo=26, routed)          1.339     6.948    u_fsm/money_reg[3]
    SLICE_X56Y14         LUT5 (Prop_lut5_I4_O)        0.148     7.096 r  u_fsm/FSM_sequential_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.813     7.909    u_fsm/FSM_sequential_state_reg[1]_i_6_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I1_O)        0.328     8.237 r  u_fsm/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.403     8.641    u_fsm/u_btnC/FSM_sequential_state_reg_reg[1]_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.765 r  u_fsm/u_btnC/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.565     9.330    u_fsm/u_btnR/FSM_sequential_state_reg_reg[1]_1
    SLICE_X62Y13         LUT5 (Prop_lut5_I3_O)        0.124     9.454 r  u_fsm/u_btnR/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.454    u_fsm/u_btnR_n_1
    SLICE_X62Y13         FDCE                                         r  u_fsm/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.514    14.855    u_fsm/CLK
    SLICE_X62Y13         FDCE                                         r  u_fsm/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y13         FDCE (Setup_fdce_C_D)        0.029    15.109    u_fsm/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 u_fsm/money_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.174ns (27.336%)  route 3.121ns (72.664%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.632     5.153    u_fsm/CLK
    SLICE_X61Y13         FDCE                                         r  u_fsm/money_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  u_fsm/money_reg_reg[3]/Q
                         net (fo=26, routed)          1.339     6.948    u_fsm/money_reg[3]
    SLICE_X56Y14         LUT5 (Prop_lut5_I4_O)        0.148     7.096 r  u_fsm/FSM_sequential_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.813     7.909    u_fsm/FSM_sequential_state_reg[1]_i_6_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I1_O)        0.328     8.237 r  u_fsm/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.403     8.641    u_fsm/u_btnC/FSM_sequential_state_reg_reg[1]_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.765 r  u_fsm/u_btnC/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.565     9.330    u_fsm/u_btnR/FSM_sequential_state_reg_reg[1]_1
    SLICE_X62Y13         LUT5 (Prop_lut5_I3_O)        0.118     9.448 r  u_fsm/u_btnR/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.448    u_fsm/u_btnR_n_0
    SLICE_X62Y13         FDCE                                         r  u_fsm/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.514    14.855    u_fsm/CLK
    SLICE_X62Y13         FDCE                                         r  u_fsm/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y13         FDCE (Setup_fdce_C_D)        0.075    15.155    u_fsm/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 u_fsm/u_btnD/debounce_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/u_btnD/debounce_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.090ns (27.011%)  route 2.945ns (72.989%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.635     5.156    u_fsm/u_btnD/CLK
    SLICE_X58Y9          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  u_fsm/u_btnD/debounce_cnt_reg[13]/Q
                         net (fo=4, routed)           1.157     6.732    u_fsm/u_btnD/debounce_cnt_reg_n_0_[13]
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  u_fsm/u_btnD/debounce_cnt[19]_i_4__2/O
                         net (fo=1, routed)           0.466     7.497    u_fsm/u_btnD/debounce_cnt[19]_i_4__2_n_0
    SLICE_X60Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.621 r  u_fsm/u_btnD/debounce_cnt[19]_i_3__2/O
                         net (fo=1, routed)           0.302     7.923    u_fsm/u_btnD/debounce_cnt[19]_i_3__2_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.047 r  u_fsm/u_btnD/debounce_cnt[19]_i_2__2/O
                         net (fo=20, routed)          1.021     9.068    u_fsm/u_btnD/debounce_cnt[19]_i_2__2_n_0
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.124     9.192 r  u_fsm/u_btnD/debounce_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.000     9.192    u_fsm/u_btnD/debounce_cnt[0]_i_1__2_n_0
    SLICE_X58Y7          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.517    14.858    u_fsm/u_btnD/CLK
    SLICE_X58Y7          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y7          FDCE (Setup_fdce_C_D)        0.029    15.126    u_fsm/u_btnD/debounce_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 u_fsm/u_btnD/debounce_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/u_btnD/debounce_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 1.090ns (27.059%)  route 2.938ns (72.941%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.635     5.156    u_fsm/u_btnD/CLK
    SLICE_X58Y9          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  u_fsm/u_btnD/debounce_cnt_reg[13]/Q
                         net (fo=4, routed)           1.157     6.732    u_fsm/u_btnD/debounce_cnt_reg_n_0_[13]
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  u_fsm/u_btnD/debounce_cnt[19]_i_4__2/O
                         net (fo=1, routed)           0.466     7.497    u_fsm/u_btnD/debounce_cnt[19]_i_4__2_n_0
    SLICE_X60Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.621 r  u_fsm/u_btnD/debounce_cnt[19]_i_3__2/O
                         net (fo=1, routed)           0.302     7.923    u_fsm/u_btnD/debounce_cnt[19]_i_3__2_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.047 r  u_fsm/u_btnD/debounce_cnt[19]_i_2__2/O
                         net (fo=20, routed)          1.013     9.060    u_fsm/u_btnD/debounce_cnt[19]_i_2__2_n_0
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.124     9.184 r  u_fsm/u_btnD/debounce_cnt[2]_i_1__2/O
                         net (fo=1, routed)           0.000     9.184    u_fsm/u_btnD/debounce_cnt[2]_i_1__2_n_0
    SLICE_X58Y7          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.517    14.858    u_fsm/u_btnD/CLK
    SLICE_X58Y7          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y7          FDCE (Setup_fdce_C_D)        0.031    15.128    u_fsm/u_btnD/debounce_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 u_fsm/u_btnD/debounce_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/u_btnD/debounce_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.118ns (27.514%)  route 2.945ns (72.486%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.635     5.156    u_fsm/u_btnD/CLK
    SLICE_X58Y9          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  u_fsm/u_btnD/debounce_cnt_reg[13]/Q
                         net (fo=4, routed)           1.157     6.732    u_fsm/u_btnD/debounce_cnt_reg_n_0_[13]
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  u_fsm/u_btnD/debounce_cnt[19]_i_4__2/O
                         net (fo=1, routed)           0.466     7.497    u_fsm/u_btnD/debounce_cnt[19]_i_4__2_n_0
    SLICE_X60Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.621 r  u_fsm/u_btnD/debounce_cnt[19]_i_3__2/O
                         net (fo=1, routed)           0.302     7.923    u_fsm/u_btnD/debounce_cnt[19]_i_3__2_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.047 r  u_fsm/u_btnD/debounce_cnt[19]_i_2__2/O
                         net (fo=20, routed)          1.021     9.068    u_fsm/u_btnD/debounce_cnt[19]_i_2__2_n_0
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.152     9.220 r  u_fsm/u_btnD/debounce_cnt[1]_i_1__2/O
                         net (fo=1, routed)           0.000     9.220    u_fsm/u_btnD/debounce_cnt[1]_i_1__2_n_0
    SLICE_X58Y7          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.517    14.858    u_fsm/u_btnD/CLK
    SLICE_X58Y7          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y7          FDCE (Setup_fdce_C_D)        0.075    15.172    u_fsm/u_btnD/debounce_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 u_fsm/u_btnD/debounce_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/u_btnD/debounce_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.118ns (27.563%)  route 2.938ns (72.437%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.635     5.156    u_fsm/u_btnD/CLK
    SLICE_X58Y9          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  u_fsm/u_btnD/debounce_cnt_reg[13]/Q
                         net (fo=4, routed)           1.157     6.732    u_fsm/u_btnD/debounce_cnt_reg_n_0_[13]
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  u_fsm/u_btnD/debounce_cnt[19]_i_4__2/O
                         net (fo=1, routed)           0.466     7.497    u_fsm/u_btnD/debounce_cnt[19]_i_4__2_n_0
    SLICE_X60Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.621 r  u_fsm/u_btnD/debounce_cnt[19]_i_3__2/O
                         net (fo=1, routed)           0.302     7.923    u_fsm/u_btnD/debounce_cnt[19]_i_3__2_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.047 r  u_fsm/u_btnD/debounce_cnt[19]_i_2__2/O
                         net (fo=20, routed)          1.013     9.060    u_fsm/u_btnD/debounce_cnt[19]_i_2__2_n_0
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.152     9.212 r  u_fsm/u_btnD/debounce_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.000     9.212    u_fsm/u_btnD/debounce_cnt[3]_i_1__2_n_0
    SLICE_X58Y7          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.517    14.858    u_fsm/u_btnD/CLK
    SLICE_X58Y7          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y7          FDCE (Setup_fdce_C_D)        0.075    15.172    u_fsm/u_btnD/debounce_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 u_fsm/u_btnL/btn_debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/money_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.607ns (41.100%)  route 2.303ns (58.900%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.634     5.155    u_fsm/u_btnL/CLK
    SLICE_X62Y12         FDCE                                         r  u_fsm/u_btnL/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u_fsm/u_btnL/btn_debounced_reg/Q
                         net (fo=11, routed)          1.446     7.057    u_fsm/u_btnL/btn_debounced_reg_n_0
    SLICE_X60Y15         LUT4 (Prop_lut4_I2_O)        0.124     7.181 r  u_fsm/u_btnL/money_next0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.181    u_fsm/u_btnL_n_3
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.694 r  u_fsm/money_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.694    u_fsm/money_next0_carry__1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.913 r  u_fsm/money_next0_carry__2/O[0]
                         net (fo=1, routed)           0.857     8.770    u_fsm/in4[13]
    SLICE_X61Y16         LUT4 (Prop_lut4_I1_O)        0.295     9.065 r  u_fsm/money_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     9.065    u_fsm/money_next0_in[13]
    SLICE_X61Y16         FDCE                                         r  u_fsm/money_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.511    14.852    u_fsm/CLK
    SLICE_X61Y16         FDCE                                         r  u_fsm/money_reg_reg[13]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X61Y16         FDCE (Setup_fdce_C_D)        0.029    15.106    u_fsm/money_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 u_fsm/u_btnR/debounce_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/u_btnR/debounce_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.151ns (29.028%)  route 2.814ns (70.972%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.569     5.090    u_fsm/u_btnR/CLK
    SLICE_X54Y9          FDCE                                         r  u_fsm/u_btnR/debounce_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDCE (Prop_fdce_C_Q)         0.478     5.568 f  u_fsm/u_btnR/debounce_cnt_reg[12]/Q
                         net (fo=3, routed)           0.981     6.549    u_fsm/u_btnR/debounce_cnt_reg_n_0_[12]
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.301     6.850 r  u_fsm/u_btnR/debounce_cnt[19]_i_4__1/O
                         net (fo=1, routed)           0.466     7.316    u_fsm/u_btnR/debounce_cnt[19]_i_4__1_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.440 r  u_fsm/u_btnR/debounce_cnt[19]_i_3__1/O
                         net (fo=1, routed)           0.435     7.875    u_fsm/u_btnR/debounce_cnt[19]_i_3__1_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.999 r  u_fsm/u_btnR/debounce_cnt[19]_i_2__1/O
                         net (fo=20, routed)          0.933     8.931    u_fsm/u_btnR/debounce_cnt[19]_i_2__1_n_0
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.055 r  u_fsm/u_btnR/debounce_cnt[18]_i_1__1/O
                         net (fo=1, routed)           0.000     9.055    u_fsm/u_btnR/debounce_cnt[18]_i_1__1_n_0
    SLICE_X54Y11         FDCE                                         r  u_fsm/u_btnR/debounce_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.449    14.790    u_fsm/u_btnR/CLK
    SLICE_X54Y11         FDCE                                         r  u_fsm/u_btnR/debounce_cnt_reg[18]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X54Y11         FDCE (Setup_fdce_C_D)        0.077    15.106    u_fsm/u_btnR/debounce_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.090ns (27.880%)  route 2.820ns (72.120%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.625     5.146    u_fsm/u_fnd/u_fnd_digit_select/CLK
    SLICE_X62Y20         FDCE                                         r  u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.440    u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter[12]
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.299     6.739 r  u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter[16]_i_6/O
                         net (fo=1, routed)           0.280     7.019    u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter[16]_i_6_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.143 r  u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter[16]_i_5/O
                         net (fo=1, routed)           0.579     7.722    u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter[16]_i_5_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.846 f  u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter[16]_i_3/O
                         net (fo=20, routed)          1.086     8.932    u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.056 r  u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.056    u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter_1[14]
    SLICE_X62Y21         FDCE                                         r  u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.507    14.848    u_fsm/u_fnd/u_fnd_digit_select/CLK
    SLICE_X62Y21         FDCE                                         r  u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031    15.118    u_fsm/u_fnd/u_fnd_digit_select/r_1ms_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 u_fsm/u_btnR/debounce_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/u_btnR/debounce_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.177ns (29.490%)  route 2.814ns (70.510%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.569     5.090    u_fsm/u_btnR/CLK
    SLICE_X54Y9          FDCE                                         r  u_fsm/u_btnR/debounce_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDCE (Prop_fdce_C_Q)         0.478     5.568 f  u_fsm/u_btnR/debounce_cnt_reg[12]/Q
                         net (fo=3, routed)           0.981     6.549    u_fsm/u_btnR/debounce_cnt_reg_n_0_[12]
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.301     6.850 r  u_fsm/u_btnR/debounce_cnt[19]_i_4__1/O
                         net (fo=1, routed)           0.466     7.316    u_fsm/u_btnR/debounce_cnt[19]_i_4__1_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.440 r  u_fsm/u_btnR/debounce_cnt[19]_i_3__1/O
                         net (fo=1, routed)           0.435     7.875    u_fsm/u_btnR/debounce_cnt[19]_i_3__1_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.999 r  u_fsm/u_btnR/debounce_cnt[19]_i_2__1/O
                         net (fo=20, routed)          0.933     8.931    u_fsm/u_btnR/debounce_cnt[19]_i_2__1_n_0
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.150     9.081 r  u_fsm/u_btnR/debounce_cnt[19]_i_1__1/O
                         net (fo=1, routed)           0.000     9.081    u_fsm/u_btnR/debounce_cnt[19]_i_1__1_n_0
    SLICE_X54Y11         FDCE                                         r  u_fsm/u_btnR/debounce_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.449    14.790    u_fsm/u_btnR/CLK
    SLICE_X54Y11         FDCE                                         r  u_fsm/u_btnR/debounce_cnt_reg[19]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X54Y11         FDCE (Setup_fdce_C_D)        0.118    15.147    u_fsm/u_btnR/debounce_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  6.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_fsm/u_btnL/btn_debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/u_btnL/btn_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.702%)  route 0.168ns (54.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.592     1.475    u_fsm/u_btnL/CLK
    SLICE_X62Y12         FDCE                                         r  u_fsm/u_btnL/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_fsm/u_btnL/btn_debounced_reg/Q
                         net (fo=11, routed)          0.168     1.784    u_fsm/u_btnL/btn_debounced_reg_n_0
    SLICE_X62Y13         FDCE                                         r  u_fsm/u_btnL/btn_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.861     1.988    u_fsm/u_btnL/CLK
    SLICE_X62Y13         FDCE                                         r  u_fsm/u_btnL/btn_prev_reg/C
                         clock pessimism             -0.499     1.489    
    SLICE_X62Y13         FDCE (Hold_fdce_C_D)         0.066     1.555    u_fsm/u_btnL/btn_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/u_fnd/u_fnd_digit_select/sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.007%)  route 0.139ns (51.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.585     1.468    u_fsm/u_fnd/u_fnd_digit_select/CLK
    SLICE_X58Y20         FDCE                                         r  u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_reg[1]/Q
                         net (fo=2, routed)           0.139     1.735    u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel[1]
    SLICE_X58Y20         FDCE                                         r  u_fsm/u_fnd/u_fnd_digit_select/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.853     1.980    u_fsm/u_fnd/u_fnd_digit_select/CLK
    SLICE_X58Y20         FDCE                                         r  u_fsm/u_fnd/u_fnd_digit_select/sel_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.017     1.485    u_fsm/u_fnd/u_fnd_digit_select/sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_fsm/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/money_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.001%)  route 0.194ns (50.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.591     1.474    u_fsm/CLK
    SLICE_X62Y13         FDCE                                         r  u_fsm/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  u_fsm/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=18, routed)          0.194     1.809    u_fsm/state_reg[0]
    SLICE_X61Y13         LUT4 (Prop_lut4_I2_O)        0.045     1.854 r  u_fsm/money_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    u_fsm/money_next0_in[3]
    SLICE_X61Y13         FDCE                                         r  u_fsm/money_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     1.986    u_fsm/CLK
    SLICE_X61Y13         FDCE                                         r  u_fsm/money_reg_reg[3]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X61Y13         FDCE (Hold_fdce_C_D)         0.092     1.600    u_fsm/money_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/u_fnd/u_fnd_digit_select/sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.936%)  route 0.195ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.585     1.468    u_fsm/u_fnd/u_fnd_digit_select/CLK
    SLICE_X58Y20         FDCE                                         r  u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_reg[0]/Q
                         net (fo=3, routed)           0.195     1.804    u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel[0]
    SLICE_X58Y20         FDCE                                         r  u_fsm/u_fnd/u_fnd_digit_select/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.853     1.980    u_fsm/u_fnd/u_fnd_digit_select/CLK
    SLICE_X58Y20         FDCE                                         r  u_fsm/u_fnd/u_fnd_digit_select/sel_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.070     1.538    u_fsm/u_fnd/u_fnd_digit_select/sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_fsm/u_btnR/debounce_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/u_btnR/debounce_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.565     1.448    u_fsm/u_btnR/CLK
    SLICE_X54Y7          FDCE                                         r  u_fsm/u_btnR/debounce_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDCE (Prop_fdce_C_Q)         0.164     1.612 f  u_fsm/u_btnR/debounce_cnt_reg[0]/Q
                         net (fo=4, routed)           0.200     1.812    u_fsm/u_btnR/debounce_cnt_reg_n_0_[0]
    SLICE_X54Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.857 r  u_fsm/u_btnR/debounce_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.857    u_fsm/u_btnR/debounce_cnt[0]_i_1__1_n_0
    SLICE_X54Y7          FDCE                                         r  u_fsm/u_btnR/debounce_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.836     1.963    u_fsm/u_btnR/CLK
    SLICE_X54Y7          FDCE                                         r  u_fsm/u_btnR/debounce_cnt_reg[0]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X54Y7          FDCE (Hold_fdce_C_D)         0.120     1.568    u_fsm/u_btnR/debounce_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 u_fsm/u_btnD/debounce_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/u_btnD/debounce_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.593     1.476    u_fsm/u_btnD/CLK
    SLICE_X58Y7          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  u_fsm/u_btnD/debounce_cnt_reg[0]/Q
                         net (fo=4, routed)           0.197     1.814    u_fsm/u_btnD/debounce_cnt_reg_n_0_[0]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.859 r  u_fsm/u_btnD/debounce_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.859    u_fsm/u_btnD/debounce_cnt[0]_i_1__2_n_0
    SLICE_X58Y7          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.863     1.990    u_fsm/u_btnD/CLK
    SLICE_X58Y7          FDCE                                         r  u_fsm/u_btnD/debounce_cnt_reg[0]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X58Y7          FDCE (Hold_fdce_C_D)         0.091     1.567    u_fsm/u_btnD/debounce_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 u_fsm/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/money_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.648%)  route 0.213ns (53.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.591     1.474    u_fsm/CLK
    SLICE_X62Y13         FDCE                                         r  u_fsm/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  u_fsm/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=18, routed)          0.213     1.828    u_fsm/state_reg[0]
    SLICE_X62Y14         LUT4 (Prop_lut4_I2_O)        0.045     1.873 r  u_fsm/money_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.873    u_fsm/money_next0_in[8]
    SLICE_X62Y14         FDCE                                         r  u_fsm/money_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.861     1.988    u_fsm/CLK
    SLICE_X62Y14         FDCE                                         r  u_fsm/money_reg_reg[8]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X62Y14         FDCE (Hold_fdce_C_D)         0.091     1.580    u_fsm/money_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u_fsm/u_btnR/btn_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.187ns (45.784%)  route 0.221ns (54.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.591     1.474    u_fsm/u_btnR/CLK
    SLICE_X62Y13         FDCE                                         r  u_fsm/u_btnR/btn_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_fsm/u_btnR/btn_prev_reg/Q
                         net (fo=4, routed)           0.221     1.837    u_fsm/u_btnR/btn_prev_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I2_O)        0.046     1.883 r  u_fsm/u_btnR/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    u_fsm/u_btnR_n_0
    SLICE_X62Y13         FDCE                                         r  u_fsm/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.861     1.988    u_fsm/CLK
    SLICE_X62Y13         FDCE                                         r  u_fsm/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y13         FDCE (Hold_fdce_C_D)         0.107     1.581    u_fsm/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u_fsm/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/money_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.097%)  route 0.246ns (56.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.591     1.474    u_fsm/CLK
    SLICE_X62Y13         FDCE                                         r  u_fsm/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  u_fsm/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=18, routed)          0.246     1.861    u_fsm/state_reg[0]
    SLICE_X61Y13         LUT4 (Prop_lut4_I2_O)        0.045     1.906 r  u_fsm/money_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.906    u_fsm/money_next0_in[2]
    SLICE_X61Y13         FDCE                                         r  u_fsm/money_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     1.986    u_fsm/CLK
    SLICE_X61Y13         FDCE                                         r  u_fsm/money_reg_reg[2]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X61Y13         FDCE (Hold_fdce_C_D)         0.091     1.599    u_fsm/money_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.585     1.468    u_fsm/u_fnd/u_fnd_digit_select/CLK
    SLICE_X58Y20         FDCE                                         r  u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_reg[0]/Q
                         net (fo=3, routed)           0.236     1.845    u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel[0]
    SLICE_X58Y20         LUT2 (Prop_lut2_I0_O)        0.043     1.888 r  u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel[1]_i_2/O
                         net (fo=1, routed)           0.000     1.888    u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel[1]_i_2_n_0
    SLICE_X58Y20         FDCE                                         r  u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.853     1.980    u_fsm/u_fnd/u_fnd_digit_select/CLK
    SLICE_X58Y20         FDCE                                         r  u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.107     1.575    u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   u_fsm/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   u_fsm/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   u_fsm/money_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   u_fsm/money_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   u_fsm/money_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y16   u_fsm/money_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y16   u_fsm/money_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y16   u_fsm/money_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y13   u_fsm/money_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   u_fsm/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   u_fsm/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   u_fsm/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   u_fsm/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_fsm/money_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_fsm/money_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_fsm/money_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_fsm/money_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_fsm/money_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_fsm/money_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   u_fsm/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   u_fsm/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   u_fsm/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   u_fsm/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_fsm/money_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_fsm/money_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_fsm/money_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_fsm/money_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_fsm/money_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_fsm/money_reg_reg[12]/C



