// Seed: 3643063736
module module_0;
  logic id_1 = id_1[-1'b0];
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4,
    input tri0 id_5,
    input wor id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri1 id_9
    , id_20,
    input tri0 id_10,
    input uwire id_11,
    input wire id_12,
    output tri0 id_13,
    output uwire id_14,
    output tri0 void id_15,
    input tri id_16,
    output tri1 id_17,
    input wor id_18
);
  assign id_13 = id_11;
  logic [-1 'h0 : -1] id_21;
  module_0 modCall_1 ();
  logic id_22 = 1 + id_9, id_23;
endmodule
