{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651933087249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651933087249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 19:48:07 2022 " "Processing started: Sat May 07 19:48:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651933087249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933087249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933087249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651933087462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651933087462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/states_exp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/states_exp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-design " "Found design unit 1: Controller-design" {  } { { "VHDL/states_exp.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/states_exp.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "VHDL/states_exp.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/states_exp.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/shift7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/shift7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift7-arch " "Found design unit 1: Shift7-arch" {  } { { "VHDL/shift7.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/shift7.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift7 " "Found entity 1: Shift7" {  } { { "VHDL/shift7.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/shift7.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/shift1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/shift1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift1-arch " "Found design unit 1: Shift1-arch" {  } { { "VHDL/shift1.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/shift1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift1 " "Found entity 1: Shift1" {  } { { "VHDL/shift1.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/shift1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/se9.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/se9.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9-arch " "Found design unit 1: SE9-arch" {  } { { "VHDL/se9.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/se9.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9 " "Found entity 1: SE9" {  } { { "VHDL/se9.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/se9.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/se6.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/se6.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6-arch " "Found design unit 1: SE6-arch" {  } { { "VHDL/se6.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/se6.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6 " "Found entity 1: SE6" {  } { { "VHDL/se6.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/se6.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/register_tc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/register_tc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_tc-arch " "Found design unit 1: reg_tc-arch" {  } { { "VHDL/register_tc.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/register_tc.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_tc " "Found entity 1: reg_tc" {  } { { "VHDL/register_tc.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/register_tc.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/register_3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/register_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_3-arch " "Found design unit 1: reg_3-arch" {  } { { "VHDL/register_3.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/register_3.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_3 " "Found entity 1: reg_3" {  } { { "VHDL/register_3.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/register_3.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/register_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/register_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_2-arch " "Found design unit 1: reg_2-arch" {  } { { "VHDL/register_2.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/register_2.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_2 " "Found entity 1: reg_2" {  } { { "VHDL/register_2.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/register_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg_sel_3bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/reg_sel_3bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "VHDL/reg_sel_3bit.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_sel_3bit.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "VHDL/reg_sel_3bit.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_sel_3bit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-arch " "Found design unit 1: reg_file-arch" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-arch " "Found design unit 1: mem-arch" {  } { { "VHDL/memory.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/memory.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "VHDL/memory.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ir.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ir.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-arch " "Found design unit 1: ir-arch" {  } { { "VHDL/ir.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/ir.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "VHDL/ir.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/ir.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/iitb_risc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/iitb_risc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc-arch " "Found design unit 1: risc-arch" {  } { { "VHDL/IITB_RISC.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/IITB_RISC.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc " "Found entity 1: risc" {  } { { "VHDL/IITB_RISC.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/IITB_RISC.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/eq.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/eq.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq-arch " "Found design unit 1: eq-arch" {  } { { "VHDL/eq.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/eq.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq " "Found entity 1: eq" {  } { { "VHDL/eq.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/eq.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-arch " "Found design unit 1: DUT-arch" {  } { { "VHDL/DUT.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/DUT.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "VHDL/DUT.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/DUT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataflow-arch " "Found design unit 1: dataflow-arch" {  } { { "VHDL/datapath.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093896 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "VHDL/datapath.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cond_check.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cond_check.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cond_check-arch " "Found design unit 1: cond_check-arch" {  } { { "VHDL/cond_check.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/cond_check.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093896 ""} { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "VHDL/cond_check.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/cond_check.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093896 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933093896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651933093911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc risc:instance " "Elaborating entity \"risc\" for hierarchy \"risc:instance\"" {  } { { "VHDL/DUT.vhdl" "instance" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/DUT.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataflow risc:instance\|dataflow:data " "Elaborating entity \"dataflow\" for hierarchy \"risc:instance\|dataflow:data\"" {  } { { "VHDL/IITB_RISC.vhdl" "data" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/IITB_RISC.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093911 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "eq_out datapath.vhdl(134) " "VHDL Signal Declaration warning at datapath.vhdl(134): used explicit default value for signal \"eq_out\" because signal was never assigned a value" {  } { { "VHDL/datapath.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 134 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651933093911 "|DUT|risc:instance|dataflow:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2 risc:instance\|dataflow:data\|reg_2:t1 " "Elaborating entity \"reg_2\" for hierarchy \"risc:instance\|dataflow:data\|reg_2:t1\"" {  } { { "VHDL/datapath.vhdl" "t1" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_tc risc:instance\|dataflow:data\|reg_tc:tc " "Elaborating entity \"reg_tc\" for hierarchy \"risc:instance\|dataflow:data\|reg_tc:tc\"" {  } { { "VHDL/datapath.vhdl" "tc" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_3 risc:instance\|dataflow:data\|reg_3:t2 " "Elaborating entity \"reg_3\" for hierarchy \"risc:instance\|dataflow:data\|reg_3:t2\"" {  } { { "VHDL/datapath.vhdl" "t2" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file risc:instance\|dataflow:data\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"risc:instance\|dataflow:data\|reg_file:rf\"" {  } { { "VHDL/datapath.vhdl" "rf" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093927 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg_file.vhdl(82) " "VHDL Process Statement warning at reg_file.vhdl(82): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093927 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK reg_file.vhdl(91) " "VHDL Process Statement warning at reg_file.vhdl(91): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093927 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 reg_file.vhdl(116) " "VHDL Process Statement warning at reg_file.vhdl(116): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093927 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 reg_file.vhdl(118) " "VHDL Process Statement warning at reg_file.vhdl(118): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093927 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 reg_file.vhdl(120) " "VHDL Process Statement warning at reg_file.vhdl(120): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 reg_file.vhdl(122) " "VHDL Process Statement warning at reg_file.vhdl(122): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 reg_file.vhdl(124) " "VHDL Process Statement warning at reg_file.vhdl(124): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4 reg_file.vhdl(126) " "VHDL Process Statement warning at reg_file.vhdl(126): signal \"r4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5 reg_file.vhdl(128) " "VHDL Process Statement warning at reg_file.vhdl(128): signal \"r5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6 reg_file.vhdl(130) " "VHDL Process Statement warning at reg_file.vhdl(130): signal \"r6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7 reg_file.vhdl(132) " "VHDL Process Statement warning at reg_file.vhdl(132): signal \"r7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a2 reg_file.vhdl(138) " "VHDL Process Statement warning at reg_file.vhdl(138): signal \"a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 reg_file.vhdl(140) " "VHDL Process Statement warning at reg_file.vhdl(140): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 reg_file.vhdl(142) " "VHDL Process Statement warning at reg_file.vhdl(142): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 reg_file.vhdl(144) " "VHDL Process Statement warning at reg_file.vhdl(144): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 reg_file.vhdl(146) " "VHDL Process Statement warning at reg_file.vhdl(146): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4 reg_file.vhdl(148) " "VHDL Process Statement warning at reg_file.vhdl(148): signal \"r4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5 reg_file.vhdl(150) " "VHDL Process Statement warning at reg_file.vhdl(150): signal \"r5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6 reg_file.vhdl(152) " "VHDL Process Statement warning at reg_file.vhdl(152): signal \"r6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7 reg_file.vhdl(154) " "VHDL Process Statement warning at reg_file.vhdl(154): signal \"r7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d1 reg_file.vhdl(37) " "VHDL Process Statement warning at reg_file.vhdl(37): inferring latch(es) for signal or variable \"d1\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d2 reg_file.vhdl(37) " "VHDL Process Statement warning at reg_file.vhdl(37): inferring latch(es) for signal or variable \"d2\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[0\] reg_file.vhdl(37) " "Inferred latch for \"d2\[0\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[1\] reg_file.vhdl(37) " "Inferred latch for \"d2\[1\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[2\] reg_file.vhdl(37) " "Inferred latch for \"d2\[2\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[3\] reg_file.vhdl(37) " "Inferred latch for \"d2\[3\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[4\] reg_file.vhdl(37) " "Inferred latch for \"d2\[4\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[5\] reg_file.vhdl(37) " "Inferred latch for \"d2\[5\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[6\] reg_file.vhdl(37) " "Inferred latch for \"d2\[6\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[7\] reg_file.vhdl(37) " "Inferred latch for \"d2\[7\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[8\] reg_file.vhdl(37) " "Inferred latch for \"d2\[8\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[9\] reg_file.vhdl(37) " "Inferred latch for \"d2\[9\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[10\] reg_file.vhdl(37) " "Inferred latch for \"d2\[10\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[11\] reg_file.vhdl(37) " "Inferred latch for \"d2\[11\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[12\] reg_file.vhdl(37) " "Inferred latch for \"d2\[12\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[13\] reg_file.vhdl(37) " "Inferred latch for \"d2\[13\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[14\] reg_file.vhdl(37) " "Inferred latch for \"d2\[14\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[15\] reg_file.vhdl(37) " "Inferred latch for \"d2\[15\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[0\] reg_file.vhdl(37) " "Inferred latch for \"d1\[0\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[1\] reg_file.vhdl(37) " "Inferred latch for \"d1\[1\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[2\] reg_file.vhdl(37) " "Inferred latch for \"d1\[2\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[3\] reg_file.vhdl(37) " "Inferred latch for \"d1\[3\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[4\] reg_file.vhdl(37) " "Inferred latch for \"d1\[4\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[5\] reg_file.vhdl(37) " "Inferred latch for \"d1\[5\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[6\] reg_file.vhdl(37) " "Inferred latch for \"d1\[6\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[7\] reg_file.vhdl(37) " "Inferred latch for \"d1\[7\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[8\] reg_file.vhdl(37) " "Inferred latch for \"d1\[8\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[9\] reg_file.vhdl(37) " "Inferred latch for \"d1\[9\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[10\] reg_file.vhdl(37) " "Inferred latch for \"d1\[10\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[11\] reg_file.vhdl(37) " "Inferred latch for \"d1\[11\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[12\] reg_file.vhdl(37) " "Inferred latch for \"d1\[12\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[13\] reg_file.vhdl(37) " "Inferred latch for \"d1\[13\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[14\] reg_file.vhdl(37) " "Inferred latch for \"d1\[14\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[15\] reg_file.vhdl(37) " "Inferred latch for \"d1\[15\]\" at reg_file.vhdl(37)" {  } { { "VHDL/reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/reg_file.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093942 "|DUT|risc:instance|dataflow:data|reg_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem risc:instance\|dataflow:data\|mem:memory " "Elaborating entity \"mem\" for hierarchy \"risc:instance\|dataflow:data\|mem:memory\"" {  } { { "VHDL/datapath.vhdl" "memory" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk memory.vhdl(41) " "VHDL Process Statement warning at memory.vhdl(41): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/memory.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/memory.vhdl" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|mem:memory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_in memory.vhdl(20) " "VHDL Process Statement warning at memory.vhdl(20): inferring latch(es) for signal or variable \"add_in\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/memory.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/memory.vhdl" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|mem:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[0\] memory.vhdl(20) " "Inferred latch for \"add_in\[0\]\" at memory.vhdl(20)" {  } { { "VHDL/memory.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/memory.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|mem:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[1\] memory.vhdl(20) " "Inferred latch for \"add_in\[1\]\" at memory.vhdl(20)" {  } { { "VHDL/memory.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/memory.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|mem:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[2\] memory.vhdl(20) " "Inferred latch for \"add_in\[2\]\" at memory.vhdl(20)" {  } { { "VHDL/memory.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/memory.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|mem:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[3\] memory.vhdl(20) " "Inferred latch for \"add_in\[3\]\" at memory.vhdl(20)" {  } { { "VHDL/memory.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/memory.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|mem:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[4\] memory.vhdl(20) " "Inferred latch for \"add_in\[4\]\" at memory.vhdl(20)" {  } { { "VHDL/memory.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/memory.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|mem:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[5\] memory.vhdl(20) " "Inferred latch for \"add_in\[5\]\" at memory.vhdl(20)" {  } { { "VHDL/memory.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/memory.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|mem:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[6\] memory.vhdl(20) " "Inferred latch for \"add_in\[6\]\" at memory.vhdl(20)" {  } { { "VHDL/memory.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/memory.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|mem:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[7\] memory.vhdl(20) " "Inferred latch for \"add_in\[7\]\" at memory.vhdl(20)" {  } { { "VHDL/memory.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/memory.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|mem:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir risc:instance\|dataflow:data\|ir:Instruction_register " "Elaborating entity \"ir\" for hierarchy \"risc:instance\|dataflow:data\|ir:Instruction_register\"" {  } { { "VHDL/datapath.vhdl" "Instruction_register" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9 risc:instance\|dataflow:data\|SE9:SE9_16 " "Elaborating entity \"SE9\" for hierarchy \"risc:instance\|dataflow:data\|SE9:SE9_16\"" {  } { { "VHDL/datapath.vhdl" "SE9_16" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6 risc:instance\|dataflow:data\|SE6:SE6_16 " "Elaborating entity \"SE6\" for hierarchy \"risc:instance\|dataflow:data\|SE6:SE6_16\"" {  } { { "VHDL/datapath.vhdl" "SE6_16" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift7 risc:instance\|dataflow:data\|Shift7:Shifter_7 " "Elaborating entity \"Shift7\" for hierarchy \"risc:instance\|dataflow:data\|Shift7:Shifter_7\"" {  } { { "VHDL/datapath.vhdl" "Shifter_7" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift1 risc:instance\|dataflow:data\|Shift1:Shifter_1 " "Elaborating entity \"Shift1\" for hierarchy \"risc:instance\|dataflow:data\|Shift1:Shifter_1\"" {  } { { "VHDL/datapath.vhdl" "Shifter_1" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_check risc:instance\|dataflow:data\|cond_check:CC " "Elaborating entity \"cond_check\" for hierarchy \"risc:instance\|dataflow:data\|cond_check:CC\"" {  } { { "VHDL/datapath.vhdl" "CC" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu risc:instance\|dataflow:data\|alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"risc:instance\|dataflow:data\|alu:alu_1\"" {  } { { "VHDL/datapath.vhdl" "alu_1" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/datapath.vhdl" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_cw alu.vhdl(28) " "VHDL Process Statement warning at alu.vhdl(28): signal \"alu_cw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|alu:alu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_cw alu.vhdl(35) " "VHDL Process Statement warning at alu.vhdl(35): signal \"alu_cw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|alu:alu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_a alu.vhdl(46) " "VHDL Process Statement warning at alu.vhdl(46): signal \"alu_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|alu:alu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_b alu.vhdl(47) " "VHDL Process Statement warning at alu.vhdl(47): signal \"alu_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|alu:alu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a alu.vhdl(50) " "VHDL Process Statement warning at alu.vhdl(50): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|alu:alu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b alu.vhdl(50) " "VHDL Process Statement warning at alu.vhdl(50): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|alu:alu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a alu.vhdl(57) " "VHDL Process Statement warning at alu.vhdl(57): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|alu:alu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b alu.vhdl(57) " "VHDL Process Statement warning at alu.vhdl(57): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|alu:alu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out alu.vhdl(58) " "VHDL Process Statement warning at alu.vhdl(58): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|alu:alu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out alu.vhdl(64) " "VHDL Process Statement warning at alu.vhdl(64): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|alu:alu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out alu.vhdl(69) " "VHDL Process Statement warning at alu.vhdl(69): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|alu:alu_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out alu.vhdl(25) " "VHDL Process Statement warning at alu.vhdl(25): inferring latch(es) for signal or variable \"alu_out\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[16\] alu.vhdl(25) " "Inferred latch for \"alu_out\[16\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 "|DUT|risc:instance|dataflow:data|alu:alu_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller risc:instance\|Controller:control " "Elaborating entity \"Controller\" for hierarchy \"risc:instance\|Controller:control\"" {  } { { "VHDL/IITB_RISC.vhdl" "control" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/IITB_RISC.vhdl" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933093958 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "225 " "225 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651933094271 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "VHDL/DUT.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/DUT.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651933094271 "|DUT|input_vector[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "VHDL/DUT.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 1/EE-309-Project-IITB-RISC/VHDL/DUT.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651933094271 "|DUT|input_vector[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651933094271 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651933094271 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651933094271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651933094271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651933094302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 19:48:14 2022 " "Processing ended: Sat May 07 19:48:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651933094302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651933094302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651933094302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933094302 ""}
