============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 05 2024  11:55:26 am
  Module:                 sdrc_req_gen
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

  Instance   Module  Cell Count  Cell Area  Net Area   Total Area   Wireload  
------------------------------------------------------------------------------
sdrc_req_gen                475   1142.622     0.000     1142.622 <none> (D)  
  (D) = wireload is default in technology library
