INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/iclab/lab3/lab3.srcs/sim_1/new/PATTERN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PATTERN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/iclab/lab3/lab3.srcs/sources_1/new/SUBWAY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUBWAY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/iclab/lab3/lab3.srcs/sim_1/new/TESTBED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TESTBED
