# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab_5_2.srcs/sources_1/imports/AMS/Lab_3_version_5/Lab_3_version_5.srcs/sources_1/new/RISC_V_pac.sv" \
"../../../../Lab_5_2.srcs/sources_1/imports/AMS/Lab_4_ver_2/Lab_4_ver_2.srcs/sources_1/imports/sources_1/imports/new/ALU_RISC_V_version_2.sv" \
"../../../../Lab_5_2.srcs/sources_1/new/Load_Store_Unit.sv" \
"../../../../Lab_5_2.srcs/sources_1/imports/AMS/Lab_4_ver_2/Lab_4_ver_2.srcs/sources_1/imports/sources_1/new/Main_decoder.sv" \
"../../../../Lab_5_2.srcs/sources_1/imports/AMS/Lab_4_ver_2/Lab_4_ver_2.srcs/sources_1/new/RISC_V_Processor.sv" \
"../../../../Lab_5_2.srcs/sources_1/imports/AMS/Lab_4_ver_2/Lab_4_ver_2.srcs/sources_1/imports/sources_1/imports/new/Register_file.sv" \
"../../../../Lab_5_2.srcs/sources_1/imports/AMS/miriscv_ram.sv" \
"../../../../Lab_5_2.srcs/sources_1/imports/AMS/miriscv_top.sv" \

verilog xil_defaultlib  \
"../../../../Lab_5_2.srcs/sim_1/imports/AMS/tb_miriscv_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
