
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 1 min 1 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 1 min 1 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9066729 heartbeat IPC: 1.97218 cumulative IPC: 1.97218 (Simulation time: 0 hr 2 min 24 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14264676 heartbeat IPC: 1.92384 cumulative IPC: 1.94771 (Simulation time: 0 hr 3 min 49 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18744946 heartbeat IPC: 2.23201 cumulative IPC: 2.03407 (Simulation time: 0 hr 5 min 10 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23853165 heartbeat IPC: 1.95763 cumulative IPC: 2.01441 (Simulation time: 0 hr 6 min 34 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28692979 heartbeat IPC: 2.0662 cumulative IPC: 2.02455 (Simulation time: 0 hr 7 min 56 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33443700 heartbeat IPC: 2.10494 cumulative IPC: 2.03752 (Simulation time: 0 hr 9 min 18 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37898776 heartbeat IPC: 2.24463 cumulative IPC: 2.06474 (Simulation time: 0 hr 10 min 39 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42255170 heartbeat IPC: 2.29548 cumulative IPC: 2.09101 (Simulation time: 0 hr 11 min 56 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46591311 heartbeat IPC: 2.3062 cumulative IPC: 2.11292 (Simulation time: 0 hr 13 min 14 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50938583 heartbeat IPC: 2.30029 cumulative IPC: 2.13027 (Simulation time: 0 hr 14 min 33 sec) 
Finished CPU 0 instructions: 100000001 cycles: 46942394 cumulative IPC: 2.13027 (Simulation time: 0 hr 14 min 33 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.13027 instructions: 100000001 cycles: 46942394
cpu0_DTLB TOTAL     ACCESS:   40466588  HIT:   40458638  MISS:       7950
cpu0_DTLB LOAD      ACCESS:   32303487  HIT:   32300621  MISS:       2866
cpu0_DTLB RFO       ACCESS:    8163101  HIT:    8158017  MISS:       5084
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.845 cycles
cpu0_ITLB TOTAL     ACCESS:     797822  HIT:     797715  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797822  HIT:     797715  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64642  HIT:      64306  MISS:        336
cpu0_L1I LOAD      ACCESS:      64642  HIT:      64306  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 308.021 cycles
cpu0_STLB TOTAL     ACCESS:       8057  HIT:       7277  MISS:        780
cpu0_STLB LOAD      ACCESS:       2973  HIT:       2806  MISS:        167
cpu0_STLB RFO       ACCESS:       5084  HIT:       4471  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 181.027 cycles
cpu0_L1D TOTAL     ACCESS:   32236346  HIT:   31770660  MISS:     465686
cpu0_L1D LOAD      ACCESS:   28657368  HIT:   28500851  MISS:     156517
cpu0_L1D RFO       ACCESS:    3578209  HIT:    3269224  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        585  MISS:        184
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 368.904 cycles
cpu0_L2C TOTAL     ACCESS:     772253  HIT:     485061  MISS:     287192
cpu0_L2C LOAD      ACCESS:     156853  HIT:     142169  MISS:      14684
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306231  HIT:     306194  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        184  HIT:        167  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 580.681 cycles
LLC TOTAL     ACCESS:     557466  HIT:     272685  MISS:     284781
LLC LOAD      ACCESS:      14684  HIT:      11578  MISS:       3106
LLC RFO       ACCESS:     272306  HIT:     112859  MISS:     159447
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270459  HIT:     148239  MISS:     122220
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 564.432 cycles
Insertion Distribution: 
	LOAD 559 0 0 3355 491 
	RFO 6412 0 0 50992 132786 
	PREF 0 0 0 0 0 
	WRITEBACK 0 0 0 0 123001 
	 0 0 0 14 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2036  ROW_BUFFER_MISS:     160512
 DBUS AVG_CONGESTED_CYCLE:    3.99293
 WQ ROW_BUFFER_HIT:      10646  ROW_BUFFER_MISS:     144940  FULL:       1864


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.939
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

