Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (lin64) Build 1957588 Wed Aug  9 16:32:10 MDT 2017
| Date         : Fri Dec 28 16:17:29 2018
| Host         : trungnguyen running 64-bit unknown
| Command      : report_utilization -file orx_test_bd_wrapper_utilization_placed.rpt -pb orx_test_bd_wrapper_utilization_placed.pb
| Design       : orx_test_bd_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3032 |     0 |    274080 |  1.11 |
|   LUT as Logic             | 2667 |     0 |    274080 |  0.97 |
|   LUT as Memory            |  365 |     0 |    144000 |  0.25 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |  333 |     0 |           |       |
| CLB Registers              | 4261 |     0 |    548160 |  0.78 |
|   Register as Flip Flop    | 4261 |     0 |    548160 |  0.78 |
|   Register as Latch        |    0 |     0 |    548160 |  0.00 |
| CARRY8                     |   80 |     0 |     34260 |  0.23 |
| F7 Muxes                   |  180 |     0 |    137040 |  0.13 |
| F8 Muxes                   |   36 |     0 |     68520 |  0.05 |
| F9 Muxes                   |    0 |     0 |     34260 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 177   |          Yes |           - |        Reset |
| 26    |          Yes |         Set |            - |
| 4018  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |  981 |     0 |     34260 |  2.86 |
|   CLBL                                    |  557 |     0 |           |       |
|   CLBM                                    |  424 |     0 |           |       |
| LUT as Logic                              | 2667 |     0 |    274080 |  0.97 |
|   using O5 output only                    |   95 |       |           |       |
|   using O6 output only                    | 2299 |       |           |       |
|   using O5 and O6                         |  273 |       |           |       |
| LUT as Memory                             |  365 |     0 |    144000 |  0.25 |
|   LUT as Distributed RAM                  |   32 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |   32 |       |           |       |
|   LUT as Shift Register                   |  333 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |   88 |       |           |       |
|     using O5 and O6                       |  245 |       |           |       |
| LUT Flip Flop Pairs                       | 1518 |     0 |    274080 |  0.55 |
|   fully used LUT-FF pairs                 |  116 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 1371 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 1088 |       |           |       |
| Unique Control Sets                       |  219 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  161 |     0 |       912 | 17.65 |
|   RAMB36/FIFO*    |  161 |     0 |       912 | 17.65 |
|     RAMB36E2 only |  161 |       |           |       |
|   RAMB18          |    0 |     0 |      1824 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   57 |     3 |       328 | 17.38 |
| HPIOB_M          |   26 |     1 |        96 | 27.08 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   25 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   26 |     1 |        96 | 27.08 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   25 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    1 |     1 |        60 |  1.67 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    4 |     0 |        16 | 25.00 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       404 |  0.50 |
|   BUFGCE             |    2 |     0 |       116 |  1.72 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| FDRE      | 4018 |            Register |
| LUT6      |  968 |                 CLB |
| LUT4      |  834 |                 CLB |
| LUT5      |  412 |                 CLB |
| LUT3      |  378 |                 CLB |
| SRL16E    |  326 |                 CLB |
| LUT2      |  286 |                 CLB |
| SRLC32E   |  248 |                 CLB |
| MUXF7     |  180 |                 CLB |
| FDCE      |  177 |            Register |
| RAMB36E2  |  161 |           Block Ram |
| CARRY8    |   80 |                 CLB |
| LUT1      |   62 |                 CLB |
| RAMD32    |   56 |                 CLB |
| OBUF      |   53 |                 I/O |
| FDPE      |   40 |            Register |
| MUXF8     |   36 |                 CLB |
| FDSE      |   26 |            Register |
| RAMS32    |    8 |                 CLB |
| SRLC16E   |    4 |                 CLB |
| IBUFCTRL  |    3 |              Others |
| INBUF     |    2 |                 I/O |
| BUFGCE    |    2 |               Clock |
| DIFFINBUF |    1 |                 I/O |
| BSCANE2   |    1 |       Configuration |
+-----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| dbg_hub_CV |    1 |
+------------+------+


