{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 08:40:12 2019 " "Info: Processing started: Wed Oct 02 08:40:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoHardware -c ProjetoHardware --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoHardware -c ProjetoHardware --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcaddressmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file srcaddressmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SrcAddressMem " "Info: Found entity 1: SrcAddressMem" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SrcAddressMem " "Info: Elaborating entity \"SrcAddressMem\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SrcAddressMem.v(18) " "Warning (10270): Verilog HDL Case Statement warning at SrcAddressMem.v(18): incomplete case statement has no default case item" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out SrcAddressMem.v(14) " "Warning (10240): Verilog HDL Always Construct warning at SrcAddressMem.v(14): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[0\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[1\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[2\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[3\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[4\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[5\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[6\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[7\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[8\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[9\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[10\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[11\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[12\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[13\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[14\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[15\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[16\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[17\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[18\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[19\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[20\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[21\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[22\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[23\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[24\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[25\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[26\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[27\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[28\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[29\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[30\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] SrcAddressMem.v(14) " "Info (10041): Inferred latch for \"out\[31\]\" at SrcAddressMem.v(14)" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "33 " "Info: Inferred 33 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "SrcAddressMem.v" "Mux0" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "SrcAddressMem.v" "Mux1" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "SrcAddressMem.v" "Mux2" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "SrcAddressMem.v" "Mux3" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "SrcAddressMem.v" "Mux4" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "SrcAddressMem.v" "Mux5" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "SrcAddressMem.v" "Mux6" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "SrcAddressMem.v" "Mux7" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux8\"" {  } { { "SrcAddressMem.v" "Mux8" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux9\"" {  } { { "SrcAddressMem.v" "Mux9" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux10\"" {  } { { "SrcAddressMem.v" "Mux10" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux11\"" {  } { { "SrcAddressMem.v" "Mux11" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux12\"" {  } { { "SrcAddressMem.v" "Mux12" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux13\"" {  } { { "SrcAddressMem.v" "Mux13" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux14\"" {  } { { "SrcAddressMem.v" "Mux14" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux15\"" {  } { { "SrcAddressMem.v" "Mux15" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux16\"" {  } { { "SrcAddressMem.v" "Mux16" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux17\"" {  } { { "SrcAddressMem.v" "Mux17" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux18\"" {  } { { "SrcAddressMem.v" "Mux18" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux19\"" {  } { { "SrcAddressMem.v" "Mux19" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux20\"" {  } { { "SrcAddressMem.v" "Mux20" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux21\"" {  } { { "SrcAddressMem.v" "Mux21" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux22\"" {  } { { "SrcAddressMem.v" "Mux22" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux23\"" {  } { { "SrcAddressMem.v" "Mux23" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux24\"" {  } { { "SrcAddressMem.v" "Mux24" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux25\"" {  } { { "SrcAddressMem.v" "Mux25" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux26\"" {  } { { "SrcAddressMem.v" "Mux26" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux27\"" {  } { { "SrcAddressMem.v" "Mux27" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux28\"" {  } { { "SrcAddressMem.v" "Mux28" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux29\"" {  } { { "SrcAddressMem.v" "Mux29" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux30\"" {  } { { "SrcAddressMem.v" "Mux30" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux31\"" {  } { { "SrcAddressMem.v" "Mux31" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32\"" {  } { { "SrcAddressMem.v" "Mux32" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Info: Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5oc " "Info: Found entity 1: mux_5oc" {  } { { "db/mux_5oc.tdf" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/db/mux_5oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux32 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux32\"" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux32 " "Info: Instantiated megafunction \"lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4433 " "Info: Peak virtual memory: 4433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 08:40:14 2019 " "Info: Processing ended: Wed Oct 02 08:40:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
