<?xml version="1.0" encoding="UTF-8"?>
<LTE>
	<CONFIG_FILE>
		<FILE_PATH>/dev/shm/</FILE_PATH>
		<FILE_NAME>lte_config</FILE_NAME>
	</CONFIG_FILE>
	<WPPL_WORK_MODE>8</WPPL_WORK_MODE>
	<SUPPORT_SWITCH_ANT_RF_HW_VER>A2.0,J2.0</SUPPORT_SWITCH_ANT_RF_HW_VER>
	<USER_SWITCH_ANT>2</USER_SWITCH_ANT> <!-- 0:OFF 1:ON 2:AUTO -->
	<USER_TIMING_SUPPORT>2</USER_TIMING_SUPPORT> <!-- 0:OFF 1:ON 2:AUTO -->
	<INIT_INFO_CHECK>1</INIT_INFO_CHECK>
	<ACTIVE_IDENTIFY>
		<ACTIVE_IDENTIFY_FLAG>0</ACTIVE_IDENTIFY_FLAG>
		<ACTIVE_IDENTIFY_PAGING_NUM>50</ACTIVE_IDENTIFY_PAGING_NUM>
		<ACTIVE_IDENTIFY_RNTI_NUM>10</ACTIVE_IDENTIFY_RNTI_NUM>
        </ACTIVE_IDENTIFY>
        <ENG_EQU>
		<WPPL>
			<UL_SUB>90</UL_SUB>
			<UL_MULT>2.68</UL_MULT>
		</WPPL>
		<WLA3B3100>
			<UL_SUB>90</UL_SUB>
			<UL_MULT>2.68</UL_MULT>
		</WLA3B3100>
		<WLA3B3000>
			<UL_SUB>100</UL_SUB>
			<UL_MULT>2</UL_MULT>
		</WLA3B3000>
		<UL_CIC_TRUNC>0</UL_CIC_TRUNC>
		<UL_FIR_TRUNC>9</UL_FIR_TRUNC>
		<DL_CIC_TRUNC>0</DL_CIC_TRUNC>
		<DL_FIR_TRUNC>9</DL_FIR_TRUNC>
		<DL_STANDARD_ADJUST>-189</DL_STANDARD_ADJUST>
		<DL_MS_ADJUST>0</DL_MS_ADJUST>
		<DL_THRESHOULD_LO>5</DL_THRESHOULD_LO>
		<DL_THRESHOULD_HI>2</DL_THRESHOULD_HI>
	</ENG_EQU>
	<SCHEDULE_TIME_GAP> 
		<SCHEDULE_FREQ_TIME_GAP>120</SCHEDULE_FREQ_TIME_GAP>
		<SCHEDULE_FREQ_SHORT_TIME_GAP>20</SCHEDULE_FREQ_SHORT_TIME_GAP>
		<SCHEDULE_CHNL_TIME_GAP>90</SCHEDULE_CHNL_TIME_GAP>
		<SCHEDULE_UL_INVALID_TIME_GAP>50</SCHEDULE_UL_INVALID_TIME_GAP>
		<RNTI_ENABLE_GAP> 240 </RNTI_ENABLE_GAP>
	</SCHEDULE_TIME_GAP>	
		
	<CHNL_PDCCH_PARSE_MODE_1>
		<DEFAULT>3</DEFAULT>
		<HIT_TAR>3</HIT_TAR>
		<BROTHER_HIT_TAR>1</BROTHER_HIT_TAR>
	</CHNL_PDCCH_PARSE_MODE_1>
	<CHNL_PDSCH_PARSE_MODE_1>
		<DEFAULT>0</DEFAULT>
		<HIT_TAR>0</HIT_TAR>
		<BROTHER_HIT_TAR>0</BROTHER_HIT_TAR>
	</CHNL_PDSCH_PARSE_MODE_1>
	<CHNL_PDCCH_PARSE_MODE_2>
		<DEFAULT>2</DEFAULT>
		<HIT_TAR>3</HIT_TAR>
		<BROTHER_HIT_TAR>1</BROTHER_HIT_TAR>
	</CHNL_PDCCH_PARSE_MODE_2>
	<CHNL_PDSCH_PARSE_MODE_2>
		<DEFAULT>0</DEFAULT>
		<HIT_TAR>0</HIT_TAR>
		<BROTHER_HIT_TAR>0</BROTHER_HIT_TAR>
	</CHNL_PDSCH_PARSE_MODE_2>
	<STATISTIC_MODE>0</STATISTIC_MODE>
	<TMSI_MASK>ffffffff</TMSI_MASK>               <!-- CMCC/CTCC -->
	<TMSI_MASK_1>ffffffff</TMSI_MASK_1>		<!-- CUCC -->
	<TMSI_MASK_2>fff0ff00</TMSI_MASK_2> 
	
	<MAX_RNTI_TMSI_LEN>2048</MAX_RNTI_TMSI_LEN>
	<RNTI_TMSI_OVER_TIME_FRAME_NO>6000</RNTI_TMSI_OVER_TIME_FRAME_NO>
	<MAX_RNTI_TABLE_LEN>512</MAX_RNTI_TABLE_LEN>
	<RNTI_OVER_TIME_FRAME_NO>1500</RNTI_OVER_TIME_FRAME_NO>
	<RNTI_CNT_GAP>200</RNTI_CNT_GAP>
	<RNTI_CNT_THRESHOLD>30</RNTI_CNT_THRESHOLD>	

	<FPGA_IRQ>1400</FPGA_IRQ>
	
	<SMART_ENG>
		<DEBUG_FLAG>0</DEBUG_FLAG>
		<ENG_REF_PERCENT>0.4</ENG_REF_PERCENT>	
		<MIN_ENG_CNT>9</MIN_ENG_CNT>
		<POS_OK_PERCENT>0.15</POS_OK_PERCENT>	
		<POS_WRONG_ENG_CNT>7</POS_WRONG_ENG_CNT>
		<TIME_M>3000</TIME_M>
		<TIME_N>0</TIME_N>
		<DELTA_T>60</DELTA_T>
		<SINR_X>10</SINR_X>
		<ENG_REF_TTL>3600</ENG_REF_TTL>
		<ENG_FILTER_TYPE>1</ENG_FILTER_TYPE>
		<ACC_ENG_COMPENSATE>1</ACC_ENG_COMPENSATE>
		<ACC_ENG_REPORT_DELAY_TIME>3</ACC_ENG_REPORT_DELAY_TIME>
		<ACC_ENG_REPORT_MODE>0</ACC_ENG_REPORT_MODE>
		<ACC_ENG_VALID_TIME>5</ACC_ENG_VALID_TIME><!-- s -->
		<ACC_ENG_THROW_TIME>100</ACC_ENG_THROW_TIME><!-- ms -->
		<ACC_ENG_POS_FILTER_FLG>1</ACC_ENG_POS_FILTER_FLG>
	</SMART_ENG>
	<LTE_PARAMETER>
		<PARAMETER>1</PARAMETER>
		<PARAMETER>2</PARAMETER>
		<PARAMETER>3</PARAMETER>
		<PARAMETER>4</PARAMETER>
	</LTE_PARAMETER>
	<PARAMETER_001>64102049</PARAMETER_001>
	<PARAMETER_002>86a83f71</PARAMETER_002>
	<PARAMETER_003>32d40965</PARAMETER_003>
	<PARAMETER_004>de480122</PARAMETER_004>
	<PARAMETER_005>8fa47166</PARAMETER_005>
	<PARAMETER_006>11327dae</PARAMETER_006>
	<PARAMETER_007>1</PARAMETER_007>
	<PARAMETER_008>1</PARAMETER_008>
	<PARAMETER_009>1</PARAMETER_009>
	<PARAMETER_010>1</PARAMETER_010>
	<PARAMETER_011>25</PARAMETER_011>
	<PARAMETER_012>300</PARAMETER_012>
	<PARAMETER_013>0</PARAMETER_013>
	<PARAMETER_014>8a88753b</PARAMETER_014>
	<PARAMETER_015>24640253</PARAMETER_015>
	<PARAMETER_016>3</PARAMETER_016>
	<PARAMETER_017>1</PARAMETER_017>
	<ALG_SETUP>
		<ALG_OR>
			<ON_OFF>1</ON_OFF>
			<ALGTH>2</ALGTH>
		</ALG_OR>
		<ALG_A>
			<ON_OFF>1</ON_OFF>
			<ALGTH>3</ALGTH>
		</ALG_A>
		<ALG_B>
			<ON_OFF>1</ON_OFF>
			<ALGTH>3</ALGTH>
		</ALG_B>
		<ALG_C>
			<ON_OFF>1</ON_OFF>
			<ALGTH>4</ALGTH>
		</ALG_C>
		<ALG_D>
			<ON_OFF>0</ON_OFF>
			<ALGTH>4</ALGTH>
		</ALG_D>
		<ALG_E>
			<ON_OFF>0</ON_OFF>
			<ALGTH>3</ALGTH>
		</ALG_E>
		<ALG_F>
			<ON_OFF>0</ON_OFF>
			<ALGTH>2</ALGTH>
		</ALG_F>
		<ALG_G>
			<ON_OFF>0</ON_OFF>
			<ALGTH>350</ALGTH>
			<FILTER1>0</FILTER1>
			<FILTER2>0</FILTER2>
		</ALG_G>
	</ALG_SETUP>

	
	<ADC_MASK_ENABLE>1</ADC_MASK_ENABLE>
	<ADC_MASK>3</ADC_MASK>
	<CHNL_TIMEOUT>
		<TARGET_LOSE>120</TARGET_LOSE>
		<TARGET_LOSE_TIMEOUT_0>20</TARGET_LOSE_TIMEOUT_0>
		<CONTINUE_THRESHOLD_1>60</CONTINUE_THRESHOLD_1>
		<TARGET_LOSE_TIMEOUT_1>30</TARGET_LOSE_TIMEOUT_1>
		<CONTINUE_THRESHOLD_2>180</CONTINUE_THRESHOLD_2>
		<TARGET_LOSE_TIMEOUT_2>40</TARGET_LOSE_TIMEOUT_2>		
		<TARGET_CHNL_DESTRUCTION>120</TARGET_CHNL_DESTRUCTION>
		<MAX_PHASE_UNFIX_TIMES>5</MAX_PHASE_UNFIX_TIMES>
		<MAX_PHASE_UNFIX_THRESHOLD>2</MAX_PHASE_UNFIX_THRESHOLD>
	</CHNL_TIMEOUT>
	<BOARD_CONFIG>                                                                                                   
		<BOARD_A_CHANNL_NUM>2</BOARD_A_CHANNL_NUM>                                           
		<BOARD_B_CHANNL_NUM>0</BOARD_B_CHANNL_NUM>              
	</BOARD_CONFIG>
	<REPORT_SYS_STATE>
		<REPORT_FLAG>1</REPORT_FLAG>
		<REPORT_INTERVAL>1</REPORT_INTERVAL>
		<CONFIG_FILENAME>sys_state.xml</CONFIG_FILENAME>
	</REPORT_SYS_STATE>
	<SMART_ANT>
		<DEFAULT_WORK_MODE>1</DEFAULT_WORK_MODE>
		<DEFAULT_DL_ANT>2</DEFAULT_DL_ANT>
		<DEFAULT_TDD_UL_ANT>2</DEFAULT_TDD_UL_ANT>
		<DEFAULT_MASK_ANT>3</DEFAULT_MASK_ANT>
		<DEBUG_FLAG>1</DEBUG_FLAG>
		<AUTO_IDLE_MAX_TIME_CNT>5000</AUTO_IDLE_MAX_TIME_CNT>
		<SAMPLE_MAX_TIME_CNT>250</SAMPLE_MAX_TIME_CNT>
		<WAIT_MAX_TIME_CNT>50</WAIT_MAX_TIME_CNT>
		<CRC_RATE_MIN_THRESHOLD>80</CRC_RATE_MIN_THRESHOLD>
		<MAX_CRC_RATE_PERCENT>60</MAX_CRC_RATE_PERCENT>
		<LOW_CRC_RATE_CNT>3</LOW_CRC_RATE_CNT>
		<MAX_OVER_THRESHOLD_CNT>3</MAX_OVER_THRESHOLD_CNT>
	</SMART_ANT>
	<SMART_SYNC>
		<GPS_DEBUG_FLAG>1</GPS_DEBUG_FLAG>
		<GPS_SYNC_MIN_TIME>8</GPS_SYNC_MIN_TIME>
		<SET_TARINFO_FLAG>1</SET_TARINFO_FLAG>
		<BTS_CALIBRATE_FLAG>1</BTS_CALIBRATE_FLAG>
		<SET_REF_BTS_GAP>0</SET_REF_BTS_GAP>
		<BTS_MIN_UPDATE_CNT>20</BTS_MIN_UPDATE_CNT>
		<BTS_PARSE_STATUS>10</BTS_PARSE_STATUS>
		<MAX_CHIPOFFSET_PER_SEC>100</MAX_CHIPOFFSET_PER_SEC>
		<REF_CHIP_UPDATE_GAP>100</REF_CHIP_UPDATE_GAP>
		<TAR_BTS_CALIBRATE_FLAG>0</TAR_BTS_CALIBRATE_FLAG>
	</SMART_SYNC>
	<SMART_WEAKEN>
		<DEFAULT_WORK_MODE>1</DEFAULT_WORK_MODE>
		<DL_AUTO_WEAKEN_SWITCH>1</DL_AUTO_WEAKEN_SWITCH>
		<UL_AUTO_WEAKEN_SWITCH>1</UL_AUTO_WEAKEN_SWITCH>
		<FPGA_WORK_MODE>0</FPGA_WORK_MODE>
		<DEBUG_FLAG>1</DEBUG_FLAG>
		<UL_WEAKEN_UPPER>146</UL_WEAKEN_UPPER>
		<UL_WEAKEN_LOWER>110</UL_WEAKEN_LOWER>
		<DL_WEAKEN_UPPER>58</DL_WEAKEN_UPPER>
		<DL_WEAKEN_LOWER>65</DL_WEAKEN_LOWER>
		<PULL_UP_UL_STEP>4</PULL_UP_UL_STEP>
		<PULL_DOWN_UL_STEP>4</PULL_DOWN_UL_STEP>
		<PULL_UP_DL_STEP>1</PULL_UP_DL_STEP>
		<PULL_DOWN_DL_STEP>1</PULL_DOWN_DL_STEP>
		<SET_WEAKEN_INTERVAL>6</SET_WEAKEN_INTERVAL>
		<ENG_STABLY_TIME>30</ENG_STABLY_TIME>
		<MAX_SAMPLE_GAP>50</MAX_SAMPLE_GAP>
		<MIN_JUDGE_GAP>6</MIN_JUDGE_GAP>
		<MIN_SAMPLE_CNT>3</MIN_SAMPLE_CNT>
		<MIN_SAMPLE_CNT2>3</MIN_SAMPLE_CNT2>
		<UL_WEAKEN_EFFECTIVE_TIME>3</UL_WEAKEN_EFFECTIVE_TIME>
		<PULL_DOWN_UL_WEAKEN_ON_TIME_FLAG>1</PULL_DOWN_UL_WEAKEN_ON_TIME_FLAG>
		<DL_ENG_STABLY_TIME>15</DL_ENG_STABLY_TIME>
		<DL_WEAKEN_PARAM>
			<TYPE_0>
				<BAND_TYPE>1</BAND_TYPE>
				<OFFSET_VALUE>0</OFFSET_VALUE>
				<DL_WEAKEN_UPPER>58</DL_WEAKEN_UPPER>
				<DL_WEAKEN_LOWER>65</DL_WEAKEN_LOWER>
			</TYPE_0>
			<TYPE_1>
				<BAND_TYPE>3</BAND_TYPE>
				<OFFSET_VALUE>0</OFFSET_VALUE>
				<DL_WEAKEN_UPPER>58</DL_WEAKEN_UPPER>
				<DL_WEAKEN_LOWER>65</DL_WEAKEN_LOWER>
			</TYPE_1>
			<TYPE_2>
				<BAND_TYPE>38</BAND_TYPE>
				<OFFSET_VALUE>0</OFFSET_VALUE>
				<DL_WEAKEN_UPPER>58</DL_WEAKEN_UPPER>
				<DL_WEAKEN_LOWER>65</DL_WEAKEN_LOWER>
			</TYPE_2>
			<TYPE_3>
				<BAND_TYPE>39</BAND_TYPE>
				<OFFSET_VALUE>0</OFFSET_VALUE>
				<DL_WEAKEN_UPPER>58</DL_WEAKEN_UPPER>
				<DL_WEAKEN_LOWER>65</DL_WEAKEN_LOWER>
			</TYPE_3>
			<TYPE_4>
				<BAND_TYPE>40</BAND_TYPE>
				<OFFSET_VALUE>0</OFFSET_VALUE>
				<DL_WEAKEN_UPPER>58</DL_WEAKEN_UPPER>
				<DL_WEAKEN_LOWER>65</DL_WEAKEN_LOWER>
			</TYPE_4>
			<TYPE_5>
				<BAND_TYPE>41</BAND_TYPE>
				<OFFSET_VALUE>0</OFFSET_VALUE>
				<DL_WEAKEN_UPPER>58</DL_WEAKEN_UPPER>
				<DL_WEAKEN_LOWER>65</DL_WEAKEN_LOWER>
			</TYPE_5>
		</DL_WEAKEN_PARAM>
	</SMART_WEAKEN>
	<AUTO_ADJUST_PHASE>
		<SWITCH_FLAG>1</SWITCH_FLAG>
		<DISCRETE_SAMPLE_CNT>2</DISCRETE_SAMPLE_CNT>
		<SAMPLE_TIME_CNT>4</SAMPLE_TIME_CNT>
		<DELAY_TIME_CNT>30</DELAY_TIME_CNT>
		<CHANGE_VOLT_WAIT_TIME_CNT>1</CHANGE_VOLT_WAIT_TIME_CNT>
		<SAMPLE_PHASE_CNT>40</SAMPLE_PHASE_CNT>
		<VOLT_CHANGE_DEGREE>1</VOLT_CHANGE_DEGREE>
		<ADJUST_MAX_CNT>50</ADJUST_MAX_CNT>
		<SAVE_VOLT_SWITCH>0</SAVE_VOLT_SWITCH>
		<SAVE_FILE_SWITCH>1</SAVE_FILE_SWITCH>
		<MIB_OK_RATE>10</MIB_OK_RATE>
	</AUTO_ADJUST_PHASE>
	<FPGA_REGISTER_MONITOR>
		<MONITOR_FLAG>1</MONITOR_FLAG>
		<MONITOR_REG_JUDGE_FLAG>1</MONITOR_REG_JUDGE_FLAG>
		<CHANNEL_MIB_OK_STANDART>5</CHANNEL_MIB_OK_STANDART>
		<CHANNEL_SIB_OK_STANDART>5</CHANNEL_SIB_OK_STANDART>
		<CHANNEL_RESET_OPEN_MIBOK_RATA>5</CHANNEL_RESET_OPEN_MIBOK_RATA>
		<CHANNEL_CNT_OFFSET>0</CHANNEL_CNT_OFFSET>
		<MONITOR_INTERVAL_TIME>2</MONITOR_INTERVAL_TIME>
		<CHANNEL_EFFECTIVE_LENGTH>3</CHANNEL_EFFECTIVE_LENGTH>
		<CHNLINVALIDRATE>5</CHNLINVALIDRATE>
		<RESET_MONITOR_CNT>1</RESET_MONITOR_CNT>
		<REGISTER_DST>30</REGISTER_DST>
	</FPGA_REGISTER_MONITOR>
	<RESET_FPGA_CONFIG>
		<RESET_FPGA_FLAG>1</RESET_FPGA_FLAG>
		<RESET_FPGA_TIMEOUT>25</RESET_FPGA_TIMEOUT>
	</RESET_FPGA_CONFIG>
	<CHECK_FPGA_ID>
		<PARAMETER1>1</PARAMETER1>
	</CHECK_FPGA_ID>
	<SIB_DELAY_TIME>5</SIB_DELAY_TIME>
	<SIB5_DELAY_TIME>3</SIB5_DELAY_TIME>
	<SIB4_ON_OFF>1</SIB4_ON_OFF>
	<AUTO_SCAN_FREQ>
		<PARAMETER1>1</PARAMETER1>
		<PARAMETER2>3</PARAMETER2>
		<PARAMETER3>1800</PARAMETER3>
		<PARAMETER4>0</PARAMETER4>
		<PARAMETER5>0</PARAMETER5>
		<PARAMETER6>1</PARAMETER6>
		<PARAMETER7>1</PARAMETER7>
	</AUTO_SCAN_FREQ>
	<POS_ADJUST_PARAM>
		<REF_POS>3072</REF_POS>
		<POS_ADJUST_DIFF_VALUE>2</POS_ADJUST_DIFF_VALUE>
		<POS_ADJUST_SWITCH>1</POS_ADJUST_SWITCH>
	</POS_ADJUST_PARAM>
	<FREQUENCE_ASSIGN>
		<COUNTRY_0>
			<MCC>460</MCC>
			<NAME>CHINA</NAME>
			<OPERATOR_0>
				<MNC>00</MNC>
				<NAME>CMCC</NAME>
				<MAIN_NETWORK_BAND>38</MAIN_NETWORK_BAND>
				<MAIN_NETWORK_BAND>39</MAIN_NETWORK_BAND>
				<MAIN_NETWORK_BAND>40</MAIN_NETWORK_BAND>
				<MAIN_NETWORK_BAND>41</MAIN_NETWORK_BAND>
				<FREQ_0>
				    <FREQ_NUM>38400</FREQ_NUM>
				    <LTE_WORK_MODE>0</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>39</FRQ_BAND_NUM>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>2</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>1</SWITCH_DL>
				    <SWITCH_UL>1</SWITCH_UL>
					<MID_FREQ>38400</MID_FREQ>
					<DL_NCO>002ffef6</DL_NCO>
					<UL_NCO>002ffef6</UL_NCO>
				</FREQ_0>
				<FREQ_0>
				    <FREQ_NUM>38350</FREQ_NUM>
				    <LTE_WORK_MODE>0</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>39</FRQ_BAND_NUM>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>2</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>1</SWITCH_DL>
				    <SWITCH_UL>1</SWITCH_UL>
					<MID_FREQ>38350</MID_FREQ>
					<DL_NCO>002ffef6</DL_NCO>
					<UL_NCO>002ffef6</UL_NCO>
				</FREQ_0>
				<FREQ_1>
				    <FREQ_NUM>37900</FREQ_NUM>
				    <FREQ_NUM_1>40540</FREQ_NUM_1>
				    <LTE_WORK_MODE>0</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>38</FRQ_BAND_NUM>
				    <FRQ_BAND_NUM_1>41</FRQ_BAND_NUM_1>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>2</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>2</SWITCH_DL>
				    <SWITCH_UL>2</SWITCH_UL>
					<MID_FREQ>37900</MID_FREQ>
					<DL_NCO>002ffe8f</DL_NCO>
					<UL_NCO>002ffe8f</UL_NCO>
				</FREQ_1>	
				<FREQ_2>
				    <FREQ_NUM>38950</FREQ_NUM>
				    <LTE_WORK_MODE>0</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>40</FRQ_BAND_NUM>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>2</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>2</SWITCH_DL>
				    <SWITCH_UL>2</SWITCH_UL>
					<MID_FREQ>38950</MID_FREQ>
					<DL_NCO>002ffeb1</DL_NCO>
					<UL_NCO>002ffeb1</UL_NCO>
				</FREQ_2>		
				<FREQ_3>
				    <FREQ_NUM>39148</FREQ_NUM>
				    <LTE_WORK_MODE>0</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>40</FRQ_BAND_NUM>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>2</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>2</SWITCH_DL>
				    <SWITCH_UL>2</SWITCH_UL>
					<MID_FREQ>39148</MID_FREQ>
					<DL_NCO>002ffeb1</DL_NCO>
					<UL_NCO>002ffeb1</UL_NCO>
				</FREQ_3>					
				<FREQ_3>
				    <FREQ_NUM>39250</FREQ_NUM>
				    <LTE_WORK_MODE>0</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>40</FRQ_BAND_NUM>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>2</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>2</SWITCH_DL>
				    <SWITCH_UL>2</SWITCH_UL>
					<MID_FREQ>39250</MID_FREQ>
					<DL_NCO>002ffeb1</DL_NCO>
					<UL_NCO>002ffeb1</UL_NCO>
				</FREQ_3>	
                                <FREQ_4>
				    <FREQ_NUM>38544</FREQ_NUM>
				    <LTE_WORK_MODE>0</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>39</FRQ_BAND_NUM>
				    <LINK_NUM>2</LINK_NUM> 
				    <FPGA_LINK_DL>2</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>4</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>4</FPGA_LINK_UL_1>
				    <SWITCH_DL>1</SWITCH_DL>
				    <SWITCH_UL>1</SWITCH_UL>
					<MID_FREQ>38544</MID_FREQ>
					<DL_NCO>002ffef6</DL_NCO>
					<UL_NCO>002ffef6</UL_NCO>
				</FREQ_4>				
				<FREQ_5>
				    <FREQ_NUM>38098</FREQ_NUM>
				    <FREQ_NUM_1>40738</FREQ_NUM_1>
				    <LTE_WORK_MODE>0</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>38</FRQ_BAND_NUM>
				    <FRQ_BAND_NUM_1>41</FRQ_BAND_NUM_1>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>2</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>2</SWITCH_DL>
				    <SWITCH_UL>2</SWITCH_UL>
					<MID_FREQ>38098</MID_FREQ>
					<DL_NCO>002ffe8f</DL_NCO>
					<UL_NCO>002ffe8f</UL_NCO>
				</FREQ_5>
				<FREQ_6>
				    <FREQ_NUM>38500</FREQ_NUM>
				    <LTE_WORK_MODE>0</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>39</FRQ_BAND_NUM>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>2</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>1</SWITCH_DL>
				    <SWITCH_UL>1</SWITCH_UL>
					<MID_FREQ>38500</MID_FREQ>
					<DL_NCO>002ffef6</DL_NCO>
					<UL_NCO>002ffef6</UL_NCO>
				</FREQ_6>	
				<FREQ_6>
				    <FREQ_NUM>38100</FREQ_NUM>
				    <FREQ_NUM_1>40740</FREQ_NUM_1>
				    <LTE_WORK_MODE>0</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>38</FRQ_BAND_NUM>
				    <FRQ_BAND_NUM_1>41</FRQ_BAND_NUM_1>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>2</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>2</SWITCH_DL>
				    <SWITCH_UL>2</SWITCH_UL>
					<MID_FREQ>38100</MID_FREQ>
					<DL_NCO>002ffe8f</DL_NCO>
					<UL_NCO>002ffe8f</UL_NCO>
				</FREQ_6>									
			</OPERATOR_0>
			<OPERATOR_1>
				<MNC>01</MNC>
				<NAME>CUCC</NAME>
				<MAIN_NETWORK_BAND>3</MAIN_NETWORK_BAND>
				<MAIN_NETWORK_BAND>1</MAIN_NETWORK_BAND>
				<FREQ_0>
				    <FREQ_NUM>1650</FREQ_NUM>
				    <LTE_WORK_MODE>1</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>3</FRQ_BAND_NUM>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>3</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>1</SWITCH_DL>
				    <SWITCH_UL>1</SWITCH_UL>
					<MID_FREQ>1650</MID_FREQ>
					<DL_NCO>000ffefc</DL_NCO>
					<UL_NCO>002fff1b</UL_NCO>
				</FREQ_0>			
				<FREQ_1>
				    <FREQ_NUM>450</FREQ_NUM>
				    <LTE_WORK_MODE>1</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>1</FRQ_BAND_NUM>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>3</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>2</SWITCH_DL>
				    <SWITCH_UL>2</SWITCH_UL>
					<MID_FREQ>450</MID_FREQ>
					<DL_NCO>000ffed1</DL_NCO>
					<UL_NCO>002fff00</UL_NCO>
				</FREQ_1>	
			</OPERATOR_1>		
			<OPERATOR_2>
				<MNC>03</MNC>
				<NAME>CTCC</NAME>
				<MAIN_NETWORK_BAND>3</MAIN_NETWORK_BAND>
				<MAIN_NETWORK_BAND>1</MAIN_NETWORK_BAND>
				<FREQ_2>
				    <FREQ_NUM>1825</FREQ_NUM>
				    <LTE_WORK_MODE>1</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>3</FRQ_BAND_NUM>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>3</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>1</SWITCH_DL>
				    <SWITCH_UL>1</SWITCH_UL>
					<MID_FREQ>1825</MID_FREQ>
					<DL_NCO>000ffefc</DL_NCO>
					<UL_NCO>002fff1b</UL_NCO>
				</FREQ_2>			
				<FREQ_3>
				    <FREQ_NUM>100</FREQ_NUM>
				    <LTE_WORK_MODE>1</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>1</FRQ_BAND_NUM>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>3</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>2</SWITCH_DL>
				    <SWITCH_UL>2</SWITCH_UL>
					<MID_FREQ>100</MID_FREQ>
					<DL_NCO>000ffed1</DL_NCO>
					<UL_NCO>002fff00</UL_NCO>
				</FREQ_3>	
				<FREQ_0>
				    <FREQ_NUM>39450</FREQ_NUM>
				    <LTE_WORK_MODE>0</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>40</FRQ_BAND_NUM>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>2</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>2</SWITCH_DL>
				    <SWITCH_UL>2</SWITCH_UL>
					<MID_FREQ>39450</MID_FREQ>
					<DL_NCO>002ffeb1</DL_NCO>
					<UL_NCO>002ffeb1</UL_NCO>
				</FREQ_0>
				<FREQ_1>
				    <FREQ_NUM>41140</FREQ_NUM>
				    <LTE_WORK_MODE>0</LTE_WORK_MODE>
				    <BAND_NUM>0</BAND_NUM>
				    <FRQ_BAND_NUM>41</FRQ_BAND_NUM>
				    <LINK_NUM>1</LINK_NUM> 
				    <FPGA_LINK_DL>1</FPGA_LINK_DL>
				    <FPGA_LINK_DL_1>2</FPGA_LINK_DL_1>
				    <FPGA_LINK_UL>2</FPGA_LINK_UL>
				    <FPGA_LINK_UL_1>2</FPGA_LINK_UL_1>
				    <SWITCH_DL>2</SWITCH_DL>
				    <SWITCH_UL>2</SWITCH_UL>
					<MID_FREQ>41140</MID_FREQ>
					<DL_NCO>002ffe8f</DL_NCO>
					<UL_NCO>002ffe8f</UL_NCO>
				</FREQ_1>									
			</OPERATOR_2>					
		</COUNTRY_0>
	</FREQUENCE_ASSIGN>
</LTE>
