Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  8 21:22:51 2022
| Host         : DESKTOP-LGI8I86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: audio_capture/sclk_reg/Q (HIGH)

 There are 118 register/latch pins with no clock driven by root clock pin: clock_1/my_clock_reg/Q (HIGH)

 There are 141 register/latch pins with no clock driven by root clock pin: clock_3/my_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clock_4/my_clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: loudness_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: loudness_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: topstudenWrapper/freq_10hz/my_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 837 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.283        0.000                      0                  285        0.104        0.000                      0                  285        4.500        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.283        0.000                      0                  285        0.104        0.000                      0                  285        4.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 audio_capture/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_capture/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.430ns (30.605%)  route 3.242ns (69.395%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.550     5.071    audio_capture/basys_clock_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  audio_capture/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  audio_capture/count2_reg[5]/Q
                         net (fo=10, routed)          1.016     6.543    audio_capture/count2_reg[5]
    SLICE_X29Y60         LUT2 (Prop_lut2_I0_O)        0.152     6.695 r  audio_capture/sclk_i_24/O
                         net (fo=1, routed)           0.588     7.283    audio_capture/sclk_i_24_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I0_O)        0.326     7.609 r  audio_capture/sclk_i_23/O
                         net (fo=1, routed)           0.452     8.061    audio_capture/sclk_i_23_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.185 r  audio_capture/sclk_i_17/O
                         net (fo=1, routed)           0.428     8.614    audio_capture/sclk_i_17_n_0
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.738 r  audio_capture/sclk_i_13/O
                         net (fo=1, routed)           0.313     9.051    audio_capture/sclk_i_13_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.175 r  audio_capture/sclk_i_5/O
                         net (fo=1, routed)           0.444     9.619    audio_capture/sclk_i_5_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.743 r  audio_capture/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.743    audio_capture/sclk_i_1_n_0
    SLICE_X29Y61         FDRE                                         r  audio_capture/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.434    14.775    audio_capture/basys_clock_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  audio_capture/sclk_reg/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X29Y61         FDRE (Setup_fdre_C_D)        0.029    15.027    audio_capture/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 clock_4/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_4/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.493%)  route 3.212ns (79.507%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.535     5.056    clock_4/basys_clock_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  clock_4/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  clock_4/count_reg[17]/Q
                         net (fo=3, routed)           0.886     6.398    clock_4/count_reg[17]
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  clock_4/count[0]_i_8__2/O
                         net (fo=1, routed)           0.650     7.172    clock_4/count[0]_i_8__2_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I3_O)        0.124     7.296 r  clock_4/count[0]_i_4__2/O
                         net (fo=1, routed)           0.575     7.871    clock_4/count[0]_i_4__2_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.124     7.995 r  clock_4/count[0]_i_1__2/O
                         net (fo=32, routed)          1.102     9.096    clock_4/count[0]_i_1__2_n_0
    SLICE_X45Y77         FDRE                                         r  clock_4/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.424    14.765    clock_4/basys_clock_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  clock_4/count_reg[28]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X45Y77         FDRE (Setup_fdre_C_R)       -0.429    14.559    clock_4/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 clock_4/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_4/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.493%)  route 3.212ns (79.507%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.535     5.056    clock_4/basys_clock_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  clock_4/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  clock_4/count_reg[17]/Q
                         net (fo=3, routed)           0.886     6.398    clock_4/count_reg[17]
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  clock_4/count[0]_i_8__2/O
                         net (fo=1, routed)           0.650     7.172    clock_4/count[0]_i_8__2_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I3_O)        0.124     7.296 r  clock_4/count[0]_i_4__2/O
                         net (fo=1, routed)           0.575     7.871    clock_4/count[0]_i_4__2_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.124     7.995 r  clock_4/count[0]_i_1__2/O
                         net (fo=32, routed)          1.102     9.096    clock_4/count[0]_i_1__2_n_0
    SLICE_X45Y77         FDRE                                         r  clock_4/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.424    14.765    clock_4/basys_clock_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  clock_4/count_reg[29]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X45Y77         FDRE (Setup_fdre_C_R)       -0.429    14.559    clock_4/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 clock_4/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_4/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.493%)  route 3.212ns (79.507%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.535     5.056    clock_4/basys_clock_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  clock_4/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  clock_4/count_reg[17]/Q
                         net (fo=3, routed)           0.886     6.398    clock_4/count_reg[17]
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  clock_4/count[0]_i_8__2/O
                         net (fo=1, routed)           0.650     7.172    clock_4/count[0]_i_8__2_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I3_O)        0.124     7.296 r  clock_4/count[0]_i_4__2/O
                         net (fo=1, routed)           0.575     7.871    clock_4/count[0]_i_4__2_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.124     7.995 r  clock_4/count[0]_i_1__2/O
                         net (fo=32, routed)          1.102     9.096    clock_4/count[0]_i_1__2_n_0
    SLICE_X45Y77         FDRE                                         r  clock_4/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.424    14.765    clock_4/basys_clock_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  clock_4/count_reg[30]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X45Y77         FDRE (Setup_fdre_C_R)       -0.429    14.559    clock_4/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 clock_4/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_4/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.493%)  route 3.212ns (79.507%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.535     5.056    clock_4/basys_clock_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  clock_4/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  clock_4/count_reg[17]/Q
                         net (fo=3, routed)           0.886     6.398    clock_4/count_reg[17]
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  clock_4/count[0]_i_8__2/O
                         net (fo=1, routed)           0.650     7.172    clock_4/count[0]_i_8__2_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I3_O)        0.124     7.296 r  clock_4/count[0]_i_4__2/O
                         net (fo=1, routed)           0.575     7.871    clock_4/count[0]_i_4__2_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.124     7.995 r  clock_4/count[0]_i_1__2/O
                         net (fo=32, routed)          1.102     9.096    clock_4/count[0]_i_1__2_n_0
    SLICE_X45Y77         FDRE                                         r  clock_4/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.424    14.765    clock_4/basys_clock_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  clock_4/count_reg[31]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X45Y77         FDRE (Setup_fdre_C_R)       -0.429    14.559    clock_4/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 topstudenWrapper/freq_10hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topstudenWrapper/freq_10hz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.766ns (19.369%)  route 3.189ns (80.631%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.549     5.070    topstudenWrapper/freq_10hz/basys_clock_IBUF_BUFG
    SLICE_X46Y26         FDRE                                         r  topstudenWrapper/freq_10hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  topstudenWrapper/freq_10hz/count_reg[27]/Q
                         net (fo=2, routed)           0.809     6.398    topstudenWrapper/freq_10hz/count_reg[27]
    SLICE_X47Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.522 r  topstudenWrapper/freq_10hz/count[0]_i_6/O
                         net (fo=2, routed)           1.243     7.765    topstudenWrapper/freq_10hz/count[0]_i_6_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  topstudenWrapper/freq_10hz/count[0]_i_1/O
                         net (fo=32, routed)          1.136     9.025    topstudenWrapper/freq_10hz/clear
    SLICE_X46Y27         FDRE                                         r  topstudenWrapper/freq_10hz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.434    14.775    topstudenWrapper/freq_10hz/basys_clock_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  topstudenWrapper/freq_10hz/count_reg[28]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X46Y27         FDRE (Setup_fdre_C_R)       -0.524    14.490    topstudenWrapper/freq_10hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 topstudenWrapper/freq_10hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topstudenWrapper/freq_10hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.766ns (19.369%)  route 3.189ns (80.631%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.549     5.070    topstudenWrapper/freq_10hz/basys_clock_IBUF_BUFG
    SLICE_X46Y26         FDRE                                         r  topstudenWrapper/freq_10hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  topstudenWrapper/freq_10hz/count_reg[27]/Q
                         net (fo=2, routed)           0.809     6.398    topstudenWrapper/freq_10hz/count_reg[27]
    SLICE_X47Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.522 r  topstudenWrapper/freq_10hz/count[0]_i_6/O
                         net (fo=2, routed)           1.243     7.765    topstudenWrapper/freq_10hz/count[0]_i_6_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  topstudenWrapper/freq_10hz/count[0]_i_1/O
                         net (fo=32, routed)          1.136     9.025    topstudenWrapper/freq_10hz/clear
    SLICE_X46Y27         FDRE                                         r  topstudenWrapper/freq_10hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.434    14.775    topstudenWrapper/freq_10hz/basys_clock_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  topstudenWrapper/freq_10hz/count_reg[29]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X46Y27         FDRE (Setup_fdre_C_R)       -0.524    14.490    topstudenWrapper/freq_10hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 topstudenWrapper/freq_10hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topstudenWrapper/freq_10hz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.766ns (19.369%)  route 3.189ns (80.631%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.549     5.070    topstudenWrapper/freq_10hz/basys_clock_IBUF_BUFG
    SLICE_X46Y26         FDRE                                         r  topstudenWrapper/freq_10hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  topstudenWrapper/freq_10hz/count_reg[27]/Q
                         net (fo=2, routed)           0.809     6.398    topstudenWrapper/freq_10hz/count_reg[27]
    SLICE_X47Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.522 r  topstudenWrapper/freq_10hz/count[0]_i_6/O
                         net (fo=2, routed)           1.243     7.765    topstudenWrapper/freq_10hz/count[0]_i_6_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  topstudenWrapper/freq_10hz/count[0]_i_1/O
                         net (fo=32, routed)          1.136     9.025    topstudenWrapper/freq_10hz/clear
    SLICE_X46Y27         FDRE                                         r  topstudenWrapper/freq_10hz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.434    14.775    topstudenWrapper/freq_10hz/basys_clock_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  topstudenWrapper/freq_10hz/count_reg[30]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X46Y27         FDRE (Setup_fdre_C_R)       -0.524    14.490    topstudenWrapper/freq_10hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 topstudenWrapper/freq_10hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topstudenWrapper/freq_10hz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.766ns (19.369%)  route 3.189ns (80.631%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.549     5.070    topstudenWrapper/freq_10hz/basys_clock_IBUF_BUFG
    SLICE_X46Y26         FDRE                                         r  topstudenWrapper/freq_10hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  topstudenWrapper/freq_10hz/count_reg[27]/Q
                         net (fo=2, routed)           0.809     6.398    topstudenWrapper/freq_10hz/count_reg[27]
    SLICE_X47Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.522 r  topstudenWrapper/freq_10hz/count[0]_i_6/O
                         net (fo=2, routed)           1.243     7.765    topstudenWrapper/freq_10hz/count[0]_i_6_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  topstudenWrapper/freq_10hz/count[0]_i_1/O
                         net (fo=32, routed)          1.136     9.025    topstudenWrapper/freq_10hz/clear
    SLICE_X46Y27         FDRE                                         r  topstudenWrapper/freq_10hz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.434    14.775    topstudenWrapper/freq_10hz/basys_clock_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  topstudenWrapper/freq_10hz/count_reg[31]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X46Y27         FDRE (Setup_fdre_C_R)       -0.524    14.490    topstudenWrapper/freq_10hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 clock_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.828ns (21.590%)  route 3.007ns (78.410%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.565     5.086    clock_1/basys_clock_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clock_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_1/count_reg[3]/Q
                         net (fo=2, routed)           0.820     6.363    clock_1/count_reg[3]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.487 r  clock_1/count[0]_i_9__0/O
                         net (fo=2, routed)           0.444     6.931    clock_1/count[0]_i_9__0_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.055 r  clock_1/count[0]_i_3__0/O
                         net (fo=1, routed)           0.813     7.867    clock_1/count[0]_i_3__0_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.991 r  clock_1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.930     8.921    clock_1/count[0]_i_1__0_n_0
    SLICE_X33Y50         FDRE                                         r  clock_1/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.436    14.777    clock_1/basys_clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clock_1/count_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clock_1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clock_1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.564     1.447    clock_1/basys_clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clock_1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_1/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clock_1/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clock_1/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    clock_1/count_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clock_1/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.923    clock_1/count_reg[28]_i_1__0_n_7
    SLICE_X33Y50         FDRE                                         r  clock_1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.830     1.958    clock_1/basys_clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clock_1/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clock_1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.564     1.447    clock_1/basys_clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clock_1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_1/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clock_1/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clock_1/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    clock_1/count_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clock_1/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.934    clock_1/count_reg[28]_i_1__0_n_5
    SLICE_X33Y50         FDRE                                         r  clock_1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.830     1.958    clock_1/basys_clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clock_1/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clock_1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.564     1.447    clock_1/basys_clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clock_1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_1/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clock_1/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clock_1/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    clock_1/count_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clock_1/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.959    clock_1/count_reg[28]_i_1__0_n_6
    SLICE_X33Y50         FDRE                                         r  clock_1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.830     1.958    clock_1/basys_clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clock_1/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clock_1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.564     1.447    clock_1/basys_clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clock_1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_1/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clock_1/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clock_1/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    clock_1/count_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clock_1/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.959    clock_1/count_reg[28]_i_1__0_n_4
    SLICE_X33Y50         FDRE                                         r  clock_1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.830     1.958    clock_1/basys_clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clock_1/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clock_1/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/my_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.231ns (41.677%)  route 0.323ns (58.323%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.562     1.445    clock_1/basys_clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clock_1/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  clock_1/count_reg[30]/Q
                         net (fo=2, routed)           0.069     1.656    clock_1/count_reg[30]
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.701 r  clock_1/count[0]_i_7__0/O
                         net (fo=2, routed)           0.254     1.954    clock_1/count[0]_i_7__0_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.999 r  clock_1/my_clock_i_1__0/O
                         net (fo=1, routed)           0.000     1.999    clock_1/my_clock_i_1__0_n_0
    SLICE_X32Y46         FDRE                                         r  clock_1/my_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.832     1.959    clock_1/basys_clock_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  clock_1/my_clock_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.091     1.806    clock_1/my_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clock_3/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_3/my_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.824%)  route 0.173ns (48.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.562     1.445    clock_3/basys_clock_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock_3/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clock_3/count_reg[0]/Q
                         net (fo=3, routed)           0.173     1.759    clock_3/count_reg[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  clock_3/my_clock_i_1__1/O
                         net (fo=1, routed)           0.000     1.804    clock_3/my_clock_i_1__1_n_0
    SLICE_X36Y43         FDRE                                         r  clock_3/my_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.832     1.959    clock_3/basys_clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  clock_3/my_clock_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.091     1.553    clock_3/my_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clock_4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_4/my_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.964%)  route 0.172ns (48.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.553     1.436    clock_4/basys_clock_IBUF_BUFG
    SLICE_X45Y70         FDRE                                         r  clock_4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clock_4/count_reg[1]/Q
                         net (fo=3, routed)           0.172     1.749    clock_4/count_reg[1]
    SLICE_X44Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  clock_4/my_clock_i_1__2/O
                         net (fo=1, routed)           0.000     1.794    clock_4/my_clock_i_1__2_n_0
    SLICE_X44Y71         FDRE                                         r  clock_4/my_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.820     1.947    clock_4/basys_clock_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  clock_4/my_clock_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.091     1.540    clock_4/my_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_3/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_3/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.563     1.446    clock_3/basys_clock_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock_3/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock_3/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.704    clock_3/count_reg[11]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clock_3/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.812    clock_3/count_reg[8]_i_1__1_n_4
    SLICE_X37Y44         FDRE                                         r  clock_3/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.832     1.959    clock_3/basys_clock_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock_3/count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clock_3/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_3/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.563     1.446    clock_3/basys_clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock_3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock_3/count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.704    clock_3/count_reg[19]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clock_3/count_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.812    clock_3/count_reg[16]_i_1__1_n_4
    SLICE_X37Y46         FDRE                                         r  clock_3/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.832     1.959    clock_3/basys_clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock_3/count_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clock_3/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_4/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_4/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.549     1.432    clock_4/basys_clock_IBUF_BUFG
    SLICE_X45Y75         FDRE                                         r  clock_4/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  clock_4/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.690    clock_4/count_reg[23]
    SLICE_X45Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  clock_4/count_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.798    clock_4/count_reg[20]_i_1__2_n_4
    SLICE_X45Y75         FDRE                                         r  clock_4/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.816     1.943    clock_4/basys_clock_IBUF_BUFG
    SLICE_X45Y75         FDRE                                         r  clock_4/count_reg[23]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X45Y75         FDRE (Hold_fdre_C_D)         0.105     1.537    clock_4/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  basys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y60   audio_capture/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y62   audio_capture/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y62   audio_capture/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y60   audio_capture/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y60   audio_capture/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y60   audio_capture/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y61   audio_capture/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y61   audio_capture/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y61   audio_capture/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clock_1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clock_1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clock_1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clock_1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clock_1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clock_1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clock_1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clock_1/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clock_1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clock_1/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   oled_data_B_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   oled_data_B_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   oled_data_B_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   oled_data_B_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   oled_data_B_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   oled_data_B_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   oled_data_B_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   oled_data_B_reg[6]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   oled_data_B_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y22   oled_data_B_reg[9]/C



