// Seed: 821053859
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  output logic [7:0] id_7;
  inout wire id_6;
  input wire id_5;
  output uwire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  assign id_7[-1] = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd44,
    parameter id_7  = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout logic [7:0] id_17;
  input wire id_16;
  inout wire id_15;
  output uwire id_14;
  input wire id_13;
  output logic [7:0] id_12;
  output wire _id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire _id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_4,
      id_18,
      id_19,
      id_3,
      id_2,
      id_15,
      id_17,
      id_4,
      id_13
  );
  input wire id_2;
  input wire id_1;
  assign id_12 = id_18;
  logic [id_11 : -1] id_21, id_22;
  assign id_14 = 1;
  localparam id_23 = 1 ? 1 : 1, id_24 = 1 ~^ "", id_25 = id_17[-1] == -1;
  wire id_26;
  logic [id_7 : 1] id_27, id_28;
  assign id_14 = 1;
  assign id_12[1'b0] = 1;
endmodule
