Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jul  2 19:06:01 2025
| Host         : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/fft1D_512_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                             Instance                            |                                              Module                                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                    |                                                                                            (top) |      23509 |      23386 |       0 |  123 | 10879 |     10 |      0 |    0 |        262 |
|   bd_0_i                                                        |                                                                                             bd_0 |      23509 |      23386 |       0 |  123 | 10879 |     10 |      0 |    0 |        262 |
|     hls_inst                                                    |                                                                                  bd_0_hls_inst_0 |      23509 |      23386 |       0 |  123 | 10879 |     10 |      0 |    0 |        262 |
|       inst                                                      |                                                                        bd_0_hls_inst_0_fft1D_512 |      23509 |      23386 |       0 |  123 | 10879 |     10 |      0 |    0 |        262 |
|         (inst)                                                  |                                                                        bd_0_hls_inst_0_fft1D_512 |        184 |        184 |       0 |    0 |  3707 |      0 |      0 |    0 |          0 |
|         DATA_x_U                                                |                                                   bd_0_hls_inst_0_fft1D_512_DATA_x_RAM_AUTO_1R1W |        925 |        925 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         DATA_y_U                                                |                                                 bd_0_hls_inst_0_fft1D_512_DATA_x_RAM_AUTO_1R1W_0 |        789 |        789 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U59                  |                                     bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 |       1361 |       1361 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U59)              |                                     bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 |        660 |        660 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                              bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_904 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                                        bd_0_hls_inst_0_floating_point_v7_1_16__4 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__4 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U60                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_1 |       1809 |       1809 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U60)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_1 |        766 |        766 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                              bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_810 |       1043 |       1043 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             (fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u) |                              bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_810 |        341 |        341 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                                        bd_0_hls_inst_0_floating_point_v7_1_16__3 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__3 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U61                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_2 |       1560 |       1560 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U61)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_2 |        664 |        664 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                              bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_716 |        896 |        896 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             (fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u) |                              bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_716 |        193 |        193 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                                           bd_0_hls_inst_0_floating_point_v7_1_16 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U62                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_3 |       1561 |       1561 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U62)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_3 |        655 |        655 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                              bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_622 |        906 |        906 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             (fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u) |                              bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_622 |        204 |        204 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                                        bd_0_hls_inst_0_floating_point_v7_1_16__5 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__5 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U63                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_4 |        866 |        866 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U63)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_4 |        164 |        164 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                              bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_528 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                                        bd_0_hls_inst_0_floating_point_v7_1_16__1 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__1 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U64                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_5 |        836 |        836 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U64)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_5 |        134 |        134 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                                  bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                                        bd_0_hls_inst_0_floating_point_v7_1_16__2 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__2 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         data_x_U_x                                              |                                                 bd_0_hls_inst_0_fft1D_512_data_x_RAM_AUTO_1R1W_x |        201 |        201 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         data_y_U_x                                              |                                               bd_0_hls_inst_0_fft1D_512_data_x_RAM_AUTO_1R1W_x_6 |        410 |        410 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U67                       |                                          bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 |        165 |        165 |       0 |    0 |   150 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U67)                   |                                          bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 |         67 |         67 |       0 |    0 |    67 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_396 |         98 |         98 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__1 |         98 |         98 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__1 |         98 |         98 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U68                       |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_7 |        150 |        150 |       0 |    0 |   150 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U68)                   |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_7 |         67 |         67 |       0 |    0 |    67 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_359 |         83 |         83 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__2 |         83 |         83 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__2 |         83 |         83 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U69                       |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_8 |        118 |        118 |       0 |    0 |   189 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U69)                   |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_8 |         21 |         21 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_319 |         97 |         97 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                           bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1 |         97 |         97 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3 |         97 |         97 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U70                       |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_9 |        100 |        100 |       0 |    0 |   211 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U70)                   |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_9 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_279 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__3 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__3 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U71                       |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_10 |        100 |        100 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U71)                   |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_10 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_239 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__4 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__4 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U72                       |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_11 |        100 |        100 |       0 |    0 |   211 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U72)                   |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_11 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_199 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__5 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__5 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U74                       |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_12 |        100 |        100 |       0 |    0 |   211 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U74)                   |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_12 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__6 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__6 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dsub_64ns_64ns_64_4_full_dsp_1_U65                      |                                         bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1 |        769 |        769 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|           (dsub_64ns_64ns_64_4_full_dsp_1_U65)                  |                                         bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1 |         66 |         66 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u         |                                   bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_84 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__1 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1__1 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dsub_64ns_64ns_64_4_full_dsp_1_U66                      |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_13 |        772 |        772 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|           (dsub_64ns_64ns_64_4_full_dsp_1_U66)                  |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_13 |         67 |         67 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u         |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip |        705 |        705 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                           bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |        705 |        705 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1 |        705 |        705 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         grp_fft1D_512_Pipeline_twiddles1_fu_2026                |                                           bd_0_hls_inst_0_fft1D_512_fft1D_512_Pipeline_twiddles1 |        382 |        371 |       0 |   11 |   278 |      0 |      0 |    0 |          0 |
|           (grp_fft1D_512_Pipeline_twiddles1_fu_2026)            |                                           bd_0_hls_inst_0_fft1D_512_fft1D_512_Pipeline_twiddles1 |        372 |        361 |       0 |   11 |   276 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U              |                              bd_0_hls_inst_0_fft1D_512_flow_control_loop_pipe_sequential_init_46 |         10 |         10 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_fft1D_512_Pipeline_twiddles_fu_2005                 |                                            bd_0_hls_inst_0_fft1D_512_fft1D_512_Pipeline_twiddles |        594 |        583 |       0 |   11 |   395 |      0 |      0 |    0 |          0 |
|           (grp_fft1D_512_Pipeline_twiddles_fu_2005)             |                                            bd_0_hls_inst_0_fft1D_512_fft1D_512_Pipeline_twiddles |        573 |        562 |       0 |   11 |   393 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U              |                                 bd_0_hls_inst_0_fft1D_512_flow_control_loop_pipe_sequential_init |         21 |         21 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_sin_or_cos_double_s_fu_6916                         |                                                    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s |       4478 |       4434 |       0 |   44 |  1281 |      0 |      0 |    0 |         91 |
|           (grp_sin_or_cos_double_s_fu_6916)                     |                                                    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s |       1030 |        986 |       0 |   44 |   472 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K0_U                      | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R_31 |        283 |        283 |       0 |    0 |    59 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K1_U                      | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R_32 |        209 |        209 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K2_U                      | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R_33 |        166 |        166 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K3_U                      | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R_34 |        130 |        130 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K4_U                      | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R_35 |         94 |         94 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|           mul_170s_53ns_170_2_1_U9                              |                                               bd_0_hls_inst_0_fft1D_512_mul_170s_53ns_170_2_1_36 |        604 |        604 |       0 |    0 |    86 |      0 |      0 |    0 |         27 |
|           mul_35ns_25ns_60_1_1_U1                               |                                                bd_0_hls_inst_0_fft1D_512_mul_35ns_25ns_60_1_1_37 |         25 |         25 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_42ns_33ns_75_1_1_U2                               |                                                bd_0_hls_inst_0_fft1D_512_mul_42ns_33ns_75_1_1_38 |        102 |        102 |       0 |    0 |     0 |      0 |      0 |    0 |          4 |
|           mul_49ns_44s_93_1_1_U3                                |                                                 bd_0_hls_inst_0_fft1D_512_mul_49ns_44s_93_1_1_39 |        103 |        103 |       0 |    0 |    81 |      0 |      0 |    0 |          6 |
|           mul_49ns_49ns_98_1_1_U4                               |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_40 |        508 |        508 |       0 |    0 |    85 |      0 |      0 |    0 |          9 |
|           mul_49ns_49ns_98_1_1_U5                               |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_41 |         81 |         81 |       0 |    0 |    62 |      0 |      0 |    0 |          9 |
|           mul_49ns_49ns_98_1_1_U6                               |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_42 |         81 |         81 |       0 |    0 |   128 |      0 |      0 |    0 |          9 |
|           mul_56ns_52s_108_1_1_U7                               |                                                bd_0_hls_inst_0_fft1D_512_mul_56ns_52s_108_1_1_43 |        247 |        247 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|           mul_64s_63ns_126_1_1_U8                               |                                                bd_0_hls_inst_0_fft1D_512_mul_64s_63ns_126_1_1_44 |        176 |        176 |       0 |    0 |     0 |      0 |      0 |    0 |         16 |
|           ref_4oPi_table_256_U                                  |                  bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R_45 |        642 |        642 |       0 |    0 |   223 |      0 |      0 |    0 |          0 |
|         grp_sin_or_cos_double_s_fu_6927                         |                                                 bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_14 |       4634 |       4577 |       0 |   57 |  1003 |      0 |      0 |    0 |         91 |
|           (grp_sin_or_cos_double_s_fu_6927)                     |                                                 bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_14 |       1138 |       1081 |       0 |   57 |   550 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K0_U                      |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R |        292 |        292 |       0 |    0 |    59 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K1_U                      |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R |        208 |        208 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K2_U                      |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R |        167 |        167 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K3_U                      |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R |        130 |        130 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K4_U                      |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R |         94 |         94 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|           mul_170s_53ns_170_2_1_U9                              |                                                  bd_0_hls_inst_0_fft1D_512_mul_170s_53ns_170_2_1 |        658 |        658 |       0 |    0 |    86 |      0 |      0 |    0 |         27 |
|           mul_35ns_25ns_60_1_1_U1                               |                                                   bd_0_hls_inst_0_fft1D_512_mul_35ns_25ns_60_1_1 |         25 |         25 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_42ns_33ns_75_1_1_U2                               |                                                   bd_0_hls_inst_0_fft1D_512_mul_42ns_33ns_75_1_1 |        102 |        102 |       0 |    0 |     0 |      0 |      0 |    0 |          4 |
|           mul_49ns_44s_93_1_1_U3                                |                                                    bd_0_hls_inst_0_fft1D_512_mul_49ns_44s_93_1_1 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          6 |
|           mul_49ns_49ns_98_1_1_U4                               |                                                   bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1 |        504 |        504 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|           mul_49ns_49ns_98_1_1_U5                               |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_29 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|           mul_49ns_49ns_98_1_1_U6                               |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_30 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|           mul_56ns_52s_108_1_1_U7                               |                                                   bd_0_hls_inst_0_fft1D_512_mul_56ns_52s_108_1_1 |        237 |        237 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|           mul_64s_63ns_126_1_1_U8                               |                                                   bd_0_hls_inst_0_fft1D_512_mul_64s_63ns_126_1_1 |        176 |        176 |       0 |    0 |     0 |      0 |      0 |    0 |         16 |
|           ref_4oPi_table_256_U                                  |                     bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R |        642 |        642 |       0 |    0 |   223 |      0 |      0 |    0 |          0 |
|         sitodp_32ns_64_2_no_dsp_1_U73                           |                                              bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1 |        109 |        109 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           (sitodp_32ns_64_2_no_dsp_1_U73)                       |                                              bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u              |                                        bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_17 |        106 |        106 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                           bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |        106 |        106 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                           |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5 |        106 |        106 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         sitodp_32ns_64_2_no_dsp_1_U75                           |                                           bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_15 |         54 |         54 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           (sitodp_32ns_64_2_no_dsp_1_U75)                       |                                           bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_15 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u              |                                           bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip |         54 |         54 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2__1 |         54 |         54 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5__1 |         54 |         54 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         smem_U                                                  |                                                     bd_0_hls_inst_0_fft1D_512_smem_RAM_AUTO_1R1W |        415 |        415 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         twiddles8_reversed8_U                                   |                                        bd_0_hls_inst_0_fft1D_512_twiddles8_reversed8_ROM_AUTO_1R |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


