<eps> 0
as 1
shown 2
in 3
fig 4
. 5
49a 6
, 7
gate 8
electrode 9
structures 10
120 11
each 12
having 13
a 14
predetermined 15
configuration 16
are 17
formed 18
on 19
the 20
surface 21
of 22
semiconductor 23
substrate 24
110 25
. 26
