/* (c) HighTec EDV-Systeme GmbH */
#ifndef _HAVE_TRICORE_ADC2_MASKS_H_
#define _HAVE_TRICORE_ADC2_MASKS_H_


/****************** Masks for ADC2_Q0R0_t **********************/
/*
   ADC2_Q0R0             "Queue 0 Register 0"
*/
/**********************************************************/

#define ADC2_Q0R0_MASK                  0x000001ef
#define ADC2_Q0R0_REQCHNR_MASK          0x0000000f
#define ADC2_Q0R0_REQCHNR_SHIFT         0
#define ADC2_Q0R0_RF_MASK               0x00000020
#define ADC2_Q0R0_RF_SHIFT              5
#define ADC2_Q0R0_ENSI_MASK             0x00000040
#define ADC2_Q0R0_ENSI_SHIFT            6
#define ADC2_Q0R0_EXTR_MASK             0x00000080
#define ADC2_Q0R0_EXTR_SHIFT            7
#define ADC2_Q0R0_V_MASK                0x00000100
#define ADC2_Q0R0_V_SHIFT               8



/****************** Masks for ADC2_Q0R2_t **********************/
/*
   ADC2_Q0R2             "Queue 2 Register 0"
*/
/**********************************************************/

#define ADC2_Q0R2_MASK                  0x000001ef
#define ADC2_Q0R2_REQCHNR_MASK          0x0000000f
#define ADC2_Q0R2_REQCHNR_SHIFT         0
#define ADC2_Q0R2_RF_MASK               0x00000020
#define ADC2_Q0R2_RF_SHIFT              5
#define ADC2_Q0R2_ENSI_MASK             0x00000040
#define ADC2_Q0R2_ENSI_SHIFT            6
#define ADC2_Q0R2_EXTR_MASK             0x00000080
#define ADC2_Q0R2_EXTR_SHIFT            7
#define ADC2_Q0R2_V_MASK                0x00000100
#define ADC2_Q0R2_V_SHIFT               8



/****************** Masks for ADC2_Q0R4_t **********************/
/*
   ADC2_Q0R4             "Queue 4 Register 0"
*/
/**********************************************************/

#define ADC2_Q0R4_MASK                  0x000001ef
#define ADC2_Q0R4_REQCHNR_MASK          0x0000000f
#define ADC2_Q0R4_REQCHNR_SHIFT         0
#define ADC2_Q0R4_RF_MASK               0x00000020
#define ADC2_Q0R4_RF_SHIFT              5
#define ADC2_Q0R4_ENSI_MASK             0x00000040
#define ADC2_Q0R4_ENSI_SHIFT            6
#define ADC2_Q0R4_EXTR_MASK             0x00000080
#define ADC2_Q0R4_EXTR_SHIFT            7
#define ADC2_Q0R4_V_MASK                0x00000100
#define ADC2_Q0R4_V_SHIFT               8




#endif /* _HAVE_TRICORE_ADC2_MASKS_H_ */

