ARM GAS  /tmp/ccYub6C7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.get_flash_sector,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	get_flash_sector:
  26              	.LVL0:
  27              	.LFB138:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <string.h>
  25:Core/Src/main.c **** #include "messages.h"
  26:Core/Src/main.c **** #include "platform.h"
  27:Core/Src/main.c **** #include "dataFormats.h"
  28:Core/Src/main.c **** #include "uart.h"
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
ARM GAS  /tmp/ccYub6C7.s 			page 2


  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** #ifndef UNLOCK_FLAG
  39:Core/Src/main.c **** #define UNLOCK_FLAG   "default_unlock"
  40:Core/Src/main.c **** #endif
  41:Core/Src/main.c **** #ifndef FEATURE1_FLAG
  42:Core/Src/main.c **** #define FEATURE1_FLAG "default_feature1"
  43:Core/Src/main.c **** #endif
  44:Core/Src/main.c **** #ifndef FEATURE2_FLAG
  45:Core/Src/main.c **** #define FEATURE2_FLAG "default_feature2"
  46:Core/Src/main.c **** #endif
  47:Core/Src/main.c **** #ifndef FEATURE3_FLAG
  48:Core/Src/main.c **** #define FEATURE3_FLAG "default_feature3"
  49:Core/Src/main.c **** #endif
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** #define FLASH_DATA_BYTES         \
  52:Core/Src/main.c ****   (sizeof(FLASH_DATA) % 4 == 0) \
  53:Core/Src/main.c ****       ? sizeof(FLASH_DATA)      \
  54:Core/Src/main.c ****       : sizeof(FLASH_DATA) + (4 - (sizeof(FLASH_DATA) % 4))
  55:Core/Src/main.c **** #define FLASH_DATA_WORDS (FLASH_DATA_BYTES / 4)
  56:Core/Src/main.c **** /* USER CODE END PD */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  59:Core/Src/main.c **** /* USER CODE BEGIN PM */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PM */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  64:Core/Src/main.c **** UART_HandleTypeDef huart1;
  65:Core/Src/main.c **** UART_HandleTypeDef huart2;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* USER CODE BEGIN PV */
  68:Core/Src/main.c **** const char unlock_flag[UNLOCK_SIZE]    = UNLOCK_FLAG;
  69:Core/Src/main.c **** const char feature1_flag[FEATURE_SIZE] = FEATURE1_FLAG;
  70:Core/Src/main.c **** const char feature2_flag[FEATURE_SIZE] = FEATURE2_FLAG;
  71:Core/Src/main.c **** const char feature3_flag[FEATURE_SIZE] = FEATURE3_FLAG;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** __attribute__((section(".flash_data")))
  74:Core/Src/main.c **** FLASH_DATA flash_data = {0};
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** extern uint8_t __flash_data_start__;
  77:Core/Src/main.c **** extern uint8_t __flash_data_end__;
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** static UART_HandleTypeDef* const uart_base[2] = { [HOST_UART] = &huart2, [BOARD_UART] = &huart1 };
  80:Core/Src/main.c **** /* USER CODE END PV */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  83:Core/Src/main.c **** void SystemClock_Config(void);
  84:Core/Src/main.c **** static void MX_GPIO_Init(void);
  85:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  86:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  87:Core/Src/main.c **** /* USER CODE BEGIN PFP */
ARM GAS  /tmp/ccYub6C7.s 			page 3


  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** /* USER CODE END PFP */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  92:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  93:Core/Src/main.c **** static void initHardware(int argc, char ** argv)
  94:Core/Src/main.c **** {
  95:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  96:Core/Src/main.c ****   HAL_Init();
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Configure the system clock */
  99:Core/Src/main.c ****   SystemClock_Config();
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   
 104:Core/Src/main.c ****   //setup_board_link();
 105:Core/Src/main.c ****   uart_init(BOARD_UART);
 106:Core/Src/main.c ****   //uart_init();
 107:Core/Src/main.c ****   uart_init(HOST_UART);
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   setLED(OFF);
 110:Core/Src/main.c **** }
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** void initHardware_car(int argc, char ** argv)
 113:Core/Src/main.c **** {
 114:Core/Src/main.c ****   initHardware(argc, argv);
 115:Core/Src/main.c **** }
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** void initHardware_fob(int argc, char ** argv)
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****   initHardware(argc, argv);
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   char msg[] = "Initialization complete\n";
 122:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 123:Core/Src/main.c **** }
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** void readVar(uint8_t* dest, char * var)
 126:Core/Src/main.c **** {
 127:Core/Src/main.c ****   size_t dataSize = 0;
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   char msg[] = "Inside readVar\n";
 130:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   if(!strcmp(var, "unlock"))
 133:Core/Src/main.c ****   {
 134:Core/Src/main.c ****     memcpy(dest, unlock_flag, UNLOCK_SIZE);
 135:Core/Src/main.c ****     dataSize = UNLOCK_SIZE;
 136:Core/Src/main.c ****   }
 137:Core/Src/main.c ****   else if(!strcmp(var, "feature1"))
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c ****     memcpy(dest, feature1_flag, FEATURE_SIZE);
 140:Core/Src/main.c ****     dataSize = FEATURE_SIZE;
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c ****   else if(!strcmp(var, "feature2"))
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c ****     memcpy(dest, feature2_flag, FEATURE_SIZE);
ARM GAS  /tmp/ccYub6C7.s 			page 4


 145:Core/Src/main.c ****     dataSize = FEATURE_SIZE;
 146:Core/Src/main.c ****   }
 147:Core/Src/main.c ****   else if(!strcmp(var, "feature3"))
 148:Core/Src/main.c ****   {
 149:Core/Src/main.c ****     memcpy(dest, feature3_flag, FEATURE_SIZE);
 150:Core/Src/main.c ****     dataSize = FEATURE_SIZE;
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c ****   else if(!strcmp(var, "fob_state"))
 153:Core/Src/main.c ****   {
 154:Core/Src/main.c ****     char msg[] = "Fetching fob state\n";
 155:Core/Src/main.c ****     uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 156:Core/Src/main.c ****     memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 157:Core/Src/main.c ****     dataSize = sizeof(FLASH_DATA);
 158:Core/Src/main.c ****   }
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   char msg2[] = "Data is: ";
 161:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg2, strlen(msg2));
 162:Core/Src/main.c ****   uart_write(HOST_UART, dest, dataSize);
 163:Core/Src/main.c ****   uart_writeb(HOST_UART, '\n');
 164:Core/Src/main.c **** }
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** /* -----------------------------------------------------------
 167:Core/Src/main.c ****    Flash Sector Helper (F411 Example)
 168:Core/Src/main.c ****    ----------------------------------------------------------- */
 169:Core/Src/main.c **** static uint32_t get_flash_sector(uint32_t addr)
 170:Core/Src/main.c **** {
  29              		.loc 1 170 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 171:Core/Src/main.c ****   if (addr < 0x08004000) return FLASH_SECTOR_0;
  34              		.loc 1 171 3 view .LVU1
  35              		.loc 1 171 6 is_stmt 0 view .LVU2
  36 0000 144B     		ldr	r3, .L10
  37 0002 9842     		cmp	r0, r3
  38 0004 18D3     		bcc	.L3
 172:Core/Src/main.c ****   if (addr < 0x08008000) return FLASH_SECTOR_1;
  39              		.loc 1 172 3 is_stmt 1 view .LVU3
  40              		.loc 1 172 6 is_stmt 0 view .LVU4
  41 0006 03F58043 		add	r3, r3, #16384
  42 000a 9842     		cmp	r0, r3
  43 000c 16D3     		bcc	.L4
 173:Core/Src/main.c ****   if (addr < 0x0800C000) return FLASH_SECTOR_2;
  44              		.loc 1 173 3 is_stmt 1 view .LVU5
  45              		.loc 1 173 6 is_stmt 0 view .LVU6
  46 000e 03F58043 		add	r3, r3, #16384
  47 0012 9842     		cmp	r0, r3
  48 0014 14D3     		bcc	.L5
 174:Core/Src/main.c ****   if (addr < 0x08010000) return FLASH_SECTOR_3;
  49              		.loc 1 174 3 is_stmt 1 view .LVU7
  50              		.loc 1 174 6 is_stmt 0 view .LVU8
  51 0016 104B     		ldr	r3, .L10+4
  52 0018 9842     		cmp	r0, r3
  53 001a 13D9     		bls	.L6
 175:Core/Src/main.c ****   if (addr < 0x08020000) return FLASH_SECTOR_4;
  54              		.loc 1 175 3 is_stmt 1 view .LVU9
ARM GAS  /tmp/ccYub6C7.s 			page 5


  55              		.loc 1 175 6 is_stmt 0 view .LVU10
  56 001c 03F58033 		add	r3, r3, #65536
  57 0020 9842     		cmp	r0, r3
  58 0022 11D9     		bls	.L7
 176:Core/Src/main.c ****   if (addr < 0x08040000) return FLASH_SECTOR_5;
  59              		.loc 1 176 3 is_stmt 1 view .LVU11
  60              		.loc 1 176 6 is_stmt 0 view .LVU12
  61 0024 03F50033 		add	r3, r3, #131072
  62 0028 9842     		cmp	r0, r3
  63 002a 0FD9     		bls	.L8
 177:Core/Src/main.c ****   if (addr < 0x08060000) return FLASH_SECTOR_6;
  64              		.loc 1 177 3 is_stmt 1 view .LVU13
  65              		.loc 1 177 6 is_stmt 0 view .LVU14
  66 002c 03F50033 		add	r3, r3, #131072
  67 0030 9842     		cmp	r0, r3
  68 0032 0DD9     		bls	.L9
 178:Core/Src/main.c ****   return FLASH_SECTOR_7;
  69              		.loc 1 178 10 view .LVU15
  70 0034 0720     		movs	r0, #7
  71              	.LVL1:
  72              		.loc 1 178 10 view .LVU16
  73 0036 7047     		bx	lr
  74              	.LVL2:
  75              	.L3:
 171:Core/Src/main.c ****   if (addr < 0x08008000) return FLASH_SECTOR_1;
  76              		.loc 1 171 33 view .LVU17
  77 0038 0020     		movs	r0, #0
  78              	.LVL3:
 171:Core/Src/main.c ****   if (addr < 0x08008000) return FLASH_SECTOR_1;
  79              		.loc 1 171 33 view .LVU18
  80 003a 7047     		bx	lr
  81              	.LVL4:
  82              	.L4:
 172:Core/Src/main.c ****   if (addr < 0x0800C000) return FLASH_SECTOR_2;
  83              		.loc 1 172 33 view .LVU19
  84 003c 0120     		movs	r0, #1
  85              	.LVL5:
 172:Core/Src/main.c ****   if (addr < 0x0800C000) return FLASH_SECTOR_2;
  86              		.loc 1 172 33 view .LVU20
  87 003e 7047     		bx	lr
  88              	.LVL6:
  89              	.L5:
 173:Core/Src/main.c ****   if (addr < 0x08010000) return FLASH_SECTOR_3;
  90              		.loc 1 173 33 view .LVU21
  91 0040 0220     		movs	r0, #2
  92              	.LVL7:
 173:Core/Src/main.c ****   if (addr < 0x08010000) return FLASH_SECTOR_3;
  93              		.loc 1 173 33 view .LVU22
  94 0042 7047     		bx	lr
  95              	.LVL8:
  96              	.L6:
 174:Core/Src/main.c ****   if (addr < 0x08020000) return FLASH_SECTOR_4;
  97              		.loc 1 174 33 view .LVU23
  98 0044 0320     		movs	r0, #3
  99              	.LVL9:
 174:Core/Src/main.c ****   if (addr < 0x08020000) return FLASH_SECTOR_4;
 100              		.loc 1 174 33 view .LVU24
ARM GAS  /tmp/ccYub6C7.s 			page 6


 101 0046 7047     		bx	lr
 102              	.LVL10:
 103              	.L7:
 175:Core/Src/main.c ****   if (addr < 0x08040000) return FLASH_SECTOR_5;
 104              		.loc 1 175 33 view .LVU25
 105 0048 0420     		movs	r0, #4
 106              	.LVL11:
 175:Core/Src/main.c ****   if (addr < 0x08040000) return FLASH_SECTOR_5;
 107              		.loc 1 175 33 view .LVU26
 108 004a 7047     		bx	lr
 109              	.LVL12:
 110              	.L8:
 176:Core/Src/main.c ****   if (addr < 0x08060000) return FLASH_SECTOR_6;
 111              		.loc 1 176 33 view .LVU27
 112 004c 0520     		movs	r0, #5
 113              	.LVL13:
 176:Core/Src/main.c ****   if (addr < 0x08060000) return FLASH_SECTOR_6;
 114              		.loc 1 176 33 view .LVU28
 115 004e 7047     		bx	lr
 116              	.LVL14:
 117              	.L9:
 177:Core/Src/main.c ****   return FLASH_SECTOR_7;
 118              		.loc 1 177 33 view .LVU29
 119 0050 0620     		movs	r0, #6
 120              	.LVL15:
 179:Core/Src/main.c **** }
 121              		.loc 1 179 1 view .LVU30
 122 0052 7047     		bx	lr
 123              	.L11:
 124              		.align	2
 125              	.L10:
 126 0054 00400008 		.word	134234112
 127 0058 FFFF0008 		.word	134283263
 128              		.cfi_endproc
 129              	.LFE138:
 131              		.section	.text.MX_GPIO_Init,"ax",%progbits
 132              		.align	1
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 136              		.fpu fpv4-sp-d16
 138              	MX_GPIO_Init:
 139              	.LFB152:
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** /* -----------------------------------------------------------
 182:Core/Src/main.c ****    Config Flash Write (Overwrite Whole Sector)
 183:Core/Src/main.c ****    ----------------------------------------------------------- */
 184:Core/Src/main.c **** bool saveFobState(const FLASH_DATA *src)
 185:Core/Src/main.c **** {
 186:Core/Src/main.c ****   uint32_t base = (uint32_t)&__flash_data_start__;
 187:Core/Src/main.c ****   uint32_t end  = (uint32_t)&__flash_data_end__;
 188:Core/Src/main.c ****   uint32_t size = end - base;
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   // Sanity check: config struct fits in sector
 191:Core/Src/main.c ****   if (sizeof(FLASH_DATA_BYTES) > size)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****       return false;
ARM GAS  /tmp/ccYub6C7.s 			page 7


 194:Core/Src/main.c ****   }
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   // Erase the sector that holds .config_flash
 197:Core/Src/main.c ****   uint32_t sector = get_flash_sector(base);
 198:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****       .TypeErase    = FLASH_TYPEERASE_SECTORS,
 201:Core/Src/main.c ****       .Sector       = sector,
 202:Core/Src/main.c ****       .NbSectors    = 1,
 203:Core/Src/main.c ****       .VoltageRange = FLASH_VOLTAGE_RANGE_3,
 204:Core/Src/main.c ****   };
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   uint8_t padded_data[FLASH_DATA_BYTES];
 207:Core/Src/main.c ****   memset(padded_data, 0xFF, sizeof(padded_data));
 208:Core/Src/main.c ****   memcpy((FLASH_DATA*)(&padded_data), src, sizeof(FLASH_DATA));
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   uint32_t sector_err = 0;
 211:Core/Src/main.c ****   HAL_FLASH_Unlock();
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   if (HAL_FLASHEx_Erase(&erase, &sector_err) != HAL_OK)
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****       HAL_FLASH_Lock();
 216:Core/Src/main.c ****       return false;
 217:Core/Src/main.c ****   }
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   // Program new config data
 220:Core/Src/main.c ****   const uint32_t *words = (const uint32_t *)src;
 221:Core/Src/main.c ****   uint32_t addr = base;
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   for (size_t i = 0; i < FLASH_DATA_WORDS; i++)
 224:Core/Src/main.c ****   {
 225:Core/Src/main.c ****       if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, words[i]) != HAL_OK) {
 226:Core/Src/main.c ****           HAL_FLASH_Lock();
 227:Core/Src/main.c ****           return false;
 228:Core/Src/main.c ****       }
 229:Core/Src/main.c ****       addr += 4;
 230:Core/Src/main.c ****   }
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   HAL_FLASH_Lock();
 233:Core/Src/main.c ****   return true;
 234:Core/Src/main.c **** }
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** void setLED(led_color_t color)
 237:Core/Src/main.c **** {
 238:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 239:Core/Src/main.c **** }
 240:Core/Src/main.c **** 
 241:Core/Src/main.c **** bool buttonPressed(void)
 242:Core/Src/main.c **** {
 243:Core/Src/main.c ****   static uint32_t history = 0;
 244:Core/Src/main.c ****   static bool latched = false;
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   bool buttonValue = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 247:Core/Src/main.c ****   char msg[] = "Button value: ";
 248:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 249:Core/Src/main.c ****   uart_writeb(HOST_UART, buttonValue);
 250:Core/Src/main.c ****   uart_writeb(HOST_UART, '\n');
ARM GAS  /tmp/ccYub6C7.s 			page 8


 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   history = (history << 1) |
 253:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   if (history == 0xFFFFFFFF && !latched) {
 256:Core/Src/main.c ****       latched = true;
 257:Core/Src/main.c ****       return true;        // button just pressed
 258:Core/Src/main.c ****   }
 259:Core/Src/main.c **** 
 260:Core/Src/main.c ****   if (history == 0x00000000) {
 261:Core/Src/main.c ****       latched = false;    // fully released
 262:Core/Src/main.c ****   }
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   return false;
 265:Core/Src/main.c **** }
 266:Core/Src/main.c **** 
 267:Core/Src/main.c **** /**
 268:Core/Src/main.c ****  * @brief Initialize the UART interfaces.
 269:Core/Src/main.c ****  *
 270:Core/Src/main.c ****  * UART 0 is used to communicate with the host computer.
 271:Core/Src/main.c ****  */
 272:Core/Src/main.c **** void uart_init(hw_uart_t uart)
 273:Core/Src/main.c **** {
 274:Core/Src/main.c ****   switch(uart)
 275:Core/Src/main.c ****   {
 276:Core/Src/main.c ****   case HOST_UART:
 277:Core/Src/main.c ****     MX_USART2_UART_Init();
 278:Core/Src/main.c ****     break;
 279:Core/Src/main.c ****   case BOARD_UART:
 280:Core/Src/main.c ****     MX_USART1_UART_Init();
 281:Core/Src/main.c ****     break;
 282:Core/Src/main.c ****   }
 283:Core/Src/main.c **** }
 284:Core/Src/main.c **** 
 285:Core/Src/main.c **** /**
 286:Core/Src/main.c ****  * @brief Check if there are characters available on a UART interface.
 287:Core/Src/main.c ****  *
 288:Core/Src/main.c ****  * @param uart is the base address of the UART port.
 289:Core/Src/main.c ****  * @return true if there is data available.
 290:Core/Src/main.c ****  * @return false if there is no data available.
 291:Core/Src/main.c ****  */
 292:Core/Src/main.c **** bool uart_avail(hw_uart_t uart) { return (__HAL_UART_GET_FLAG(uart_base[uart], UART_FLAG_RXNE) != R
 293:Core/Src/main.c **** 
 294:Core/Src/main.c **** /**
 295:Core/Src/main.c ****  * @brief Read a byte from a UART interface.
 296:Core/Src/main.c ****  *
 297:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 298:Core/Src/main.c ****  * @return the character read from the interface.
 299:Core/Src/main.c ****  */
 300:Core/Src/main.c **** int32_t uart_readb(hw_uart_t uart)
 301:Core/Src/main.c **** {
 302:Core/Src/main.c ****   int32_t c;
 303:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 304:Core/Src/main.c ****   return c;
 305:Core/Src/main.c **** }
 306:Core/Src/main.c **** 
 307:Core/Src/main.c **** /**
ARM GAS  /tmp/ccYub6C7.s 			page 9


 308:Core/Src/main.c ****  * @brief Read a sequence of bytes from a UART interface.
 309:Core/Src/main.c ****  *
 310:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 311:Core/Src/main.c ****  * @param buf is a pointer to the destination for the received data.
 312:Core/Src/main.c ****  * @param n is the number of bytes to read.
 313:Core/Src/main.c ****  * @return the number of bytes read from the UART interface.
 314:Core/Src/main.c ****  */
 315:Core/Src/main.c **** uint32_t uart_read(hw_uart_t uart, uint8_t *buf, uint32_t n)
 316:Core/Src/main.c **** {
 317:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 318:Core/Src/main.c ****   return n;
 319:Core/Src/main.c **** }
 320:Core/Src/main.c **** 
 321:Core/Src/main.c **** /**
 322:Core/Src/main.c ****  * @brief Read a line (terminated with '\n') from a UART interface.
 323:Core/Src/main.c ****  *
 324:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 325:Core/Src/main.c ****  * @param buf is a pointer to the destination for the received data.
 326:Core/Src/main.c ****  * @return the number of bytes read from the UART interface.
 327:Core/Src/main.c ****  */
 328:Core/Src/main.c **** uint32_t uart_readline(hw_uart_t uart, uint8_t *buf) {
 329:Core/Src/main.c ****   uint32_t read = 0;
 330:Core/Src/main.c ****   uint8_t c;
 331:Core/Src/main.c ****   UART_HandleTypeDef* base = uart_base[uart];
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   do
 334:Core/Src/main.c ****   {
 335:Core/Src/main.c ****     HAL_UART_Receive(base, &c, 1, HAL_MAX_DELAY);
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****     if ((c != '\r') && (c != '\n') && (c != 0xD))
 338:Core/Src/main.c ****     {
 339:Core/Src/main.c ****       buf[read] = c;
 340:Core/Src/main.c ****       read++;
 341:Core/Src/main.c ****     }
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   } while ((c != '\n') && (c != 0xD));
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   buf[read] = '\0';
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   return read;
 348:Core/Src/main.c **** }
 349:Core/Src/main.c **** 
 350:Core/Src/main.c **** /**
 351:Core/Src/main.c ****  * @brief Write a byte to a UART interface.
 352:Core/Src/main.c ****  *
 353:Core/Src/main.c ****  * @param uart is the base address of the UART port to write to.
 354:Core/Src/main.c ****  * @param data is the byte value to write.
 355:Core/Src/main.c ****  */
 356:Core/Src/main.c **** void uart_writeb(hw_uart_t uart, uint8_t data) { HAL_UART_Transmit(uart_base[uart], &data, 1, HAL_M
 357:Core/Src/main.c **** 
 358:Core/Src/main.c **** /**
 359:Core/Src/main.c ****  * @brief Write a sequence of bytes to a UART interface.
 360:Core/Src/main.c ****  *
 361:Core/Src/main.c ****  * @param uart is the base address of the UART port to write to.
 362:Core/Src/main.c ****  * @param buf is a pointer to the data to send.
 363:Core/Src/main.c ****  * @param len is the number of bytes to send.
 364:Core/Src/main.c ****  * @return the number of bytes written.
ARM GAS  /tmp/ccYub6C7.s 			page 10


 365:Core/Src/main.c ****  */
 366:Core/Src/main.c **** uint32_t uart_write(hw_uart_t uart, uint8_t *buf, uint32_t len)
 367:Core/Src/main.c **** {
 368:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 369:Core/Src/main.c ****   return len;
 370:Core/Src/main.c **** }
 371:Core/Src/main.c **** /* USER CODE END 0 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c **** /**
 374:Core/Src/main.c ****   * @brief  The application entry point.
 375:Core/Src/main.c ****   * @retval int
 376:Core/Src/main.c ****   */
 377:Core/Src/main.c **** 
 378:Core/Src/main.c **** /**
 379:Core/Src/main.c ****   * @brief System Clock Configuration
 380:Core/Src/main.c ****   * @retval None
 381:Core/Src/main.c ****   */
 382:Core/Src/main.c **** void SystemClock_Config(void)
 383:Core/Src/main.c **** {
 384:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 385:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 388:Core/Src/main.c ****   */
 389:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 390:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 393:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 394:Core/Src/main.c ****   */
 395:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 396:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 397:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 398:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 399:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 400:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 401:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 402:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 403:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 404:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 405:Core/Src/main.c ****   {
 406:Core/Src/main.c ****     Error_Handler();
 407:Core/Src/main.c ****   }
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 410:Core/Src/main.c ****   */
 411:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 412:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 413:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 414:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 415:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 416:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 417:Core/Src/main.c **** 
 418:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 419:Core/Src/main.c ****   {
 420:Core/Src/main.c ****     Error_Handler();
 421:Core/Src/main.c ****   }
ARM GAS  /tmp/ccYub6C7.s 			page 11


 422:Core/Src/main.c **** }
 423:Core/Src/main.c **** 
 424:Core/Src/main.c **** /**
 425:Core/Src/main.c ****   * @brief USART1 Initialization Function
 426:Core/Src/main.c ****   * @param None
 427:Core/Src/main.c ****   * @retval None
 428:Core/Src/main.c ****   */
 429:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 430:Core/Src/main.c **** {
 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 435:Core/Src/main.c **** 
 436:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 439:Core/Src/main.c ****   huart1.Instance = USART1;
 440:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 441:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 442:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 443:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 444:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 445:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 446:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 447:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 448:Core/Src/main.c ****   {
 449:Core/Src/main.c ****     Error_Handler();
 450:Core/Src/main.c ****   }
 451:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 452:Core/Src/main.c **** 
 453:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 454:Core/Src/main.c **** 
 455:Core/Src/main.c **** }
 456:Core/Src/main.c **** 
 457:Core/Src/main.c **** /**
 458:Core/Src/main.c ****   * @brief USART2 Initialization Function
 459:Core/Src/main.c ****   * @param None
 460:Core/Src/main.c ****   * @retval None
 461:Core/Src/main.c ****   */
 462:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 463:Core/Src/main.c **** {
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 468:Core/Src/main.c **** 
 469:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 470:Core/Src/main.c **** 
 471:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 472:Core/Src/main.c ****   huart2.Instance = USART2;
 473:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 474:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 475:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 476:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 477:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 478:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  /tmp/ccYub6C7.s 			page 12


 479:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 480:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 481:Core/Src/main.c ****   {
 482:Core/Src/main.c ****     Error_Handler();
 483:Core/Src/main.c ****   }
 484:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 485:Core/Src/main.c **** 
 486:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 487:Core/Src/main.c **** 
 488:Core/Src/main.c **** }
 489:Core/Src/main.c **** 
 490:Core/Src/main.c **** /**
 491:Core/Src/main.c ****   * @brief GPIO Initialization Function
 492:Core/Src/main.c ****   * @param None
 493:Core/Src/main.c ****   * @retval None
 494:Core/Src/main.c ****   */
 495:Core/Src/main.c **** static void MX_GPIO_Init(void)
 496:Core/Src/main.c **** {
 140              		.loc 1 496 1 is_stmt 1 view -0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 40
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144 0000 30B5     		push	{r4, r5, lr}
 145              	.LCFI0:
 146              		.cfi_def_cfa_offset 12
 147              		.cfi_offset 4, -12
 148              		.cfi_offset 5, -8
 149              		.cfi_offset 14, -4
 150 0002 8BB0     		sub	sp, sp, #44
 151              	.LCFI1:
 152              		.cfi_def_cfa_offset 56
 497:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 153              		.loc 1 497 3 view .LVU32
 154              		.loc 1 497 20 is_stmt 0 view .LVU33
 155 0004 0024     		movs	r4, #0
 156 0006 0594     		str	r4, [sp, #20]
 157 0008 0694     		str	r4, [sp, #24]
 158 000a 0794     		str	r4, [sp, #28]
 159 000c 0894     		str	r4, [sp, #32]
 160 000e 0994     		str	r4, [sp, #36]
 498:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 499:Core/Src/main.c **** 
 500:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 501:Core/Src/main.c **** 
 502:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 503:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 161              		.loc 1 503 3 is_stmt 1 view .LVU34
 162              	.LBB4:
 163              		.loc 1 503 3 view .LVU35
 164 0010 0194     		str	r4, [sp, #4]
 165              		.loc 1 503 3 view .LVU36
 166 0012 224B     		ldr	r3, .L14
 167 0014 1A6B     		ldr	r2, [r3, #48]
 168 0016 42F00402 		orr	r2, r2, #4
 169 001a 1A63     		str	r2, [r3, #48]
 170              		.loc 1 503 3 view .LVU37
 171 001c 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccYub6C7.s 			page 13


 172 001e 02F00402 		and	r2, r2, #4
 173 0022 0192     		str	r2, [sp, #4]
 174              		.loc 1 503 3 view .LVU38
 175 0024 019A     		ldr	r2, [sp, #4]
 176              	.LBE4:
 177              		.loc 1 503 3 view .LVU39
 504:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 178              		.loc 1 504 3 view .LVU40
 179              	.LBB5:
 180              		.loc 1 504 3 view .LVU41
 181 0026 0294     		str	r4, [sp, #8]
 182              		.loc 1 504 3 view .LVU42
 183 0028 1A6B     		ldr	r2, [r3, #48]
 184 002a 42F08002 		orr	r2, r2, #128
 185 002e 1A63     		str	r2, [r3, #48]
 186              		.loc 1 504 3 view .LVU43
 187 0030 1A6B     		ldr	r2, [r3, #48]
 188 0032 02F08002 		and	r2, r2, #128
 189 0036 0292     		str	r2, [sp, #8]
 190              		.loc 1 504 3 view .LVU44
 191 0038 029A     		ldr	r2, [sp, #8]
 192              	.LBE5:
 193              		.loc 1 504 3 view .LVU45
 505:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 194              		.loc 1 505 3 view .LVU46
 195              	.LBB6:
 196              		.loc 1 505 3 view .LVU47
 197 003a 0394     		str	r4, [sp, #12]
 198              		.loc 1 505 3 view .LVU48
 199 003c 1A6B     		ldr	r2, [r3, #48]
 200 003e 42F00102 		orr	r2, r2, #1
 201 0042 1A63     		str	r2, [r3, #48]
 202              		.loc 1 505 3 view .LVU49
 203 0044 1A6B     		ldr	r2, [r3, #48]
 204 0046 02F00102 		and	r2, r2, #1
 205 004a 0392     		str	r2, [sp, #12]
 206              		.loc 1 505 3 view .LVU50
 207 004c 039A     		ldr	r2, [sp, #12]
 208              	.LBE6:
 209              		.loc 1 505 3 view .LVU51
 506:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 210              		.loc 1 506 3 view .LVU52
 211              	.LBB7:
 212              		.loc 1 506 3 view .LVU53
 213 004e 0494     		str	r4, [sp, #16]
 214              		.loc 1 506 3 view .LVU54
 215 0050 1A6B     		ldr	r2, [r3, #48]
 216 0052 42F00202 		orr	r2, r2, #2
 217 0056 1A63     		str	r2, [r3, #48]
 218              		.loc 1 506 3 view .LVU55
 219 0058 1B6B     		ldr	r3, [r3, #48]
 220 005a 03F00203 		and	r3, r3, #2
 221 005e 0493     		str	r3, [sp, #16]
 222              		.loc 1 506 3 view .LVU56
 223 0060 049B     		ldr	r3, [sp, #16]
 224              	.LBE7:
 225              		.loc 1 506 3 view .LVU57
ARM GAS  /tmp/ccYub6C7.s 			page 14


 507:Core/Src/main.c **** 
 508:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 509:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 226              		.loc 1 509 3 view .LVU58
 227 0062 0F4D     		ldr	r5, .L14+4
 228 0064 2246     		mov	r2, r4
 229 0066 2021     		movs	r1, #32
 230 0068 2846     		mov	r0, r5
 231 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 232              	.LVL16:
 510:Core/Src/main.c **** 
 511:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 512:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 233              		.loc 1 512 3 view .LVU59
 234              		.loc 1 512 23 is_stmt 0 view .LVU60
 235 006e 4FF40053 		mov	r3, #8192
 236 0072 0593     		str	r3, [sp, #20]
 513:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 237              		.loc 1 513 3 is_stmt 1 view .LVU61
 238              		.loc 1 513 24 is_stmt 0 view .LVU62
 239 0074 4FF40413 		mov	r3, #2162688
 240 0078 0693     		str	r3, [sp, #24]
 514:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 241              		.loc 1 514 3 is_stmt 1 view .LVU63
 242              		.loc 1 514 24 is_stmt 0 view .LVU64
 243 007a 0794     		str	r4, [sp, #28]
 515:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 244              		.loc 1 515 3 is_stmt 1 view .LVU65
 245 007c 05A9     		add	r1, sp, #20
 246 007e 0948     		ldr	r0, .L14+8
 247 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 248              	.LVL17:
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 518:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 249              		.loc 1 518 3 view .LVU66
 250              		.loc 1 518 23 is_stmt 0 view .LVU67
 251 0084 2023     		movs	r3, #32
 252 0086 0593     		str	r3, [sp, #20]
 519:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 253              		.loc 1 519 3 is_stmt 1 view .LVU68
 254              		.loc 1 519 24 is_stmt 0 view .LVU69
 255 0088 0123     		movs	r3, #1
 256 008a 0693     		str	r3, [sp, #24]
 520:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 257              		.loc 1 520 3 is_stmt 1 view .LVU70
 258              		.loc 1 520 24 is_stmt 0 view .LVU71
 259 008c 0794     		str	r4, [sp, #28]
 521:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 260              		.loc 1 521 3 is_stmt 1 view .LVU72
 261              		.loc 1 521 25 is_stmt 0 view .LVU73
 262 008e 0894     		str	r4, [sp, #32]
 522:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 263              		.loc 1 522 3 is_stmt 1 view .LVU74
 264 0090 05A9     		add	r1, sp, #20
 265 0092 2846     		mov	r0, r5
 266 0094 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccYub6C7.s 			page 15


 267              	.LVL18:
 523:Core/Src/main.c **** 
 524:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 525:Core/Src/main.c **** 
 526:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 527:Core/Src/main.c **** }
 268              		.loc 1 527 1 is_stmt 0 view .LVU75
 269 0098 0BB0     		add	sp, sp, #44
 270              	.LCFI2:
 271              		.cfi_def_cfa_offset 12
 272              		@ sp needed
 273 009a 30BD     		pop	{r4, r5, pc}
 274              	.L15:
 275              		.align	2
 276              	.L14:
 277 009c 00380240 		.word	1073887232
 278 00a0 00000240 		.word	1073872896
 279 00a4 00080240 		.word	1073874944
 280              		.cfi_endproc
 281              	.LFE152:
 283              		.section	.text.saveFobState,"ax",%progbits
 284              		.align	1
 285              		.global	saveFobState
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 289              		.fpu fpv4-sp-d16
 291              	saveFobState:
 292              	.LVL19:
 293              	.LFB139:
 185:Core/Src/main.c ****   uint32_t base = (uint32_t)&__flash_data_start__;
 294              		.loc 1 185 1 is_stmt 1 view -0
 295              		.cfi_startproc
 296              		@ args = 0, pretend = 0, frame = 64
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 185:Core/Src/main.c ****   uint32_t base = (uint32_t)&__flash_data_start__;
 298              		.loc 1 185 1 is_stmt 0 view .LVU77
 299 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 300              	.LCFI3:
 301              		.cfi_def_cfa_offset 20
 302              		.cfi_offset 4, -20
 303              		.cfi_offset 5, -16
 304              		.cfi_offset 6, -12
 305              		.cfi_offset 7, -8
 306              		.cfi_offset 14, -4
 307 0002 91B0     		sub	sp, sp, #68
 308              	.LCFI4:
 309              		.cfi_def_cfa_offset 88
 186:Core/Src/main.c ****   uint32_t end  = (uint32_t)&__flash_data_end__;
 310              		.loc 1 186 3 is_stmt 1 view .LVU78
 186:Core/Src/main.c ****   uint32_t end  = (uint32_t)&__flash_data_end__;
 311              		.loc 1 186 12 is_stmt 0 view .LVU79
 312 0004 2A4D     		ldr	r5, .L28
 313              	.LVL20:
 187:Core/Src/main.c ****   uint32_t size = end - base;
 314              		.loc 1 187 3 is_stmt 1 view .LVU80
 187:Core/Src/main.c ****   uint32_t size = end - base;
ARM GAS  /tmp/ccYub6C7.s 			page 16


 315              		.loc 1 187 12 is_stmt 0 view .LVU81
 316 0006 2B4B     		ldr	r3, .L28+4
 317              	.LVL21:
 188:Core/Src/main.c **** 
 318              		.loc 1 188 3 is_stmt 1 view .LVU82
 188:Core/Src/main.c **** 
 319              		.loc 1 188 12 is_stmt 0 view .LVU83
 320 0008 5B1B     		subs	r3, r3, r5
 321              	.LVL22:
 191:Core/Src/main.c ****   {
 322              		.loc 1 191 3 is_stmt 1 view .LVU84
 191:Core/Src/main.c ****   {
 323              		.loc 1 191 6 is_stmt 0 view .LVU85
 324 000a 032B     		cmp	r3, #3
 325 000c 02D8     		bhi	.L25
 193:Core/Src/main.c ****   }
 326              		.loc 1 193 14 view .LVU86
 327 000e 0020     		movs	r0, #0
 328              	.LVL23:
 329              	.L17:
 234:Core/Src/main.c **** 
 330              		.loc 1 234 1 view .LVU87
 331 0010 11B0     		add	sp, sp, #68
 332              	.LCFI5:
 333              		.cfi_remember_state
 334              		.cfi_def_cfa_offset 20
 335              		@ sp needed
 336 0012 F0BD     		pop	{r4, r5, r6, r7, pc}
 337              	.LVL24:
 338              	.L25:
 339              	.LCFI6:
 340              		.cfi_restore_state
 234:Core/Src/main.c **** 
 341              		.loc 1 234 1 view .LVU88
 342 0014 0646     		mov	r6, r0
 197:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 343              		.loc 1 197 3 is_stmt 1 view .LVU89
 197:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 344              		.loc 1 197 21 is_stmt 0 view .LVU90
 345 0016 2846     		mov	r0, r5
 346              	.LVL25:
 197:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 347              		.loc 1 197 21 view .LVU91
 348 0018 FFF7FEFF 		bl	get_flash_sector
 349              	.LVL26:
 198:Core/Src/main.c ****   {
 350              		.loc 1 198 3 is_stmt 1 view .LVU92
 198:Core/Src/main.c ****   {
 351              		.loc 1 198 26 is_stmt 0 view .LVU93
 352 001c 0023     		movs	r3, #0
 353 001e 0B93     		str	r3, [sp, #44]
 354 0020 0C93     		str	r3, [sp, #48]
 355 0022 0D93     		str	r3, [sp, #52]
 356 0024 0E93     		str	r3, [sp, #56]
 357 0026 0F93     		str	r3, [sp, #60]
 358 0028 0D90     		str	r0, [sp, #52]
 359 002a 0123     		movs	r3, #1
ARM GAS  /tmp/ccYub6C7.s 			page 17


 360 002c 0E93     		str	r3, [sp, #56]
 361 002e 0223     		movs	r3, #2
 362 0030 0F93     		str	r3, [sp, #60]
 206:Core/Src/main.c ****   memset(padded_data, 0xFF, sizeof(padded_data));
 363              		.loc 1 206 3 is_stmt 1 view .LVU94
 207:Core/Src/main.c ****   memcpy((FLASH_DATA*)(&padded_data), src, sizeof(FLASH_DATA));
 364              		.loc 1 207 3 view .LVU95
 365 0032 2822     		movs	r2, #40
 366 0034 FF21     		movs	r1, #255
 367 0036 01A8     		add	r0, sp, #4
 368              	.LVL27:
 207:Core/Src/main.c ****   memcpy((FLASH_DATA*)(&padded_data), src, sizeof(FLASH_DATA));
 369              		.loc 1 207 3 is_stmt 0 view .LVU96
 370 0038 FFF7FEFF 		bl	memset
 371              	.LVL28:
 208:Core/Src/main.c **** 
 372              		.loc 1 208 3 is_stmt 1 view .LVU97
 373 003c 3446     		mov	r4, r6
 374 003e 0DF1040E 		add	lr, sp, #4
 375 0042 06F12007 		add	r7, r6, #32
 376              	.L18:
 208:Core/Src/main.c **** 
 377              		.loc 1 208 3 is_stmt 0 view .LVU98
 378 0046 F446     		mov	ip, lr
 379 0048 2068     		ldr	r0, [r4]	@ unaligned
 380 004a 6168     		ldr	r1, [r4, #4]	@ unaligned
 381 004c A268     		ldr	r2, [r4, #8]	@ unaligned
 382 004e E368     		ldr	r3, [r4, #12]	@ unaligned
 383 0050 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 384 0054 1034     		adds	r4, r4, #16
 385 0056 E646     		mov	lr, ip
 386 0058 BC42     		cmp	r4, r7
 387 005a F4D1     		bne	.L18
 388 005c 2068     		ldr	r0, [r4]	@ unaligned
 389 005e CCF80000 		str	r0, [ip]
 390 0062 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 391 0064 8CF80430 		strb	r3, [ip, #4]
 210:Core/Src/main.c ****   HAL_FLASH_Unlock();
 392              		.loc 1 210 3 is_stmt 1 view .LVU99
 210:Core/Src/main.c ****   HAL_FLASH_Unlock();
 393              		.loc 1 210 12 is_stmt 0 view .LVU100
 394 0068 0023     		movs	r3, #0
 395 006a 0093     		str	r3, [sp]
 211:Core/Src/main.c **** 
 396              		.loc 1 211 3 is_stmt 1 view .LVU101
 397 006c FFF7FEFF 		bl	HAL_FLASH_Unlock
 398              	.LVL29:
 213:Core/Src/main.c ****   {
 399              		.loc 1 213 3 view .LVU102
 213:Core/Src/main.c ****   {
 400              		.loc 1 213 7 is_stmt 0 view .LVU103
 401 0070 6946     		mov	r1, sp
 402 0072 0BA8     		add	r0, sp, #44
 403 0074 FFF7FEFF 		bl	HAL_FLASHEx_Erase
 404              	.LVL30:
 213:Core/Src/main.c ****   {
 405              		.loc 1 213 6 view .LVU104
ARM GAS  /tmp/ccYub6C7.s 			page 18


 406 0078 08B9     		cbnz	r0, .L26
 407              	.LBB8:
 223:Core/Src/main.c ****   {
 408              		.loc 1 223 15 view .LVU105
 409 007a 0024     		movs	r4, #0
 410 007c 05E0     		b	.L19
 411              	.L26:
 412              	.LBE8:
 215:Core/Src/main.c ****       return false;
 413              		.loc 1 215 7 is_stmt 1 view .LVU106
 414 007e FFF7FEFF 		bl	HAL_FLASH_Lock
 415              	.LVL31:
 216:Core/Src/main.c ****   }
 416              		.loc 1 216 7 view .LVU107
 216:Core/Src/main.c ****   }
 417              		.loc 1 216 14 is_stmt 0 view .LVU108
 418 0082 0020     		movs	r0, #0
 419 0084 C4E7     		b	.L17
 420              	.LVL32:
 421              	.L20:
 422              	.LBB9:
 229:Core/Src/main.c ****   }
 423              		.loc 1 229 7 is_stmt 1 discriminator 2 view .LVU109
 229:Core/Src/main.c ****   }
 424              		.loc 1 229 12 is_stmt 0 discriminator 2 view .LVU110
 425 0086 0435     		adds	r5, r5, #4
 426              	.LVL33:
 223:Core/Src/main.c ****   {
 427              		.loc 1 223 44 is_stmt 1 discriminator 2 view .LVU111
 223:Core/Src/main.c ****   {
 428              		.loc 1 223 45 is_stmt 0 discriminator 2 view .LVU112
 429 0088 0134     		adds	r4, r4, #1
 430              	.LVL34:
 431              	.L19:
 223:Core/Src/main.c ****   {
 432              		.loc 1 223 22 is_stmt 1 discriminator 1 view .LVU113
 223:Core/Src/main.c ****   {
 433              		.loc 1 223 3 is_stmt 0 discriminator 1 view .LVU114
 434 008a 242C     		cmp	r4, #36
 435 008c 0CD8     		bhi	.L27
 225:Core/Src/main.c ****           HAL_FLASH_Lock();
 436              		.loc 1 225 7 is_stmt 1 view .LVU115
 225:Core/Src/main.c ****           HAL_FLASH_Lock();
 437              		.loc 1 225 11 is_stmt 0 view .LVU116
 438 008e 56F82420 		ldr	r2, [r6, r4, lsl #2]
 439 0092 0023     		movs	r3, #0
 440 0094 2946     		mov	r1, r5
 441 0096 0220     		movs	r0, #2
 442 0098 FFF7FEFF 		bl	HAL_FLASH_Program
 443              	.LVL35:
 225:Core/Src/main.c ****           HAL_FLASH_Lock();
 444              		.loc 1 225 10 view .LVU117
 445 009c 0028     		cmp	r0, #0
 446 009e F2D0     		beq	.L20
 226:Core/Src/main.c ****           return false;
 447              		.loc 1 226 11 is_stmt 1 view .LVU118
 448 00a0 FFF7FEFF 		bl	HAL_FLASH_Lock
ARM GAS  /tmp/ccYub6C7.s 			page 19


 449              	.LVL36:
 227:Core/Src/main.c ****       }
 450              		.loc 1 227 11 view .LVU119
 227:Core/Src/main.c ****       }
 451              		.loc 1 227 18 is_stmt 0 view .LVU120
 452 00a4 0020     		movs	r0, #0
 453 00a6 B3E7     		b	.L17
 454              	.L27:
 227:Core/Src/main.c ****       }
 455              		.loc 1 227 18 view .LVU121
 456              	.LBE9:
 232:Core/Src/main.c ****   return true;
 457              		.loc 1 232 3 is_stmt 1 view .LVU122
 458 00a8 FFF7FEFF 		bl	HAL_FLASH_Lock
 459              	.LVL37:
 233:Core/Src/main.c **** }
 460              		.loc 1 233 3 view .LVU123
 233:Core/Src/main.c **** }
 461              		.loc 1 233 10 is_stmt 0 view .LVU124
 462 00ac 0120     		movs	r0, #1
 463 00ae AFE7     		b	.L17
 464              	.L29:
 465              		.align	2
 466              	.L28:
 467 00b0 00000000 		.word	__flash_data_start__
 468 00b4 00000000 		.word	__flash_data_end__
 469              		.cfi_endproc
 470              	.LFE139:
 472              		.section	.text.setLED,"ax",%progbits
 473              		.align	1
 474              		.global	setLED
 475              		.syntax unified
 476              		.thumb
 477              		.thumb_func
 478              		.fpu fpv4-sp-d16
 480              	setLED:
 481              	.LVL38:
 482              	.LFB140:
 237:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 483              		.loc 1 237 1 is_stmt 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 237:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 487              		.loc 1 237 1 is_stmt 0 view .LVU126
 488 0000 08B5     		push	{r3, lr}
 489              	.LCFI7:
 490              		.cfi_def_cfa_offset 8
 491              		.cfi_offset 3, -8
 492              		.cfi_offset 14, -4
 238:Core/Src/main.c **** }
 493              		.loc 1 238 3 is_stmt 1 view .LVU127
 494 0002 0228     		cmp	r0, #2
 495 0004 14BF     		ite	ne
 496 0006 0022     		movne	r2, #0
 497 0008 0122     		moveq	r2, #1
 498 000a 2021     		movs	r1, #32
ARM GAS  /tmp/ccYub6C7.s 			page 20


 499 000c 0148     		ldr	r0, .L32
 500              	.LVL39:
 238:Core/Src/main.c **** }
 501              		.loc 1 238 3 is_stmt 0 view .LVU128
 502 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 503              	.LVL40:
 239:Core/Src/main.c **** 
 504              		.loc 1 239 1 view .LVU129
 505 0012 08BD     		pop	{r3, pc}
 506              	.L33:
 507              		.align	2
 508              	.L32:
 509 0014 00000240 		.word	1073872896
 510              		.cfi_endproc
 511              	.LFE140:
 513              		.section	.text.uart_avail,"ax",%progbits
 514              		.align	1
 515              		.global	uart_avail
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 519              		.fpu fpv4-sp-d16
 521              	uart_avail:
 522              	.LVL41:
 523              	.LFB143:
 292:Core/Src/main.c **** 
 524              		.loc 1 292 33 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 0
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		@ link register save eliminated.
 292:Core/Src/main.c **** 
 529              		.loc 1 292 35 view .LVU131
 292:Core/Src/main.c **** 
 530              		.loc 1 292 43 is_stmt 0 view .LVU132
 531 0000 034B     		ldr	r3, .L35
 532 0002 53F82030 		ldr	r3, [r3, r0, lsl #2]
 533 0006 1B68     		ldr	r3, [r3]
 534 0008 1868     		ldr	r0, [r3]
 535              	.LVL42:
 292:Core/Src/main.c **** 
 536              		.loc 1 292 107 view .LVU133
 537 000a C0F34010 		ubfx	r0, r0, #5, #1
 538 000e 7047     		bx	lr
 539              	.L36:
 540              		.align	2
 541              	.L35:
 542 0010 00000000 		.word	.LANCHOR0
 543              		.cfi_endproc
 544              	.LFE143:
 546              		.section	.text.uart_readb,"ax",%progbits
 547              		.align	1
 548              		.global	uart_readb
 549              		.syntax unified
 550              		.thumb
 551              		.thumb_func
 552              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccYub6C7.s 			page 21


 554              	uart_readb:
 555              	.LVL43:
 556              	.LFB144:
 301:Core/Src/main.c ****   int32_t c;
 557              		.loc 1 301 1 is_stmt 1 view -0
 558              		.cfi_startproc
 559              		@ args = 0, pretend = 0, frame = 8
 560              		@ frame_needed = 0, uses_anonymous_args = 0
 301:Core/Src/main.c ****   int32_t c;
 561              		.loc 1 301 1 is_stmt 0 view .LVU135
 562 0000 10B5     		push	{r4, lr}
 563              	.LCFI8:
 564              		.cfi_def_cfa_offset 8
 565              		.cfi_offset 4, -8
 566              		.cfi_offset 14, -4
 567 0002 82B0     		sub	sp, sp, #8
 568              	.LCFI9:
 569              		.cfi_def_cfa_offset 16
 302:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 570              		.loc 1 302 3 is_stmt 1 view .LVU136
 303:Core/Src/main.c ****   return c;
 571              		.loc 1 303 3 view .LVU137
 572 0004 4FF0FF33 		mov	r3, #-1
 573 0008 0122     		movs	r2, #1
 574 000a 01A9     		add	r1, sp, #4
 575 000c 034C     		ldr	r4, .L39
 576 000e 54F82000 		ldr	r0, [r4, r0, lsl #2]
 577              	.LVL44:
 303:Core/Src/main.c ****   return c;
 578              		.loc 1 303 3 is_stmt 0 view .LVU138
 579 0012 FFF7FEFF 		bl	HAL_UART_Receive
 580              	.LVL45:
 304:Core/Src/main.c **** }
 581              		.loc 1 304 3 is_stmt 1 view .LVU139
 305:Core/Src/main.c **** 
 582              		.loc 1 305 1 is_stmt 0 view .LVU140
 583 0016 0198     		ldr	r0, [sp, #4]
 584 0018 02B0     		add	sp, sp, #8
 585              	.LCFI10:
 586              		.cfi_def_cfa_offset 8
 587              		@ sp needed
 588 001a 10BD     		pop	{r4, pc}
 589              	.L40:
 590              		.align	2
 591              	.L39:
 592 001c 00000000 		.word	.LANCHOR0
 593              		.cfi_endproc
 594              	.LFE144:
 596              		.section	.text.uart_read,"ax",%progbits
 597              		.align	1
 598              		.global	uart_read
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
 602              		.fpu fpv4-sp-d16
 604              	uart_read:
 605              	.LVL46:
ARM GAS  /tmp/ccYub6C7.s 			page 22


 606              	.LFB145:
 316:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 607              		.loc 1 316 1 is_stmt 1 view -0
 608              		.cfi_startproc
 609              		@ args = 0, pretend = 0, frame = 0
 610              		@ frame_needed = 0, uses_anonymous_args = 0
 316:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 611              		.loc 1 316 1 is_stmt 0 view .LVU142
 612 0000 38B5     		push	{r3, r4, r5, lr}
 613              	.LCFI11:
 614              		.cfi_def_cfa_offset 16
 615              		.cfi_offset 3, -16
 616              		.cfi_offset 4, -12
 617              		.cfi_offset 5, -8
 618              		.cfi_offset 14, -4
 619 0002 1446     		mov	r4, r2
 317:Core/Src/main.c ****   return n;
 620              		.loc 1 317 3 is_stmt 1 view .LVU143
 621 0004 4FF0FF33 		mov	r3, #-1
 622 0008 92B2     		uxth	r2, r2
 623              	.LVL47:
 317:Core/Src/main.c ****   return n;
 624              		.loc 1 317 3 is_stmt 0 view .LVU144
 625 000a 034D     		ldr	r5, .L43
 626 000c 55F82000 		ldr	r0, [r5, r0, lsl #2]
 627              	.LVL48:
 317:Core/Src/main.c ****   return n;
 628              		.loc 1 317 3 view .LVU145
 629 0010 FFF7FEFF 		bl	HAL_UART_Receive
 630              	.LVL49:
 318:Core/Src/main.c **** }
 631              		.loc 1 318 3 is_stmt 1 view .LVU146
 319:Core/Src/main.c **** 
 632              		.loc 1 319 1 is_stmt 0 view .LVU147
 633 0014 2046     		mov	r0, r4
 634 0016 38BD     		pop	{r3, r4, r5, pc}
 635              	.LVL50:
 636              	.L44:
 319:Core/Src/main.c **** 
 637              		.loc 1 319 1 view .LVU148
 638              		.align	2
 639              	.L43:
 640 0018 00000000 		.word	.LANCHOR0
 641              		.cfi_endproc
 642              	.LFE145:
 644              		.section	.text.uart_readline,"ax",%progbits
 645              		.align	1
 646              		.global	uart_readline
 647              		.syntax unified
 648              		.thumb
 649              		.thumb_func
 650              		.fpu fpv4-sp-d16
 652              	uart_readline:
 653              	.LVL51:
 654              	.LFB146:
 328:Core/Src/main.c ****   uint32_t read = 0;
 655              		.loc 1 328 54 is_stmt 1 view -0
ARM GAS  /tmp/ccYub6C7.s 			page 23


 656              		.cfi_startproc
 657              		@ args = 0, pretend = 0, frame = 8
 658              		@ frame_needed = 0, uses_anonymous_args = 0
 328:Core/Src/main.c ****   uint32_t read = 0;
 659              		.loc 1 328 54 is_stmt 0 view .LVU150
 660 0000 70B5     		push	{r4, r5, r6, lr}
 661              	.LCFI12:
 662              		.cfi_def_cfa_offset 16
 663              		.cfi_offset 4, -16
 664              		.cfi_offset 5, -12
 665              		.cfi_offset 6, -8
 666              		.cfi_offset 14, -4
 667 0002 82B0     		sub	sp, sp, #8
 668              	.LCFI13:
 669              		.cfi_def_cfa_offset 24
 670 0004 0E46     		mov	r6, r1
 329:Core/Src/main.c ****   uint8_t c;
 671              		.loc 1 329 3 is_stmt 1 view .LVU151
 672              	.LVL52:
 330:Core/Src/main.c ****   UART_HandleTypeDef* base = uart_base[uart];
 673              		.loc 1 330 3 view .LVU152
 331:Core/Src/main.c **** 
 674              		.loc 1 331 3 view .LVU153
 331:Core/Src/main.c **** 
 675              		.loc 1 331 23 is_stmt 0 view .LVU154
 676 0006 104B     		ldr	r3, .L50
 677 0008 53F82050 		ldr	r5, [r3, r0, lsl #2]
 678              	.LVL53:
 329:Core/Src/main.c ****   uint8_t c;
 679              		.loc 1 329 12 view .LVU155
 680 000c 0024     		movs	r4, #0
 681 000e 05E0     		b	.L48
 682              	.LVL54:
 683              	.L46:
 343:Core/Src/main.c **** 
 684              		.loc 1 343 11 is_stmt 1 view .LVU156
 343:Core/Src/main.c **** 
 685              		.loc 1 343 15 is_stmt 0 view .LVU157
 686 0010 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 343:Core/Src/main.c **** 
 687              		.loc 1 343 3 view .LVU158
 688 0014 0A2B     		cmp	r3, #10
 689 0016 12D0     		beq	.L47
 343:Core/Src/main.c **** 
 690              		.loc 1 343 24 discriminator 1 view .LVU159
 691 0018 0D2B     		cmp	r3, #13
 692 001a 10D0     		beq	.L47
 693              	.LVL55:
 694              	.L48:
 333:Core/Src/main.c ****   {
 695              		.loc 1 333 3 is_stmt 1 view .LVU160
 335:Core/Src/main.c **** 
 696              		.loc 1 335 5 view .LVU161
 697 001c 4FF0FF33 		mov	r3, #-1
 698 0020 0122     		movs	r2, #1
 699 0022 0DF10701 		add	r1, sp, #7
 700 0026 2846     		mov	r0, r5
ARM GAS  /tmp/ccYub6C7.s 			page 24


 701 0028 FFF7FEFF 		bl	HAL_UART_Receive
 702              	.LVL56:
 337:Core/Src/main.c ****     {
 703              		.loc 1 337 5 view .LVU162
 337:Core/Src/main.c ****     {
 704              		.loc 1 337 12 is_stmt 0 view .LVU163
 705 002c 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 337:Core/Src/main.c ****     {
 706              		.loc 1 337 8 view .LVU164
 707 0030 0D2B     		cmp	r3, #13
 708 0032 EDD0     		beq	.L46
 337:Core/Src/main.c ****     {
 709              		.loc 1 337 21 discriminator 1 view .LVU165
 710 0034 0A2B     		cmp	r3, #10
 711 0036 EBD0     		beq	.L46
 339:Core/Src/main.c ****       read++;
 712              		.loc 1 339 7 is_stmt 1 view .LVU166
 339:Core/Src/main.c ****       read++;
 713              		.loc 1 339 17 is_stmt 0 view .LVU167
 714 0038 3355     		strb	r3, [r6, r4]
 340:Core/Src/main.c ****     }
 715              		.loc 1 340 7 is_stmt 1 view .LVU168
 340:Core/Src/main.c ****     }
 716              		.loc 1 340 11 is_stmt 0 view .LVU169
 717 003a 0134     		adds	r4, r4, #1
 718              	.LVL57:
 340:Core/Src/main.c ****     }
 719              		.loc 1 340 11 view .LVU170
 720 003c E8E7     		b	.L46
 721              	.L47:
 345:Core/Src/main.c **** 
 722              		.loc 1 345 3 is_stmt 1 view .LVU171
 345:Core/Src/main.c **** 
 723              		.loc 1 345 13 is_stmt 0 view .LVU172
 724 003e 0023     		movs	r3, #0
 725 0040 3355     		strb	r3, [r6, r4]
 347:Core/Src/main.c **** }
 726              		.loc 1 347 3 is_stmt 1 view .LVU173
 348:Core/Src/main.c **** 
 727              		.loc 1 348 1 is_stmt 0 view .LVU174
 728 0042 2046     		mov	r0, r4
 729 0044 02B0     		add	sp, sp, #8
 730              	.LCFI14:
 731              		.cfi_def_cfa_offset 16
 732              		@ sp needed
 733 0046 70BD     		pop	{r4, r5, r6, pc}
 734              	.LVL58:
 735              	.L51:
 348:Core/Src/main.c **** 
 736              		.loc 1 348 1 view .LVU175
 737              		.align	2
 738              	.L50:
 739 0048 00000000 		.word	.LANCHOR0
 740              		.cfi_endproc
 741              	.LFE146:
 743              		.section	.text.uart_writeb,"ax",%progbits
 744              		.align	1
ARM GAS  /tmp/ccYub6C7.s 			page 25


 745              		.global	uart_writeb
 746              		.syntax unified
 747              		.thumb
 748              		.thumb_func
 749              		.fpu fpv4-sp-d16
 751              	uart_writeb:
 752              	.LVL59:
 753              	.LFB147:
 356:Core/Src/main.c **** 
 754              		.loc 1 356 48 is_stmt 1 view -0
 755              		.cfi_startproc
 756              		@ args = 0, pretend = 0, frame = 8
 757              		@ frame_needed = 0, uses_anonymous_args = 0
 356:Core/Src/main.c **** 
 758              		.loc 1 356 48 is_stmt 0 view .LVU177
 759 0000 10B5     		push	{r4, lr}
 760              	.LCFI15:
 761              		.cfi_def_cfa_offset 8
 762              		.cfi_offset 4, -8
 763              		.cfi_offset 14, -4
 764 0002 82B0     		sub	sp, sp, #8
 765              	.LCFI16:
 766              		.cfi_def_cfa_offset 16
 767 0004 8DF80710 		strb	r1, [sp, #7]
 356:Core/Src/main.c **** 
 768              		.loc 1 356 50 is_stmt 1 view .LVU178
 769 0008 4FF0FF33 		mov	r3, #-1
 770 000c 0122     		movs	r2, #1
 771 000e 0DF10701 		add	r1, sp, #7
 772              	.LVL60:
 356:Core/Src/main.c **** 
 773              		.loc 1 356 50 is_stmt 0 view .LVU179
 774 0012 034C     		ldr	r4, .L54
 775 0014 54F82000 		ldr	r0, [r4, r0, lsl #2]
 776              	.LVL61:
 356:Core/Src/main.c **** 
 777              		.loc 1 356 50 view .LVU180
 778 0018 FFF7FEFF 		bl	HAL_UART_Transmit
 779              	.LVL62:
 356:Core/Src/main.c **** 
 780              		.loc 1 356 111 view .LVU181
 781 001c 02B0     		add	sp, sp, #8
 782              	.LCFI17:
 783              		.cfi_def_cfa_offset 8
 784              		@ sp needed
 785 001e 10BD     		pop	{r4, pc}
 786              	.L55:
 787              		.align	2
 788              	.L54:
 789 0020 00000000 		.word	.LANCHOR0
 790              		.cfi_endproc
 791              	.LFE147:
 793              		.section	.text.uart_write,"ax",%progbits
 794              		.align	1
 795              		.global	uart_write
 796              		.syntax unified
 797              		.thumb
ARM GAS  /tmp/ccYub6C7.s 			page 26


 798              		.thumb_func
 799              		.fpu fpv4-sp-d16
 801              	uart_write:
 802              	.LVL63:
 803              	.LFB148:
 367:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 804              		.loc 1 367 1 is_stmt 1 view -0
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 0
 807              		@ frame_needed = 0, uses_anonymous_args = 0
 367:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 808              		.loc 1 367 1 is_stmt 0 view .LVU183
 809 0000 38B5     		push	{r3, r4, r5, lr}
 810              	.LCFI18:
 811              		.cfi_def_cfa_offset 16
 812              		.cfi_offset 3, -16
 813              		.cfi_offset 4, -12
 814              		.cfi_offset 5, -8
 815              		.cfi_offset 14, -4
 816 0002 1446     		mov	r4, r2
 368:Core/Src/main.c ****   return len;
 817              		.loc 1 368 3 is_stmt 1 view .LVU184
 818 0004 4FF0FF33 		mov	r3, #-1
 819 0008 92B2     		uxth	r2, r2
 820              	.LVL64:
 368:Core/Src/main.c ****   return len;
 821              		.loc 1 368 3 is_stmt 0 view .LVU185
 822 000a 034D     		ldr	r5, .L58
 823 000c 55F82000 		ldr	r0, [r5, r0, lsl #2]
 824              	.LVL65:
 368:Core/Src/main.c ****   return len;
 825              		.loc 1 368 3 view .LVU186
 826 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 827              	.LVL66:
 369:Core/Src/main.c **** }
 828              		.loc 1 369 3 is_stmt 1 view .LVU187
 370:Core/Src/main.c **** /* USER CODE END 0 */
 829              		.loc 1 370 1 is_stmt 0 view .LVU188
 830 0014 2046     		mov	r0, r4
 831 0016 38BD     		pop	{r3, r4, r5, pc}
 832              	.LVL67:
 833              	.L59:
 370:Core/Src/main.c **** /* USER CODE END 0 */
 834              		.loc 1 370 1 view .LVU189
 835              		.align	2
 836              	.L58:
 837 0018 00000000 		.word	.LANCHOR0
 838              		.cfi_endproc
 839              	.LFE148:
 841              		.section	.rodata.readVar.str1.4,"aMS",%progbits,1
 842              		.align	2
 843              	.LC1:
 844 0000 756E6C6F 		.ascii	"unlock\000"
 844      636B00
 845 0007 00       		.align	2
 846              	.LC3:
 847 0008 66656174 		.ascii	"feature1\000"
ARM GAS  /tmp/ccYub6C7.s 			page 27


 847      75726531 
 847      00
 848 0011 000000   		.align	2
 849              	.LC5:
 850 0014 66656174 		.ascii	"feature2\000"
 850      75726532 
 850      00
 851 001d 000000   		.align	2
 852              	.LC7:
 853 0020 66656174 		.ascii	"feature3\000"
 853      75726533 
 853      00
 854 0029 000000   		.align	2
 855              	.LC9:
 856 002c 666F625F 		.ascii	"fob_state\000"
 856      73746174 
 856      6500
 857 0036 0000     		.align	2
 858              	.LC0:
 859 0038 496E7369 		.ascii	"Inside readVar\012\000"
 859      64652072 
 859      65616456 
 859      61720A00 
 860              		.align	2
 861              	.LC11:
 862 0048 44617461 		.ascii	"Data is: \000"
 862      2069733A 
 862      2000
 863 0052 0000     		.align	2
 864              	.LC10:
 865 0054 46657463 		.ascii	"Fetching fob state\012\000"
 865      68696E67 
 865      20666F62 
 865      20737461 
 865      74650A00 
 866              		.section	.text.readVar,"ax",%progbits
 867              		.align	1
 868              		.global	readVar
 869              		.syntax unified
 870              		.thumb
 871              		.thumb_func
 872              		.fpu fpv4-sp-d16
 874              	readVar:
 875              	.LVL68:
 876              	.LFB137:
 126:Core/Src/main.c ****   size_t dataSize = 0;
 877              		.loc 1 126 1 is_stmt 1 view -0
 878              		.cfi_startproc
 879              		@ args = 0, pretend = 0, frame = 48
 880              		@ frame_needed = 0, uses_anonymous_args = 0
 126:Core/Src/main.c ****   size_t dataSize = 0;
 881              		.loc 1 126 1 is_stmt 0 view .LVU191
 882 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 883              	.LCFI19:
 884              		.cfi_def_cfa_offset 20
 885              		.cfi_offset 4, -20
 886              		.cfi_offset 5, -16
ARM GAS  /tmp/ccYub6C7.s 			page 28


 887              		.cfi_offset 6, -12
 888              		.cfi_offset 7, -8
 889              		.cfi_offset 14, -4
 890 0002 8DB0     		sub	sp, sp, #52
 891              	.LCFI20:
 892              		.cfi_def_cfa_offset 72
 893 0004 0446     		mov	r4, r0
 894 0006 0E46     		mov	r6, r1
 127:Core/Src/main.c **** 
 895              		.loc 1 127 3 is_stmt 1 view .LVU192
 896              	.LVL69:
 129:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 897              		.loc 1 129 3 view .LVU193
 129:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 898              		.loc 1 129 8 is_stmt 0 view .LVU194
 899 0008 504B     		ldr	r3, .L70
 900 000a 08AD     		add	r5, sp, #32
 901 000c 0FCB     		ldm	r3, {r0, r1, r2, r3}
 902              	.LVL70:
 129:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 903              		.loc 1 129 8 view .LVU195
 904 000e 85E80F00 		stm	r5, {r0, r1, r2, r3}
 130:Core/Src/main.c **** 
 905              		.loc 1 130 3 is_stmt 1 view .LVU196
 130:Core/Src/main.c **** 
 906              		.loc 1 130 40 is_stmt 0 view .LVU197
 907 0012 2846     		mov	r0, r5
 908 0014 FFF7FEFF 		bl	strlen
 909              	.LVL71:
 910 0018 0246     		mov	r2, r0
 130:Core/Src/main.c **** 
 911              		.loc 1 130 3 view .LVU198
 912 001a 2946     		mov	r1, r5
 913 001c 0020     		movs	r0, #0
 914 001e FFF7FEFF 		bl	uart_write
 915              	.LVL72:
 132:Core/Src/main.c ****   {
 916              		.loc 1 132 3 is_stmt 1 view .LVU199
 132:Core/Src/main.c ****   {
 917              		.loc 1 132 7 is_stmt 0 view .LVU200
 918 0022 4B49     		ldr	r1, .L70+4
 919 0024 3046     		mov	r0, r6
 920 0026 FFF7FEFF 		bl	strcmp
 921              	.LVL73:
 132:Core/Src/main.c ****   {
 922              		.loc 1 132 5 view .LVU201
 923 002a 38BB     		cbnz	r0, .L61
 134:Core/Src/main.c ****     dataSize = UNLOCK_SIZE;
 924              		.loc 1 134 5 is_stmt 1 view .LVU202
 925 002c 494B     		ldr	r3, .L70+8
 926 002e 07CB     		ldmia	r3!, {r0, r1, r2}
 927 0030 2060     		str	r0, [r4]	@ unaligned
 928 0032 6160     		str	r1, [r4, #4]	@ unaligned
 929 0034 A260     		str	r2, [r4, #8]	@ unaligned
 930 0036 1A88     		ldrh	r2, [r3]	@ unaligned
 931 0038 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 932 003a A281     		strh	r2, [r4, #12]	@ unaligned
ARM GAS  /tmp/ccYub6C7.s 			page 29


 933 003c A373     		strb	r3, [r4, #14]
 934 003e 3122     		movs	r2, #49
 935 0040 0021     		movs	r1, #0
 936 0042 04F10F00 		add	r0, r4, #15
 937 0046 FFF7FEFF 		bl	memset
 938              	.LVL74:
 135:Core/Src/main.c ****   }
 939              		.loc 1 135 5 view .LVU203
 135:Core/Src/main.c ****   }
 940              		.loc 1 135 14 is_stmt 0 view .LVU204
 941 004a 4025     		movs	r5, #64
 942              	.LVL75:
 943              	.L62:
 160:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg2, strlen(msg2));
 944              		.loc 1 160 3 is_stmt 1 view .LVU205
 160:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg2, strlen(msg2));
 945              		.loc 1 160 8 is_stmt 0 view .LVU206
 946 004c 424A     		ldr	r2, .L70+12
 947 004e 05AB     		add	r3, sp, #20
 948 0050 07CA     		ldm	r2, {r0, r1, r2}
 949 0052 03C3     		stmia	r3!, {r0, r1}
 950 0054 1A80     		strh	r2, [r3]	@ movhi
 161:Core/Src/main.c ****   uart_write(HOST_UART, dest, dataSize);
 951              		.loc 1 161 3 is_stmt 1 view .LVU207
 161:Core/Src/main.c ****   uart_write(HOST_UART, dest, dataSize);
 952              		.loc 1 161 41 is_stmt 0 view .LVU208
 953 0056 05A8     		add	r0, sp, #20
 954 0058 FFF7FEFF 		bl	strlen
 955              	.LVL76:
 956 005c 0246     		mov	r2, r0
 161:Core/Src/main.c ****   uart_write(HOST_UART, dest, dataSize);
 957              		.loc 1 161 3 view .LVU209
 958 005e 05A9     		add	r1, sp, #20
 959 0060 0020     		movs	r0, #0
 960 0062 FFF7FEFF 		bl	uart_write
 961              	.LVL77:
 162:Core/Src/main.c ****   uart_writeb(HOST_UART, '\n');
 962              		.loc 1 162 3 is_stmt 1 view .LVU210
 963 0066 2A46     		mov	r2, r5
 964 0068 2146     		mov	r1, r4
 965 006a 0020     		movs	r0, #0
 966 006c FFF7FEFF 		bl	uart_write
 967              	.LVL78:
 163:Core/Src/main.c **** }
 968              		.loc 1 163 3 view .LVU211
 969 0070 0A21     		movs	r1, #10
 970 0072 0020     		movs	r0, #0
 971 0074 FFF7FEFF 		bl	uart_writeb
 972              	.LVL79:
 164:Core/Src/main.c **** 
 973              		.loc 1 164 1 is_stmt 0 view .LVU212
 974 0078 0DB0     		add	sp, sp, #52
 975              	.LCFI21:
 976              		.cfi_remember_state
 977              		.cfi_def_cfa_offset 20
 978              		@ sp needed
 979 007a F0BD     		pop	{r4, r5, r6, r7, pc}
ARM GAS  /tmp/ccYub6C7.s 			page 30


 980              	.LVL80:
 981              	.L61:
 982              	.LCFI22:
 983              		.cfi_restore_state
 137:Core/Src/main.c ****   {
 984              		.loc 1 137 8 is_stmt 1 view .LVU213
 137:Core/Src/main.c ****   {
 985              		.loc 1 137 12 is_stmt 0 view .LVU214
 986 007c 3749     		ldr	r1, .L70+16
 987 007e 3046     		mov	r0, r6
 988 0080 FFF7FEFF 		bl	strcmp
 989              	.LVL81:
 137:Core/Src/main.c ****   {
 990              		.loc 1 137 10 view .LVU215
 991 0084 78B9     		cbnz	r0, .L63
 139:Core/Src/main.c ****     dataSize = FEATURE_SIZE;
 992              		.loc 1 139 5 is_stmt 1 view .LVU216
 993 0086 364D     		ldr	r5, .L70+20
 994 0088 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 995 008a 2060     		str	r0, [r4]	@ unaligned
 996 008c 6160     		str	r1, [r4, #4]	@ unaligned
 997 008e A260     		str	r2, [r4, #8]	@ unaligned
 998 0090 E360     		str	r3, [r4, #12]	@ unaligned
 999 0092 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1000 0094 2374     		strb	r3, [r4, #16]
 1001 0096 2F22     		movs	r2, #47
 1002 0098 0021     		movs	r1, #0
 1003 009a 04F11100 		add	r0, r4, #17
 1004 009e FFF7FEFF 		bl	memset
 1005              	.LVL82:
 140:Core/Src/main.c ****   }
 1006              		.loc 1 140 5 view .LVU217
 140:Core/Src/main.c ****   }
 1007              		.loc 1 140 14 is_stmt 0 view .LVU218
 1008 00a2 4025     		movs	r5, #64
 1009 00a4 D2E7     		b	.L62
 1010              	.LVL83:
 1011              	.L63:
 142:Core/Src/main.c ****   {
 1012              		.loc 1 142 8 is_stmt 1 view .LVU219
 142:Core/Src/main.c ****   {
 1013              		.loc 1 142 12 is_stmt 0 view .LVU220
 1014 00a6 2F49     		ldr	r1, .L70+24
 1015 00a8 3046     		mov	r0, r6
 1016 00aa FFF7FEFF 		bl	strcmp
 1017              	.LVL84:
 142:Core/Src/main.c ****   {
 1018              		.loc 1 142 10 view .LVU221
 1019 00ae 78B9     		cbnz	r0, .L64
 144:Core/Src/main.c ****     dataSize = FEATURE_SIZE;
 1020              		.loc 1 144 5 is_stmt 1 view .LVU222
 1021 00b0 2D4D     		ldr	r5, .L70+28
 1022 00b2 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1023 00b4 2060     		str	r0, [r4]	@ unaligned
 1024 00b6 6160     		str	r1, [r4, #4]	@ unaligned
 1025 00b8 A260     		str	r2, [r4, #8]	@ unaligned
 1026 00ba E360     		str	r3, [r4, #12]	@ unaligned
ARM GAS  /tmp/ccYub6C7.s 			page 31


 1027 00bc 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1028 00be 2374     		strb	r3, [r4, #16]
 1029 00c0 2F22     		movs	r2, #47
 1030 00c2 0021     		movs	r1, #0
 1031 00c4 04F11100 		add	r0, r4, #17
 1032 00c8 FFF7FEFF 		bl	memset
 1033              	.LVL85:
 145:Core/Src/main.c ****   }
 1034              		.loc 1 145 5 view .LVU223
 145:Core/Src/main.c ****   }
 1035              		.loc 1 145 14 is_stmt 0 view .LVU224
 1036 00cc 4025     		movs	r5, #64
 1037 00ce BDE7     		b	.L62
 1038              	.LVL86:
 1039              	.L64:
 147:Core/Src/main.c ****   {
 1040              		.loc 1 147 8 is_stmt 1 view .LVU225
 147:Core/Src/main.c ****   {
 1041              		.loc 1 147 12 is_stmt 0 view .LVU226
 1042 00d0 2649     		ldr	r1, .L70+32
 1043 00d2 3046     		mov	r0, r6
 1044 00d4 FFF7FEFF 		bl	strcmp
 1045              	.LVL87:
 147:Core/Src/main.c ****   {
 1046              		.loc 1 147 10 view .LVU227
 1047 00d8 78B9     		cbnz	r0, .L65
 149:Core/Src/main.c ****     dataSize = FEATURE_SIZE;
 1048              		.loc 1 149 5 is_stmt 1 view .LVU228
 1049 00da 254D     		ldr	r5, .L70+36
 1050 00dc 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1051 00de 2060     		str	r0, [r4]	@ unaligned
 1052 00e0 6160     		str	r1, [r4, #4]	@ unaligned
 1053 00e2 A260     		str	r2, [r4, #8]	@ unaligned
 1054 00e4 E360     		str	r3, [r4, #12]	@ unaligned
 1055 00e6 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1056 00e8 2374     		strb	r3, [r4, #16]
 1057 00ea 2F22     		movs	r2, #47
 1058 00ec 0021     		movs	r1, #0
 1059 00ee 04F11100 		add	r0, r4, #17
 1060 00f2 FFF7FEFF 		bl	memset
 1061              	.LVL88:
 150:Core/Src/main.c ****   }
 1062              		.loc 1 150 5 view .LVU229
 150:Core/Src/main.c ****   }
 1063              		.loc 1 150 14 is_stmt 0 view .LVU230
 1064 00f6 4025     		movs	r5, #64
 1065 00f8 A8E7     		b	.L62
 1066              	.LVL89:
 1067              	.L65:
 152:Core/Src/main.c ****   {
 1068              		.loc 1 152 8 is_stmt 1 view .LVU231
 152:Core/Src/main.c ****   {
 1069              		.loc 1 152 12 is_stmt 0 view .LVU232
 1070 00fa 1E49     		ldr	r1, .L70+40
 1071 00fc 3046     		mov	r0, r6
 1072 00fe FFF7FEFF 		bl	strcmp
 1073              	.LVL90:
ARM GAS  /tmp/ccYub6C7.s 			page 32


 152:Core/Src/main.c ****   {
 1074              		.loc 1 152 10 view .LVU233
 1075 0102 08B1     		cbz	r0, .L69
 127:Core/Src/main.c **** 
 1076              		.loc 1 127 10 view .LVU234
 1077 0104 0025     		movs	r5, #0
 1078 0106 A1E7     		b	.L62
 1079              	.L69:
 1080              	.LBB10:
 154:Core/Src/main.c ****     uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 1081              		.loc 1 154 5 is_stmt 1 view .LVU235
 154:Core/Src/main.c ****     uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 1082              		.loc 1 154 10 is_stmt 0 view .LVU236
 1083 0108 6D46     		mov	r5, sp
 1084 010a 1B4E     		ldr	r6, .L70+44
 1085              	.LVL91:
 154:Core/Src/main.c ****     uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 1086              		.loc 1 154 10 view .LVU237
 1087 010c 0FCE     		ldmia	r6!, {r0, r1, r2, r3}
 1088 010e 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1089 0110 3368     		ldr	r3, [r6]
 1090 0112 2B60     		str	r3, [r5]
 155:Core/Src/main.c ****     memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 1091              		.loc 1 155 5 is_stmt 1 view .LVU238
 155:Core/Src/main.c ****     memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 1092              		.loc 1 155 42 is_stmt 0 view .LVU239
 1093 0114 6846     		mov	r0, sp
 1094 0116 FFF7FEFF 		bl	strlen
 1095              	.LVL92:
 1096 011a 0246     		mov	r2, r0
 155:Core/Src/main.c ****     memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 1097              		.loc 1 155 5 view .LVU240
 1098 011c 6946     		mov	r1, sp
 1099 011e 0020     		movs	r0, #0
 1100 0120 FFF7FEFF 		bl	uart_write
 1101              	.LVL93:
 156:Core/Src/main.c ****     dataSize = sizeof(FLASH_DATA);
 1102              		.loc 1 156 5 is_stmt 1 view .LVU241
 1103 0124 154F     		ldr	r7, .L70+48
 1104 0126 2546     		mov	r5, r4
 1105 0128 07F1200C 		add	ip, r7, #32
 1106              	.L66:
 1107 012c 3E46     		mov	r6, r7
 1108 012e 0FCE     		ldmia	r6!, {r0, r1, r2, r3}
 1109 0130 2860     		str	r0, [r5]	@ unaligned
 1110 0132 6960     		str	r1, [r5, #4]	@ unaligned
 1111 0134 AA60     		str	r2, [r5, #8]	@ unaligned
 1112 0136 EB60     		str	r3, [r5, #12]	@ unaligned
 1113 0138 3746     		mov	r7, r6
 1114 013a 1035     		adds	r5, r5, #16
 1115 013c 6645     		cmp	r6, ip
 1116 013e F5D1     		bne	.L66
 1117 0140 3068     		ldr	r0, [r6]
 1118 0142 2860     		str	r0, [r5]	@ unaligned
 1119 0144 3379     		ldrb	r3, [r6, #4]	@ zero_extendqisi2
 1120 0146 2B71     		strb	r3, [r5, #4]
 157:Core/Src/main.c ****   }
ARM GAS  /tmp/ccYub6C7.s 			page 33


 1121              		.loc 1 157 5 view .LVU242
 1122              	.LVL94:
 157:Core/Src/main.c ****   }
 1123              		.loc 1 157 14 is_stmt 0 view .LVU243
 1124 0148 2525     		movs	r5, #37
 1125 014a 7FE7     		b	.L62
 1126              	.L71:
 1127              		.align	2
 1128              	.L70:
 1129 014c 38000000 		.word	.LC0
 1130 0150 00000000 		.word	.LC1
 1131 0154 00000000 		.word	.LANCHOR1
 1132 0158 48000000 		.word	.LC11
 1133 015c 08000000 		.word	.LC3
 1134 0160 40000000 		.word	.LANCHOR1+64
 1135 0164 14000000 		.word	.LC5
 1136 0168 80000000 		.word	.LANCHOR1+128
 1137 016c 20000000 		.word	.LC7
 1138 0170 C0000000 		.word	.LANCHOR1+192
 1139 0174 2C000000 		.word	.LC9
 1140 0178 54000000 		.word	.LC10
 1141 017c 00000000 		.word	.LANCHOR2
 1142              	.LBE10:
 1143              		.cfi_endproc
 1144              	.LFE137:
 1146              		.section	.rodata.buttonPressed.str1.4,"aMS",%progbits,1
 1147              		.align	2
 1148              	.LC12:
 1149 0000 42757474 		.ascii	"Button value: \000"
 1149      6F6E2076 
 1149      616C7565 
 1149      3A2000
 1150              		.section	.text.buttonPressed,"ax",%progbits
 1151              		.align	1
 1152              		.global	buttonPressed
 1153              		.syntax unified
 1154              		.thumb
 1155              		.thumb_func
 1156              		.fpu fpv4-sp-d16
 1158              	buttonPressed:
 1159              	.LFB141:
 242:Core/Src/main.c ****   static uint32_t history = 0;
 1160              		.loc 1 242 1 is_stmt 1 view -0
 1161              		.cfi_startproc
 1162              		@ args = 0, pretend = 0, frame = 16
 1163              		@ frame_needed = 0, uses_anonymous_args = 0
 1164 0000 30B5     		push	{r4, r5, lr}
 1165              	.LCFI23:
 1166              		.cfi_def_cfa_offset 12
 1167              		.cfi_offset 4, -12
 1168              		.cfi_offset 5, -8
 1169              		.cfi_offset 14, -4
 1170 0002 85B0     		sub	sp, sp, #20
 1171              	.LCFI24:
 1172              		.cfi_def_cfa_offset 32
 243:Core/Src/main.c ****   static bool latched = false;
 1173              		.loc 1 243 3 view .LVU245
ARM GAS  /tmp/ccYub6C7.s 			page 34


 244:Core/Src/main.c **** 
 1174              		.loc 1 244 3 view .LVU246
 246:Core/Src/main.c ****   char msg[] = "Button value: ";
 1175              		.loc 1 246 3 view .LVU247
 246:Core/Src/main.c ****   char msg[] = "Button value: ";
 1176              		.loc 1 246 22 is_stmt 0 view .LVU248
 1177 0004 4FF40051 		mov	r1, #8192
 1178 0008 1D48     		ldr	r0, .L78
 1179 000a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1180              	.LVL95:
 246:Core/Src/main.c ****   char msg[] = "Button value: ";
 1181              		.loc 1 246 8 view .LVU249
 1182 000e 0446     		mov	r4, r0
 1183 0010 051E     		subs	r5, r0, #0
 1184 0012 18BF     		it	ne
 1185 0014 0125     		movne	r5, #1
 1186              	.LVL96:
 247:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 1187              		.loc 1 247 3 is_stmt 1 view .LVU250
 247:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 1188              		.loc 1 247 8 is_stmt 0 view .LVU251
 1189 0016 1B4B     		ldr	r3, .L78+4
 1190 0018 EC46     		mov	ip, sp
 1191 001a 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1192 001c ACE80700 		stmia	ip!, {r0, r1, r2}
 1193 0020 2CF8023B 		strh	r3, [ip], #2	@ movhi
 1194 0024 1B0C     		lsrs	r3, r3, #16
 1195 0026 8CF80030 		strb	r3, [ip]
 248:Core/Src/main.c ****   uart_writeb(HOST_UART, buttonValue);
 1196              		.loc 1 248 3 is_stmt 1 view .LVU252
 248:Core/Src/main.c ****   uart_writeb(HOST_UART, buttonValue);
 1197              		.loc 1 248 40 is_stmt 0 view .LVU253
 1198 002a 6846     		mov	r0, sp
 1199 002c FFF7FEFF 		bl	strlen
 1200              	.LVL97:
 1201 0030 0246     		mov	r2, r0
 248:Core/Src/main.c ****   uart_writeb(HOST_UART, buttonValue);
 1202              		.loc 1 248 3 view .LVU254
 1203 0032 6946     		mov	r1, sp
 1204 0034 0020     		movs	r0, #0
 1205 0036 FFF7FEFF 		bl	uart_write
 1206              	.LVL98:
 249:Core/Src/main.c ****   uart_writeb(HOST_UART, '\n');
 1207              		.loc 1 249 3 is_stmt 1 view .LVU255
 1208 003a 2946     		mov	r1, r5
 1209 003c 0020     		movs	r0, #0
 1210 003e FFF7FEFF 		bl	uart_writeb
 1211              	.LVL99:
 250:Core/Src/main.c **** 
 1212              		.loc 1 250 3 view .LVU256
 1213 0042 0A21     		movs	r1, #10
 1214 0044 0020     		movs	r0, #0
 1215 0046 FFF7FEFF 		bl	uart_writeb
 1216              	.LVL100:
 252:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 1217              		.loc 1 252 3 view .LVU257
 252:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
ARM GAS  /tmp/ccYub6C7.s 			page 35


 1218              		.loc 1 252 22 is_stmt 0 view .LVU258
 1219 004a 0F4A     		ldr	r2, .L78+8
 1220 004c 1168     		ldr	r1, [r2]
 253:Core/Src/main.c **** 
 1221              		.loc 1 253 26 view .LVU259
 1222 004e B4FA84F3 		clz	r3, r4
 1223 0052 5B09     		lsrs	r3, r3, #5
 252:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 1224              		.loc 1 252 28 view .LVU260
 1225 0054 43EA4103 		orr	r3, r3, r1, lsl #1
 252:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 1226              		.loc 1 252 11 view .LVU261
 1227 0058 1360     		str	r3, [r2]
 255:Core/Src/main.c ****       latched = true;
 1228              		.loc 1 255 3 is_stmt 1 view .LVU262
 255:Core/Src/main.c ****       latched = true;
 1229              		.loc 1 255 6 is_stmt 0 view .LVU263
 1230 005a B3F1FF3F 		cmp	r3, #-1
 1231 005e 05D0     		beq	.L77
 1232              	.L73:
 260:Core/Src/main.c ****       latched = false;    // fully released
 1233              		.loc 1 260 3 is_stmt 1 view .LVU264
 260:Core/Src/main.c ****       latched = false;    // fully released
 1234              		.loc 1 260 6 is_stmt 0 view .LVU265
 1235 0060 63B9     		cbnz	r3, .L75
 261:Core/Src/main.c ****   }
 1236              		.loc 1 261 7 is_stmt 1 view .LVU266
 261:Core/Src/main.c ****   }
 1237              		.loc 1 261 15 is_stmt 0 view .LVU267
 1238 0062 0020     		movs	r0, #0
 1239 0064 094B     		ldr	r3, .L78+12
 1240 0066 1870     		strb	r0, [r3]
 1241              	.L74:
 265:Core/Src/main.c **** 
 1242              		.loc 1 265 1 view .LVU268
 1243 0068 05B0     		add	sp, sp, #20
 1244              	.LCFI25:
 1245              		.cfi_remember_state
 1246              		.cfi_def_cfa_offset 12
 1247              		@ sp needed
 1248 006a 30BD     		pop	{r4, r5, pc}
 1249              	.LVL101:
 1250              	.L77:
 1251              	.LCFI26:
 1252              		.cfi_restore_state
 255:Core/Src/main.c ****       latched = true;
 1253              		.loc 1 255 32 discriminator 1 view .LVU269
 1254 006c 074A     		ldr	r2, .L78+12
 1255 006e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 255:Core/Src/main.c ****       latched = true;
 1256              		.loc 1 255 29 discriminator 1 view .LVU270
 1257 0070 002A     		cmp	r2, #0
 1258 0072 F5D1     		bne	.L73
 256:Core/Src/main.c ****       return true;        // button just pressed
 1259              		.loc 1 256 7 is_stmt 1 view .LVU271
 256:Core/Src/main.c ****       return true;        // button just pressed
 1260              		.loc 1 256 15 is_stmt 0 view .LVU272
ARM GAS  /tmp/ccYub6C7.s 			page 36


 1261 0074 0120     		movs	r0, #1
 1262 0076 054B     		ldr	r3, .L78+12
 1263 0078 1870     		strb	r0, [r3]
 257:Core/Src/main.c ****   }
 1264              		.loc 1 257 7 is_stmt 1 view .LVU273
 257:Core/Src/main.c ****   }
 1265              		.loc 1 257 14 is_stmt 0 view .LVU274
 1266 007a F5E7     		b	.L74
 1267              	.L75:
 264:Core/Src/main.c **** }
 1268              		.loc 1 264 10 view .LVU275
 1269 007c 0020     		movs	r0, #0
 1270 007e F3E7     		b	.L74
 1271              	.L79:
 1272              		.align	2
 1273              	.L78:
 1274 0080 00080240 		.word	1073874944
 1275 0084 00000000 		.word	.LC12
 1276 0088 00000000 		.word	.LANCHOR3
 1277 008c 00000000 		.word	.LANCHOR4
 1278              		.cfi_endproc
 1279              	.LFE141:
 1281              		.section	.text.Error_Handler,"ax",%progbits
 1282              		.align	1
 1283              		.global	Error_Handler
 1284              		.syntax unified
 1285              		.thumb
 1286              		.thumb_func
 1287              		.fpu fpv4-sp-d16
 1289              	Error_Handler:
 1290              	.LFB153:
 528:Core/Src/main.c **** 
 529:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 530:Core/Src/main.c **** 
 531:Core/Src/main.c **** /* USER CODE END 4 */
 532:Core/Src/main.c **** 
 533:Core/Src/main.c **** /**
 534:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 535:Core/Src/main.c ****   * @retval None
 536:Core/Src/main.c ****   */
 537:Core/Src/main.c **** void Error_Handler(void)
 538:Core/Src/main.c **** {
 1291              		.loc 1 538 1 is_stmt 1 view -0
 1292              		.cfi_startproc
 1293              		@ Volatile: function does not return.
 1294              		@ args = 0, pretend = 0, frame = 0
 1295              		@ frame_needed = 0, uses_anonymous_args = 0
 1296              		@ link register save eliminated.
 539:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 540:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 541:Core/Src/main.c ****   __disable_irq();
 1297              		.loc 1 541 3 view .LVU277
 1298              	.LBB11:
 1299              	.LBI11:
 1300              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
ARM GAS  /tmp/ccYub6C7.s 			page 37


   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
ARM GAS  /tmp/ccYub6C7.s 			page 38


  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
ARM GAS  /tmp/ccYub6C7.s 			page 39


 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
ARM GAS  /tmp/ccYub6C7.s 			page 40


 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccYub6C7.s 			page 41


 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
ARM GAS  /tmp/ccYub6C7.s 			page 42


 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
ARM GAS  /tmp/ccYub6C7.s 			page 43


 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
ARM GAS  /tmp/ccYub6C7.s 			page 44


 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
ARM GAS  /tmp/ccYub6C7.s 			page 45


 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
ARM GAS  /tmp/ccYub6C7.s 			page 46


 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
ARM GAS  /tmp/ccYub6C7.s 			page 47


 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccYub6C7.s 			page 48


 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
ARM GAS  /tmp/ccYub6C7.s 			page 49


 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
ARM GAS  /tmp/ccYub6C7.s 			page 50


 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccYub6C7.s 			page 51


 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccYub6C7.s 			page 52


 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccYub6C7.s 			page 53


 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1301              		.loc 2 960 27 view .LVU278
 1302              	.LBB12:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1303              		.loc 2 962 3 view .LVU279
 1304              		.syntax unified
 1305              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1306 0000 72B6     		cpsid i
 1307              	@ 0 "" 2
 1308              		.thumb
 1309              		.syntax unified
ARM GAS  /tmp/ccYub6C7.s 			page 54


 1310              	.L81:
 1311              	.LBE12:
 1312              	.LBE11:
 542:Core/Src/main.c ****   while (1)
 1313              		.loc 1 542 3 discriminator 1 view .LVU280
 543:Core/Src/main.c ****   {
 544:Core/Src/main.c ****   }
 1314              		.loc 1 544 3 discriminator 1 view .LVU281
 542:Core/Src/main.c ****   while (1)
 1315              		.loc 1 542 9 discriminator 1 view .LVU282
 1316 0002 FEE7     		b	.L81
 1317              		.cfi_endproc
 1318              	.LFE153:
 1320              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1321              		.align	1
 1322              		.syntax unified
 1323              		.thumb
 1324              		.thumb_func
 1325              		.fpu fpv4-sp-d16
 1327              	MX_USART2_UART_Init:
 1328              	.LFB151:
 463:Core/Src/main.c **** 
 1329              		.loc 1 463 1 view -0
 1330              		.cfi_startproc
 1331              		@ args = 0, pretend = 0, frame = 0
 1332              		@ frame_needed = 0, uses_anonymous_args = 0
 1333 0000 08B5     		push	{r3, lr}
 1334              	.LCFI27:
 1335              		.cfi_def_cfa_offset 8
 1336              		.cfi_offset 3, -8
 1337              		.cfi_offset 14, -4
 472:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1338              		.loc 1 472 3 view .LVU284
 472:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1339              		.loc 1 472 19 is_stmt 0 view .LVU285
 1340 0002 0A48     		ldr	r0, .L86
 1341 0004 0A4B     		ldr	r3, .L86+4
 1342 0006 0360     		str	r3, [r0]
 473:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1343              		.loc 1 473 3 is_stmt 1 view .LVU286
 473:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1344              		.loc 1 473 24 is_stmt 0 view .LVU287
 1345 0008 4FF4E133 		mov	r3, #115200
 1346 000c 4360     		str	r3, [r0, #4]
 474:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1347              		.loc 1 474 3 is_stmt 1 view .LVU288
 474:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1348              		.loc 1 474 26 is_stmt 0 view .LVU289
 1349 000e 0023     		movs	r3, #0
 1350 0010 8360     		str	r3, [r0, #8]
 475:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1351              		.loc 1 475 3 is_stmt 1 view .LVU290
 475:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1352              		.loc 1 475 24 is_stmt 0 view .LVU291
 1353 0012 C360     		str	r3, [r0, #12]
 476:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1354              		.loc 1 476 3 is_stmt 1 view .LVU292
ARM GAS  /tmp/ccYub6C7.s 			page 55


 476:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1355              		.loc 1 476 22 is_stmt 0 view .LVU293
 1356 0014 0361     		str	r3, [r0, #16]
 477:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1357              		.loc 1 477 3 is_stmt 1 view .LVU294
 477:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1358              		.loc 1 477 20 is_stmt 0 view .LVU295
 1359 0016 0C22     		movs	r2, #12
 1360 0018 4261     		str	r2, [r0, #20]
 478:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1361              		.loc 1 478 3 is_stmt 1 view .LVU296
 478:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1362              		.loc 1 478 25 is_stmt 0 view .LVU297
 1363 001a 8361     		str	r3, [r0, #24]
 479:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1364              		.loc 1 479 3 is_stmt 1 view .LVU298
 479:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1365              		.loc 1 479 28 is_stmt 0 view .LVU299
 1366 001c C361     		str	r3, [r0, #28]
 480:Core/Src/main.c ****   {
 1367              		.loc 1 480 3 is_stmt 1 view .LVU300
 480:Core/Src/main.c ****   {
 1368              		.loc 1 480 7 is_stmt 0 view .LVU301
 1369 001e FFF7FEFF 		bl	HAL_UART_Init
 1370              	.LVL102:
 480:Core/Src/main.c ****   {
 1371              		.loc 1 480 6 view .LVU302
 1372 0022 00B9     		cbnz	r0, .L85
 488:Core/Src/main.c **** 
 1373              		.loc 1 488 1 view .LVU303
 1374 0024 08BD     		pop	{r3, pc}
 1375              	.L85:
 482:Core/Src/main.c ****   }
 1376              		.loc 1 482 5 is_stmt 1 view .LVU304
 1377 0026 FFF7FEFF 		bl	Error_Handler
 1378              	.LVL103:
 1379              	.L87:
 1380 002a 00BF     		.align	2
 1381              	.L86:
 1382 002c 00000000 		.word	.LANCHOR5
 1383 0030 00440040 		.word	1073759232
 1384              		.cfi_endproc
 1385              	.LFE151:
 1387              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1388              		.align	1
 1389              		.syntax unified
 1390              		.thumb
 1391              		.thumb_func
 1392              		.fpu fpv4-sp-d16
 1394              	MX_USART1_UART_Init:
 1395              	.LFB150:
 430:Core/Src/main.c **** 
 1396              		.loc 1 430 1 view -0
 1397              		.cfi_startproc
 1398              		@ args = 0, pretend = 0, frame = 0
 1399              		@ frame_needed = 0, uses_anonymous_args = 0
 1400 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccYub6C7.s 			page 56


 1401              	.LCFI28:
 1402              		.cfi_def_cfa_offset 8
 1403              		.cfi_offset 3, -8
 1404              		.cfi_offset 14, -4
 439:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1405              		.loc 1 439 3 view .LVU306
 439:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1406              		.loc 1 439 19 is_stmt 0 view .LVU307
 1407 0002 0A48     		ldr	r0, .L92
 1408 0004 0A4B     		ldr	r3, .L92+4
 1409 0006 0360     		str	r3, [r0]
 440:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1410              		.loc 1 440 3 is_stmt 1 view .LVU308
 440:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1411              		.loc 1 440 24 is_stmt 0 view .LVU309
 1412 0008 4FF4E133 		mov	r3, #115200
 1413 000c 4360     		str	r3, [r0, #4]
 441:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1414              		.loc 1 441 3 is_stmt 1 view .LVU310
 441:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1415              		.loc 1 441 26 is_stmt 0 view .LVU311
 1416 000e 0023     		movs	r3, #0
 1417 0010 8360     		str	r3, [r0, #8]
 442:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1418              		.loc 1 442 3 is_stmt 1 view .LVU312
 442:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1419              		.loc 1 442 24 is_stmt 0 view .LVU313
 1420 0012 C360     		str	r3, [r0, #12]
 443:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1421              		.loc 1 443 3 is_stmt 1 view .LVU314
 443:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1422              		.loc 1 443 22 is_stmt 0 view .LVU315
 1423 0014 0361     		str	r3, [r0, #16]
 444:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1424              		.loc 1 444 3 is_stmt 1 view .LVU316
 444:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1425              		.loc 1 444 20 is_stmt 0 view .LVU317
 1426 0016 0C22     		movs	r2, #12
 1427 0018 4261     		str	r2, [r0, #20]
 445:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1428              		.loc 1 445 3 is_stmt 1 view .LVU318
 445:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1429              		.loc 1 445 25 is_stmt 0 view .LVU319
 1430 001a 8361     		str	r3, [r0, #24]
 446:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1431              		.loc 1 446 3 is_stmt 1 view .LVU320
 446:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1432              		.loc 1 446 28 is_stmt 0 view .LVU321
 1433 001c C361     		str	r3, [r0, #28]
 447:Core/Src/main.c ****   {
 1434              		.loc 1 447 3 is_stmt 1 view .LVU322
 447:Core/Src/main.c ****   {
 1435              		.loc 1 447 7 is_stmt 0 view .LVU323
 1436 001e FFF7FEFF 		bl	HAL_UART_Init
 1437              	.LVL104:
 447:Core/Src/main.c ****   {
 1438              		.loc 1 447 6 view .LVU324
ARM GAS  /tmp/ccYub6C7.s 			page 57


 1439 0022 00B9     		cbnz	r0, .L91
 455:Core/Src/main.c **** 
 1440              		.loc 1 455 1 view .LVU325
 1441 0024 08BD     		pop	{r3, pc}
 1442              	.L91:
 449:Core/Src/main.c ****   }
 1443              		.loc 1 449 5 is_stmt 1 view .LVU326
 1444 0026 FFF7FEFF 		bl	Error_Handler
 1445              	.LVL105:
 1446              	.L93:
 1447 002a 00BF     		.align	2
 1448              	.L92:
 1449 002c 00000000 		.word	.LANCHOR6
 1450 0030 00100140 		.word	1073811456
 1451              		.cfi_endproc
 1452              	.LFE150:
 1454              		.section	.text.uart_init,"ax",%progbits
 1455              		.align	1
 1456              		.global	uart_init
 1457              		.syntax unified
 1458              		.thumb
 1459              		.thumb_func
 1460              		.fpu fpv4-sp-d16
 1462              	uart_init:
 1463              	.LVL106:
 1464              	.LFB142:
 273:Core/Src/main.c ****   switch(uart)
 1465              		.loc 1 273 1 view -0
 1466              		.cfi_startproc
 1467              		@ args = 0, pretend = 0, frame = 0
 1468              		@ frame_needed = 0, uses_anonymous_args = 0
 273:Core/Src/main.c ****   switch(uart)
 1469              		.loc 1 273 1 is_stmt 0 view .LVU328
 1470 0000 08B5     		push	{r3, lr}
 1471              	.LCFI29:
 1472              		.cfi_def_cfa_offset 8
 1473              		.cfi_offset 3, -8
 1474              		.cfi_offset 14, -4
 274:Core/Src/main.c ****   {
 1475              		.loc 1 274 3 is_stmt 1 view .LVU329
 1476 0002 10B1     		cbz	r0, .L95
 1477 0004 0128     		cmp	r0, #1
 1478 0006 03D0     		beq	.L96
 1479              	.LVL107:
 1480              	.L94:
 283:Core/Src/main.c **** 
 1481              		.loc 1 283 1 is_stmt 0 view .LVU330
 1482 0008 08BD     		pop	{r3, pc}
 1483              	.LVL108:
 1484              	.L95:
 277:Core/Src/main.c ****     break;
 1485              		.loc 1 277 5 is_stmt 1 view .LVU331
 1486 000a FFF7FEFF 		bl	MX_USART2_UART_Init
 1487              	.LVL109:
 278:Core/Src/main.c ****   case BOARD_UART:
 1488              		.loc 1 278 5 view .LVU332
 1489 000e FBE7     		b	.L94
ARM GAS  /tmp/ccYub6C7.s 			page 58


 1490              	.LVL110:
 1491              	.L96:
 280:Core/Src/main.c ****     break;
 1492              		.loc 1 280 5 view .LVU333
 1493 0010 FFF7FEFF 		bl	MX_USART1_UART_Init
 1494              	.LVL111:
 281:Core/Src/main.c ****   }
 1495              		.loc 1 281 5 view .LVU334
 283:Core/Src/main.c **** 
 1496              		.loc 1 283 1 is_stmt 0 view .LVU335
 1497 0014 F8E7     		b	.L94
 1498              		.cfi_endproc
 1499              	.LFE142:
 1501              		.section	.text.SystemClock_Config,"ax",%progbits
 1502              		.align	1
 1503              		.global	SystemClock_Config
 1504              		.syntax unified
 1505              		.thumb
 1506              		.thumb_func
 1507              		.fpu fpv4-sp-d16
 1509              	SystemClock_Config:
 1510              	.LFB149:
 383:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1511              		.loc 1 383 1 is_stmt 1 view -0
 1512              		.cfi_startproc
 1513              		@ args = 0, pretend = 0, frame = 80
 1514              		@ frame_needed = 0, uses_anonymous_args = 0
 1515 0000 00B5     		push	{lr}
 1516              	.LCFI30:
 1517              		.cfi_def_cfa_offset 4
 1518              		.cfi_offset 14, -4
 1519 0002 95B0     		sub	sp, sp, #84
 1520              	.LCFI31:
 1521              		.cfi_def_cfa_offset 88
 384:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1522              		.loc 1 384 3 view .LVU337
 384:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1523              		.loc 1 384 22 is_stmt 0 view .LVU338
 1524 0004 3022     		movs	r2, #48
 1525 0006 0021     		movs	r1, #0
 1526 0008 08A8     		add	r0, sp, #32
 1527 000a FFF7FEFF 		bl	memset
 1528              	.LVL112:
 385:Core/Src/main.c **** 
 1529              		.loc 1 385 3 is_stmt 1 view .LVU339
 385:Core/Src/main.c **** 
 1530              		.loc 1 385 22 is_stmt 0 view .LVU340
 1531 000e 0023     		movs	r3, #0
 1532 0010 0393     		str	r3, [sp, #12]
 1533 0012 0493     		str	r3, [sp, #16]
 1534 0014 0593     		str	r3, [sp, #20]
 1535 0016 0693     		str	r3, [sp, #24]
 1536 0018 0793     		str	r3, [sp, #28]
 389:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1537              		.loc 1 389 3 is_stmt 1 view .LVU341
 1538              	.LBB13:
 389:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  /tmp/ccYub6C7.s 			page 59


 1539              		.loc 1 389 3 view .LVU342
 1540 001a 0193     		str	r3, [sp, #4]
 389:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1541              		.loc 1 389 3 view .LVU343
 1542 001c 1E4A     		ldr	r2, .L105
 1543 001e 116C     		ldr	r1, [r2, #64]
 1544 0020 41F08051 		orr	r1, r1, #268435456
 1545 0024 1164     		str	r1, [r2, #64]
 389:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1546              		.loc 1 389 3 view .LVU344
 1547 0026 126C     		ldr	r2, [r2, #64]
 1548 0028 02F08052 		and	r2, r2, #268435456
 1549 002c 0192     		str	r2, [sp, #4]
 389:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1550              		.loc 1 389 3 view .LVU345
 1551 002e 019A     		ldr	r2, [sp, #4]
 1552              	.LBE13:
 389:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1553              		.loc 1 389 3 view .LVU346
 390:Core/Src/main.c **** 
 1554              		.loc 1 390 3 view .LVU347
 1555              	.LBB14:
 390:Core/Src/main.c **** 
 1556              		.loc 1 390 3 view .LVU348
 1557 0030 0293     		str	r3, [sp, #8]
 390:Core/Src/main.c **** 
 1558              		.loc 1 390 3 view .LVU349
 1559 0032 1A4A     		ldr	r2, .L105+4
 1560 0034 1168     		ldr	r1, [r2]
 1561 0036 41F44041 		orr	r1, r1, #49152
 1562 003a 1160     		str	r1, [r2]
 390:Core/Src/main.c **** 
 1563              		.loc 1 390 3 view .LVU350
 1564 003c 1268     		ldr	r2, [r2]
 1565 003e 02F44042 		and	r2, r2, #49152
 1566 0042 0292     		str	r2, [sp, #8]
 390:Core/Src/main.c **** 
 1567              		.loc 1 390 3 view .LVU351
 1568 0044 029A     		ldr	r2, [sp, #8]
 1569              	.LBE14:
 390:Core/Src/main.c **** 
 1570              		.loc 1 390 3 view .LVU352
 395:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1571              		.loc 1 395 3 view .LVU353
 395:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1572              		.loc 1 395 36 is_stmt 0 view .LVU354
 1573 0046 0221     		movs	r1, #2
 1574 0048 0891     		str	r1, [sp, #32]
 396:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1575              		.loc 1 396 3 is_stmt 1 view .LVU355
 396:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1576              		.loc 1 396 30 is_stmt 0 view .LVU356
 1577 004a 0122     		movs	r2, #1
 1578 004c 0B92     		str	r2, [sp, #44]
 397:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1579              		.loc 1 397 3 is_stmt 1 view .LVU357
 397:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  /tmp/ccYub6C7.s 			page 60


 1580              		.loc 1 397 41 is_stmt 0 view .LVU358
 1581 004e 1022     		movs	r2, #16
 1582 0050 0C92     		str	r2, [sp, #48]
 398:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1583              		.loc 1 398 3 is_stmt 1 view .LVU359
 398:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1584              		.loc 1 398 34 is_stmt 0 view .LVU360
 1585 0052 0E91     		str	r1, [sp, #56]
 399:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 1586              		.loc 1 399 3 is_stmt 1 view .LVU361
 399:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 1587              		.loc 1 399 35 is_stmt 0 view .LVU362
 1588 0054 0F93     		str	r3, [sp, #60]
 400:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1589              		.loc 1 400 3 is_stmt 1 view .LVU363
 400:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1590              		.loc 1 400 30 is_stmt 0 view .LVU364
 1591 0056 1092     		str	r2, [sp, #64]
 401:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1592              		.loc 1 401 3 is_stmt 1 view .LVU365
 401:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1593              		.loc 1 401 30 is_stmt 0 view .LVU366
 1594 0058 4FF4A873 		mov	r3, #336
 1595 005c 1193     		str	r3, [sp, #68]
 402:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1596              		.loc 1 402 3 is_stmt 1 view .LVU367
 402:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1597              		.loc 1 402 30 is_stmt 0 view .LVU368
 1598 005e 0423     		movs	r3, #4
 1599 0060 1293     		str	r3, [sp, #72]
 403:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1600              		.loc 1 403 3 is_stmt 1 view .LVU369
 403:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1601              		.loc 1 403 30 is_stmt 0 view .LVU370
 1602 0062 1393     		str	r3, [sp, #76]
 404:Core/Src/main.c ****   {
 1603              		.loc 1 404 3 is_stmt 1 view .LVU371
 404:Core/Src/main.c ****   {
 1604              		.loc 1 404 7 is_stmt 0 view .LVU372
 1605 0064 08A8     		add	r0, sp, #32
 1606 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1607              	.LVL113:
 404:Core/Src/main.c ****   {
 1608              		.loc 1 404 6 view .LVU373
 1609 006a 80B9     		cbnz	r0, .L103
 411:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1610              		.loc 1 411 3 is_stmt 1 view .LVU374
 411:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1611              		.loc 1 411 31 is_stmt 0 view .LVU375
 1612 006c 0F23     		movs	r3, #15
 1613 006e 0393     		str	r3, [sp, #12]
 413:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1614              		.loc 1 413 3 is_stmt 1 view .LVU376
 413:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1615              		.loc 1 413 34 is_stmt 0 view .LVU377
 1616 0070 0221     		movs	r1, #2
 1617 0072 0491     		str	r1, [sp, #16]
ARM GAS  /tmp/ccYub6C7.s 			page 61


 414:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1618              		.loc 1 414 3 is_stmt 1 view .LVU378
 414:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1619              		.loc 1 414 35 is_stmt 0 view .LVU379
 1620 0074 0023     		movs	r3, #0
 1621 0076 0593     		str	r3, [sp, #20]
 415:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1622              		.loc 1 415 3 is_stmt 1 view .LVU380
 415:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1623              		.loc 1 415 36 is_stmt 0 view .LVU381
 1624 0078 4FF48052 		mov	r2, #4096
 1625 007c 0692     		str	r2, [sp, #24]
 416:Core/Src/main.c **** 
 1626              		.loc 1 416 3 is_stmt 1 view .LVU382
 416:Core/Src/main.c **** 
 1627              		.loc 1 416 36 is_stmt 0 view .LVU383
 1628 007e 0793     		str	r3, [sp, #28]
 418:Core/Src/main.c ****   {
 1629              		.loc 1 418 3 is_stmt 1 view .LVU384
 418:Core/Src/main.c ****   {
 1630              		.loc 1 418 7 is_stmt 0 view .LVU385
 1631 0080 03A8     		add	r0, sp, #12
 1632 0082 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1633              	.LVL114:
 418:Core/Src/main.c ****   {
 1634              		.loc 1 418 6 view .LVU386
 1635 0086 20B9     		cbnz	r0, .L104
 422:Core/Src/main.c **** 
 1636              		.loc 1 422 1 view .LVU387
 1637 0088 15B0     		add	sp, sp, #84
 1638              	.LCFI32:
 1639              		.cfi_remember_state
 1640              		.cfi_def_cfa_offset 4
 1641              		@ sp needed
 1642 008a 5DF804FB 		ldr	pc, [sp], #4
 1643              	.L103:
 1644              	.LCFI33:
 1645              		.cfi_restore_state
 406:Core/Src/main.c ****   }
 1646              		.loc 1 406 5 is_stmt 1 view .LVU388
 1647 008e FFF7FEFF 		bl	Error_Handler
 1648              	.LVL115:
 1649              	.L104:
 420:Core/Src/main.c ****   }
 1650              		.loc 1 420 5 view .LVU389
 1651 0092 FFF7FEFF 		bl	Error_Handler
 1652              	.LVL116:
 1653              	.L106:
 1654 0096 00BF     		.align	2
 1655              	.L105:
 1656 0098 00380240 		.word	1073887232
 1657 009c 00700040 		.word	1073770496
 1658              		.cfi_endproc
 1659              	.LFE149:
 1661              		.section	.text.initHardware,"ax",%progbits
 1662              		.align	1
 1663              		.syntax unified
ARM GAS  /tmp/ccYub6C7.s 			page 62


 1664              		.thumb
 1665              		.thumb_func
 1666              		.fpu fpv4-sp-d16
 1668              	initHardware:
 1669              	.LVL117:
 1670              	.LFB134:
  94:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 1671              		.loc 1 94 1 view -0
 1672              		.cfi_startproc
 1673              		@ args = 0, pretend = 0, frame = 0
 1674              		@ frame_needed = 0, uses_anonymous_args = 0
  94:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 1675              		.loc 1 94 1 is_stmt 0 view .LVU391
 1676 0000 08B5     		push	{r3, lr}
 1677              	.LCFI34:
 1678              		.cfi_def_cfa_offset 8
 1679              		.cfi_offset 3, -8
 1680              		.cfi_offset 14, -4
  96:Core/Src/main.c **** 
 1681              		.loc 1 96 3 is_stmt 1 view .LVU392
 1682 0002 FFF7FEFF 		bl	HAL_Init
 1683              	.LVL118:
  99:Core/Src/main.c **** 
 1684              		.loc 1 99 3 view .LVU393
 1685 0006 FFF7FEFF 		bl	SystemClock_Config
 1686              	.LVL119:
 102:Core/Src/main.c ****   
 1687              		.loc 1 102 3 view .LVU394
 1688 000a FFF7FEFF 		bl	MX_GPIO_Init
 1689              	.LVL120:
 105:Core/Src/main.c ****   //uart_init();
 1690              		.loc 1 105 3 view .LVU395
 1691 000e 0120     		movs	r0, #1
 1692 0010 FFF7FEFF 		bl	uart_init
 1693              	.LVL121:
 107:Core/Src/main.c **** 
 1694              		.loc 1 107 3 view .LVU396
 1695 0014 0020     		movs	r0, #0
 1696 0016 FFF7FEFF 		bl	uart_init
 1697              	.LVL122:
 109:Core/Src/main.c **** }
 1698              		.loc 1 109 3 view .LVU397
 1699 001a 0020     		movs	r0, #0
 1700 001c FFF7FEFF 		bl	setLED
 1701              	.LVL123:
 110:Core/Src/main.c **** 
 1702              		.loc 1 110 1 is_stmt 0 view .LVU398
 1703 0020 08BD     		pop	{r3, pc}
 1704              		.cfi_endproc
 1705              	.LFE134:
 1707              		.section	.text.initHardware_car,"ax",%progbits
 1708              		.align	1
 1709              		.global	initHardware_car
 1710              		.syntax unified
 1711              		.thumb
 1712              		.thumb_func
 1713              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccYub6C7.s 			page 63


 1715              	initHardware_car:
 1716              	.LVL124:
 1717              	.LFB135:
 113:Core/Src/main.c ****   initHardware(argc, argv);
 1718              		.loc 1 113 1 is_stmt 1 view -0
 1719              		.cfi_startproc
 1720              		@ args = 0, pretend = 0, frame = 0
 1721              		@ frame_needed = 0, uses_anonymous_args = 0
 113:Core/Src/main.c ****   initHardware(argc, argv);
 1722              		.loc 1 113 1 is_stmt 0 view .LVU400
 1723 0000 08B5     		push	{r3, lr}
 1724              	.LCFI35:
 1725              		.cfi_def_cfa_offset 8
 1726              		.cfi_offset 3, -8
 1727              		.cfi_offset 14, -4
 114:Core/Src/main.c **** }
 1728              		.loc 1 114 3 is_stmt 1 view .LVU401
 1729 0002 FFF7FEFF 		bl	initHardware
 1730              	.LVL125:
 115:Core/Src/main.c **** 
 1731              		.loc 1 115 1 is_stmt 0 view .LVU402
 1732 0006 08BD     		pop	{r3, pc}
 1733              		.cfi_endproc
 1734              	.LFE135:
 1736              		.section	.rodata.initHardware_fob.str1.4,"aMS",%progbits,1
 1737              		.align	2
 1738              	.LC13:
 1739 0000 496E6974 		.ascii	"Initialization complete\012\000"
 1739      69616C69 
 1739      7A617469 
 1739      6F6E2063 
 1739      6F6D706C 
 1740              		.section	.text.initHardware_fob,"ax",%progbits
 1741              		.align	1
 1742              		.global	initHardware_fob
 1743              		.syntax unified
 1744              		.thumb
 1745              		.thumb_func
 1746              		.fpu fpv4-sp-d16
 1748              	initHardware_fob:
 1749              	.LVL126:
 1750              	.LFB136:
 118:Core/Src/main.c ****   initHardware(argc, argv);
 1751              		.loc 1 118 1 is_stmt 1 view -0
 1752              		.cfi_startproc
 1753              		@ args = 0, pretend = 0, frame = 32
 1754              		@ frame_needed = 0, uses_anonymous_args = 0
 118:Core/Src/main.c ****   initHardware(argc, argv);
 1755              		.loc 1 118 1 is_stmt 0 view .LVU404
 1756 0000 10B5     		push	{r4, lr}
 1757              	.LCFI36:
 1758              		.cfi_def_cfa_offset 8
 1759              		.cfi_offset 4, -8
 1760              		.cfi_offset 14, -4
 1761 0002 88B0     		sub	sp, sp, #32
 1762              	.LCFI37:
 1763              		.cfi_def_cfa_offset 40
ARM GAS  /tmp/ccYub6C7.s 			page 64


 119:Core/Src/main.c **** 
 1764              		.loc 1 119 3 is_stmt 1 view .LVU405
 1765 0004 FFF7FEFF 		bl	initHardware
 1766              	.LVL127:
 121:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 1767              		.loc 1 121 3 view .LVU406
 121:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 1768              		.loc 1 121 8 is_stmt 0 view .LVU407
 1769 0008 0DF1040C 		add	ip, sp, #4
 1770 000c 094C     		ldr	r4, .L113
 1771 000e 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1772 0010 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1773 0014 94E80700 		ldm	r4, {r0, r1, r2}
 1774 0018 ACE80300 		stmia	ip!, {r0, r1}
 1775 001c 8CF80020 		strb	r2, [ip]
 122:Core/Src/main.c **** }
 1776              		.loc 1 122 3 is_stmt 1 view .LVU408
 122:Core/Src/main.c **** }
 1777              		.loc 1 122 40 is_stmt 0 view .LVU409
 1778 0020 01A8     		add	r0, sp, #4
 1779 0022 FFF7FEFF 		bl	strlen
 1780              	.LVL128:
 1781 0026 0246     		mov	r2, r0
 122:Core/Src/main.c **** }
 1782              		.loc 1 122 3 view .LVU410
 1783 0028 01A9     		add	r1, sp, #4
 1784 002a 0020     		movs	r0, #0
 1785 002c FFF7FEFF 		bl	uart_write
 1786              	.LVL129:
 123:Core/Src/main.c **** 
 1787              		.loc 1 123 1 view .LVU411
 1788 0030 08B0     		add	sp, sp, #32
 1789              	.LCFI38:
 1790              		.cfi_def_cfa_offset 8
 1791              		@ sp needed
 1792 0032 10BD     		pop	{r4, pc}
 1793              	.L114:
 1794              		.align	2
 1795              	.L113:
 1796 0034 00000000 		.word	.LC13
 1797              		.cfi_endproc
 1798              	.LFE136:
 1800              		.global	flash_data
 1801              		.global	feature3_flag
 1802              		.global	feature2_flag
 1803              		.global	feature1_flag
 1804              		.global	unlock_flag
 1805              		.global	huart2
 1806              		.global	huart1
 1807              		.section	.rodata
 1808              		.align	2
 1809              		.set	.LANCHOR1,. + 0
 1810              	.LC2:
 1811 0000 64656661 		.ascii	"default_unlock\000"
 1811      756C745F 
 1811      756E6C6F 
 1811      636B00
ARM GAS  /tmp/ccYub6C7.s 			page 65


 1812 000f 00000000 		.space	49
 1812      00000000 
 1812      00000000 
 1812      00000000 
 1812      00000000 
 1813              	.LC4:
 1814 0040 64656661 		.ascii	"default_feature1\000"
 1814      756C745F 
 1814      66656174 
 1814      75726531 
 1814      00
 1815 0051 00000000 		.space	47
 1815      00000000 
 1815      00000000 
 1815      00000000 
 1815      00000000 
 1816              	.LC6:
 1817 0080 64656661 		.ascii	"default_feature2\000"
 1817      756C745F 
 1817      66656174 
 1817      75726532 
 1817      00
 1818 0091 00000000 		.space	47
 1818      00000000 
 1818      00000000 
 1818      00000000 
 1818      00000000 
 1819              	.LC8:
 1820 00c0 64656661 		.ascii	"default_feature3\000"
 1820      756C745F 
 1820      66656174 
 1820      75726533 
 1820      00
 1821 00d1 00000000 		.space	47
 1821      00000000 
 1821      00000000 
 1821      00000000 
 1821      00000000 
 1822              		.section	.bss.history.1,"aw",%nobits
 1823              		.align	2
 1824              		.set	.LANCHOR3,. + 0
 1827              	history.1:
 1828 0000 00000000 		.space	4
 1829              		.section	.bss.huart1,"aw",%nobits
 1830              		.align	2
 1831              		.set	.LANCHOR6,. + 0
 1834              	huart1:
 1835 0000 00000000 		.space	72
 1835      00000000 
 1835      00000000 
 1835      00000000 
 1835      00000000 
 1836              		.section	.bss.huart2,"aw",%nobits
 1837              		.align	2
 1838              		.set	.LANCHOR5,. + 0
 1841              	huart2:
 1842 0000 00000000 		.space	72
ARM GAS  /tmp/ccYub6C7.s 			page 66


 1842      00000000 
 1842      00000000 
 1842      00000000 
 1842      00000000 
 1843              		.section	.bss.latched.0,"aw",%nobits
 1844              		.set	.LANCHOR4,. + 0
 1847              	latched.0:
 1848 0000 00       		.space	1
 1849              		.section	.flash_data,"aw"
 1850              		.align	2
 1851              		.set	.LANCHOR2,. + 0
 1854              	flash_data:
 1855 0000 00000000 		.space	37
 1855      00000000 
 1855      00000000 
 1855      00000000 
 1855      00000000 
 1856              		.section	.rodata.feature1_flag,"a"
 1857              		.align	2
 1860              	feature1_flag:
 1861 0000 64656661 		.ascii	"default_feature1\000"
 1861      756C745F 
 1861      66656174 
 1861      75726531 
 1861      00
 1862 0011 00000000 		.space	47
 1862      00000000 
 1862      00000000 
 1862      00000000 
 1862      00000000 
 1863              		.section	.rodata.feature2_flag,"a"
 1864              		.align	2
 1867              	feature2_flag:
 1868 0000 64656661 		.ascii	"default_feature2\000"
 1868      756C745F 
 1868      66656174 
 1868      75726532 
 1868      00
 1869 0011 00000000 		.space	47
 1869      00000000 
 1869      00000000 
 1869      00000000 
 1869      00000000 
 1870              		.section	.rodata.feature3_flag,"a"
 1871              		.align	2
 1874              	feature3_flag:
 1875 0000 64656661 		.ascii	"default_feature3\000"
 1875      756C745F 
 1875      66656174 
 1875      75726533 
 1875      00
 1876 0011 00000000 		.space	47
 1876      00000000 
 1876      00000000 
 1876      00000000 
 1876      00000000 
 1877              		.section	.rodata.uart_base,"a"
ARM GAS  /tmp/ccYub6C7.s 			page 67


 1878              		.align	2
 1879              		.set	.LANCHOR0,. + 0
 1882              	uart_base:
 1883 0000 00000000 		.word	huart2
 1884 0004 00000000 		.word	huart1
 1885              		.section	.rodata.unlock_flag,"a"
 1886              		.align	2
 1889              	unlock_flag:
 1890 0000 64656661 		.ascii	"default_unlock\000"
 1890      756C745F 
 1890      756E6C6F 
 1890      636B00
 1891 000f 00000000 		.space	49
 1891      00000000 
 1891      00000000 
 1891      00000000 
 1891      00000000 
 1892              		.text
 1893              	.Letext0:
 1894              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1895              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 1896              		.file 5 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 1897              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1898              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1899              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1900              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1901              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1902              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1903              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h"
 1904              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1905              		.file 14 "../../application/inc/uart.h"
 1906              		.file 15 "../../application/inc/dataFormats.h"
 1907              		.file 16 "../../application/inc/platform.h"
 1908              		.file 17 "/usr/include/newlib/string.h"
 1909              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h"
 1910              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1911              		.file 20 "<built-in>"
ARM GAS  /tmp/ccYub6C7.s 			page 68


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccYub6C7.s:18     .text.get_flash_sector:0000000000000000 $t
     /tmp/ccYub6C7.s:25     .text.get_flash_sector:0000000000000000 get_flash_sector
     /tmp/ccYub6C7.s:126    .text.get_flash_sector:0000000000000054 $d
     /tmp/ccYub6C7.s:132    .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccYub6C7.s:138    .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccYub6C7.s:277    .text.MX_GPIO_Init:000000000000009c $d
     /tmp/ccYub6C7.s:284    .text.saveFobState:0000000000000000 $t
     /tmp/ccYub6C7.s:291    .text.saveFobState:0000000000000000 saveFobState
     /tmp/ccYub6C7.s:467    .text.saveFobState:00000000000000b0 $d
     /tmp/ccYub6C7.s:473    .text.setLED:0000000000000000 $t
     /tmp/ccYub6C7.s:480    .text.setLED:0000000000000000 setLED
     /tmp/ccYub6C7.s:509    .text.setLED:0000000000000014 $d
     /tmp/ccYub6C7.s:514    .text.uart_avail:0000000000000000 $t
     /tmp/ccYub6C7.s:521    .text.uart_avail:0000000000000000 uart_avail
     /tmp/ccYub6C7.s:542    .text.uart_avail:0000000000000010 $d
     /tmp/ccYub6C7.s:547    .text.uart_readb:0000000000000000 $t
     /tmp/ccYub6C7.s:554    .text.uart_readb:0000000000000000 uart_readb
     /tmp/ccYub6C7.s:592    .text.uart_readb:000000000000001c $d
     /tmp/ccYub6C7.s:597    .text.uart_read:0000000000000000 $t
     /tmp/ccYub6C7.s:604    .text.uart_read:0000000000000000 uart_read
     /tmp/ccYub6C7.s:640    .text.uart_read:0000000000000018 $d
     /tmp/ccYub6C7.s:645    .text.uart_readline:0000000000000000 $t
     /tmp/ccYub6C7.s:652    .text.uart_readline:0000000000000000 uart_readline
     /tmp/ccYub6C7.s:739    .text.uart_readline:0000000000000048 $d
     /tmp/ccYub6C7.s:744    .text.uart_writeb:0000000000000000 $t
     /tmp/ccYub6C7.s:751    .text.uart_writeb:0000000000000000 uart_writeb
     /tmp/ccYub6C7.s:789    .text.uart_writeb:0000000000000020 $d
     /tmp/ccYub6C7.s:794    .text.uart_write:0000000000000000 $t
     /tmp/ccYub6C7.s:801    .text.uart_write:0000000000000000 uart_write
     /tmp/ccYub6C7.s:837    .text.uart_write:0000000000000018 $d
     /tmp/ccYub6C7.s:842    .rodata.readVar.str1.4:0000000000000000 $d
     /tmp/ccYub6C7.s:867    .text.readVar:0000000000000000 $t
     /tmp/ccYub6C7.s:874    .text.readVar:0000000000000000 readVar
     /tmp/ccYub6C7.s:1129   .text.readVar:000000000000014c $d
     /tmp/ccYub6C7.s:1147   .rodata.buttonPressed.str1.4:0000000000000000 $d
     /tmp/ccYub6C7.s:1151   .text.buttonPressed:0000000000000000 $t
     /tmp/ccYub6C7.s:1158   .text.buttonPressed:0000000000000000 buttonPressed
     /tmp/ccYub6C7.s:1274   .text.buttonPressed:0000000000000080 $d
     /tmp/ccYub6C7.s:1282   .text.Error_Handler:0000000000000000 $t
     /tmp/ccYub6C7.s:1289   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccYub6C7.s:1321   .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccYub6C7.s:1327   .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccYub6C7.s:1382   .text.MX_USART2_UART_Init:000000000000002c $d
     /tmp/ccYub6C7.s:1388   .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/ccYub6C7.s:1394   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/ccYub6C7.s:1449   .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/ccYub6C7.s:1455   .text.uart_init:0000000000000000 $t
     /tmp/ccYub6C7.s:1462   .text.uart_init:0000000000000000 uart_init
     /tmp/ccYub6C7.s:1502   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccYub6C7.s:1509   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccYub6C7.s:1656   .text.SystemClock_Config:0000000000000098 $d
     /tmp/ccYub6C7.s:1662   .text.initHardware:0000000000000000 $t
     /tmp/ccYub6C7.s:1668   .text.initHardware:0000000000000000 initHardware
     /tmp/ccYub6C7.s:1708   .text.initHardware_car:0000000000000000 $t
     /tmp/ccYub6C7.s:1715   .text.initHardware_car:0000000000000000 initHardware_car
ARM GAS  /tmp/ccYub6C7.s 			page 69


     /tmp/ccYub6C7.s:1737   .rodata.initHardware_fob.str1.4:0000000000000000 $d
     /tmp/ccYub6C7.s:1741   .text.initHardware_fob:0000000000000000 $t
     /tmp/ccYub6C7.s:1748   .text.initHardware_fob:0000000000000000 initHardware_fob
     /tmp/ccYub6C7.s:1796   .text.initHardware_fob:0000000000000034 $d
     /tmp/ccYub6C7.s:1854   .flash_data:0000000000000000 flash_data
     /tmp/ccYub6C7.s:1874   .rodata.feature3_flag:0000000000000000 feature3_flag
     /tmp/ccYub6C7.s:1867   .rodata.feature2_flag:0000000000000000 feature2_flag
     /tmp/ccYub6C7.s:1860   .rodata.feature1_flag:0000000000000000 feature1_flag
     /tmp/ccYub6C7.s:1889   .rodata.unlock_flag:0000000000000000 unlock_flag
     /tmp/ccYub6C7.s:1841   .bss.huart2:0000000000000000 huart2
     /tmp/ccYub6C7.s:1834   .bss.huart1:0000000000000000 huart1
     /tmp/ccYub6C7.s:1808   .rodata:0000000000000000 $d
     /tmp/ccYub6C7.s:1823   .bss.history.1:0000000000000000 $d
     /tmp/ccYub6C7.s:1827   .bss.history.1:0000000000000000 history.1
     /tmp/ccYub6C7.s:1830   .bss.huart1:0000000000000000 $d
     /tmp/ccYub6C7.s:1837   .bss.huart2:0000000000000000 $d
     /tmp/ccYub6C7.s:1847   .bss.latched.0:0000000000000000 latched.0
     /tmp/ccYub6C7.s:1848   .bss.latched.0:0000000000000000 $d
     /tmp/ccYub6C7.s:1850   .flash_data:0000000000000000 $d
     /tmp/ccYub6C7.s:1857   .rodata.feature1_flag:0000000000000000 $d
     /tmp/ccYub6C7.s:1864   .rodata.feature2_flag:0000000000000000 $d
     /tmp/ccYub6C7.s:1871   .rodata.feature3_flag:0000000000000000 $d
     /tmp/ccYub6C7.s:1878   .rodata.uart_base:0000000000000000 $d
     /tmp/ccYub6C7.s:1882   .rodata.uart_base:0000000000000000 uart_base
     /tmp/ccYub6C7.s:1886   .rodata.unlock_flag:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_FLASH_Unlock
HAL_FLASHEx_Erase
HAL_FLASH_Lock
HAL_FLASH_Program
__flash_data_start__
__flash_data_end__
HAL_UART_Receive
HAL_UART_Transmit
strlen
strcmp
HAL_GPIO_ReadPin
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
