<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>AMDEVARCH</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">AMDEVARCH, Activity Monitors Device Architecture Register</h1><p>The AMDEVARCH characteristics are:</p><h2>Purpose</h2>
        <p>Identifies the programmers' model architecture of the AMU component.</p>
      <h2>Configuration</h2><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether AMDEVARCH is implemented in the Core power domain or in the Debug power domain.
    </p><p>This register is present only when FEAT_AMUv1 is implemented, an implementation implements AMDEVARCH, and FEAT_AMU_EXT is implemented. Otherwise, direct accesses to AMDEVARCH are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
        <p>AMDEVARCH is a 32-bit register.</p>
      <p>This  register is part of the <a href="amu.html">AMU</a> block.</p><h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="11"><a href="#fieldset_0-31_21">ARCHITECT</a></td><td class="lr" colspan="1"><a href="#fieldset_0-20_20">PRESENT</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">REVISION</a></td><td class="lr" colspan="16"><a href="#fieldset_0-15_0">ARCHID</a></td></tr></tbody></table><h4 id="fieldset_0-31_21">ARCHITECT, bits [31:21]</h4><div class="field"><p>Defines the architect of the component. For Activity Monitors, this is Arm Limited.</p>
<p>Bits [31:28] are the JEP106 continuation code, <span class="binarynumber">0b0100</span>.</p>
<p>Bits [27:21] are the JEP106 identification code, <span class="binarynumber">0b0111011</span>.</p>
      <p>Reads as <span class="binarynumber">0b01000111011</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-20_20">PRESENT, bit [20]</h4><div class="field">
      <p>DEVARCH present. Indicates that the AMDEVARCH register is present.</p>
    
      <p>Reads as <span class="binarynumber">0b1</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-19_16">REVISION, bits [19:16]</h4><div class="field">
      <p>Defines the architecture revision. For architectures defined by Arm this is the minor revision.</p>
    <table class="valuetable"><tr><th>REVISION</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Architecture revision is AMUv1.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_0">ARCHID, bits [15:0]</h4><div class="field"><p>Defines this part to be an AMU component. For architectures defined by Arm this is further subdivided.</p>
<p>For AMU:</p>
<ul>
<li>Bits [15:12] are the architecture version, also identified as AMDEVARCH.ARCHVER.
</li><li>Bits [11:0] are the architecture part number, also identified as AMDEVARCH.ARCHPART.
</li></ul>
<p>AMDEVARCH.ARCHVER = <span class="hexnumber">0x0</span>, which corresponds to AMU architecture version AMUv1.</p>
<p>If <span class="xref">FEAT_AMU_EXT32</span> is implemented, AMDEVARCH is <span class="hexnumber">0xA66</span>.</p>
<p>If <span class="xref">FEAT_AMU_EXT64</span> is implemented, AMDEVARCH is <span class="hexnumber">0xA67</span>.</p><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>ARCHID</th><th>Meaning</th></tr><tr><td class="bitfield">0x0A66</td><td>
          <p>AMUv1, with FEAT_AMU_EXT32 implemented.</p>
        </td></tr><tr><td class="bitfield">0x0A67</td><td>
          <p>AMUv1, with FEAT_AMU_EXT64 implemented.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing AMDEVARCH</h2><p>Accesses to this register use the following encodings:</p><div><h4 class="condition">
When FEAT_AMU_EXT64 is implemented
        </h4><p>Accessible at offset <span class="hexnumber">0xFBC</span> from AMU</p></div><ul><li>When ImpDefBool("AMU CoreSight management registers ignore access controls"), accesses to this register are <span class="access_level">RO</span>.
          </li><li>When FEAT_RME is implemented, FEAT_AMU_EXTACR is implemented, an access is Secure, and AMROOTCR().RA IN {0b001, 0b000}, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>When FEAT_RME is implemented, FEAT_AMU_EXTACR is implemented, an access is Realm, and AMROOTCR().RA IN {0b010, 0b000}, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>When FEAT_RME is implemented, FEAT_AMU_EXTACR is implemented, an access is Non-secure, and AMROOTCR().RA != 0b011, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>When FEAT_RME is not implemented, FEAT_AMU_EXTACR is implemented, an access is Non-secure, and AMSCR().NSRA == 0, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RO</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table><div><h4 class="condition">
When FEAT_AMU_EXT32 is implemented
        </h4><p>Accessible at offset <span class="hexnumber">0xFBC</span> from AMU</p></div><ul><li>When ImpDefBool("AMU CoreSight management registers ignore access controls"), accesses to this register are <span class="access_level">RO</span>.
          </li><li>When FEAT_RME is implemented, FEAT_AMU_EXTACR is implemented, an access is Secure, and AMROOTCR().RA IN {0b001, 0b000}, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>When FEAT_RME is implemented, FEAT_AMU_EXTACR is implemented, an access is Realm, and AMROOTCR().RA IN {0b010, 0b000}, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>When FEAT_RME is implemented, FEAT_AMU_EXTACR is implemented, an access is Non-secure, and AMROOTCR().RA != 0b011, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>When FEAT_RME is not implemented, FEAT_AMU_EXTACR is implemented, an access is Non-secure, and AMSCR().NSRA == 0, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RO</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
