export default {
    "kind": "customsearch#search",
    "url": {
        "type": "application/json",
        "template": "https://www.googleapis.com/customsearch/v1?q={searchTerms}&num={count?}&start={startIndex?}&lr={language?}&safe={safe?}&cx={cx?}&sort={sort?}&filter={filter?}&gl={gl?}&cr={cr?}&googlehost={googleHost?}&c2coff={disableCnTwTranslation?}&hq={hq?}&hl={hl?}&siteSearch={siteSearch?}&siteSearchFilter={siteSearchFilter?}&exactTerms={exactTerms?}&excludeTerms={excludeTerms?}&linkSite={linkSite?}&orTerms={orTerms?}&relatedSite={relatedSite?}&dateRestrict={dateRestrict?}&lowRange={lowRange?}&highRange={highRange?}&searchType={searchType}&fileType={fileType?}&rights={rights?}&imgSize={imgSize?}&imgType={imgType?}&imgColorType={imgColorType?}&imgDominantColor={imgDominantColor?}&alt=json"
    },
    "queries": {
        "request": [
            {
                "title": "Google Custom Search - dsad",
                "totalResults": "9",
                "searchTerms": "dsad",
                "count": 9,
                "startIndex": 1,
                "inputEncoding": "utf8",
                "outputEncoding": "utf8",
                "safe": "off",
                "cx": "f1e7fd1453c774548"
            }
        ]
    },
    "context": {
        "title": "Google"
    },
    "searchInformation": {
        "searchTime": 0.401213,
        "formattedSearchTime": "0.40",
        "totalResults": "9",
        "formattedTotalResults": "9"
    },
    "items": [
        {
            "kind": "customsearch#result",
            "title": "US20030198357A1 - Sound intelligibility enhancement using a ...",
            "htmlTitle": "US20030198357A1 - Sound intelligibility enhancement using a ...",
            "link": "https://www.google.com/patents/US20030198357",
            "displayLink": "www.google.com",
            "snippet": "4 shows a high-level block diagram of STE processing according to the invention, incorporating a Desired Signal Activity Detector (DSAD) (or Voice Activity ...",
            "htmlSnippet": "4 shows a high-level block diagram of STE processing according to the invention, incorporating a Desired Signal Activity Detector (<b>DSAD</b>) (or Voice Activity&nbsp;...",
            "formattedUrl": "https://www.google.com/patents/US20030198357",
            "htmlFormattedUrl": "https://www.google.com/patents/US20030198357",
            "pagemap": {
                "cse_thumbnail": [
                    {
                        "src": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcRNFPScFWG2kvdpHYqXopyux_ArWQKOaN9KDSrEoBab3NMDhpigJjb6TA",
                        "width": "126",
                        "height": "120"
                    }
                ],
                "metatags": [
                    {
                        "referrer": "origin-when-crossorigin",
                        "citation_patent_application_number": "US:10/214,056",
                        "dc.description": "A sound intelligibility enhancement (SIE) system is disclosed. The SIE system uses a psychoacoustic model and preferably an oversampled filterbank wherein the level of a signal-of-interest that falls below the environmental noise is selectively amplified as a function of the input level and frequency so that it is audible above the noise but never exceeds a predetermined maximum output level as a function of frequency. The SIE system can be combined with active noise cancellation.",
                        "citation_patent_publication_number": "US:20030198357:A1",
                        "dc.type": "patent",
                        "viewport": "width=device-width, initial-scale=1",
                        "dc.relation": "US:6236731",
                        "dc.title": "Sound intelligibility enhancement using a psychoacoustic model and an oversampled filterbank",
                        "citation_pdf_url": "https://patentimages.storage.googleapis.com/86/88/13/6df816dfad4c97/US20030198357A1.pdf",
                        "dc.date": "2002-08-07",
                        "dc.contributor": "Todd Schneider"
                    }
                ],
                "cse_image": [
                    {
                        "src": "https://patentimages.storage.googleapis.com/2a/c7/97/202dab89e8391d/US20030198357A1-20031023-D00002.png"
                    }
                ]
            }
        },
        {
            "kind": "customsearch#result",
            "title": "US5872401A - Deposition of an inter layer dielectric formed on ...",
            "htmlTitle": "US5872401A - Deposition of an inter layer dielectric formed on ...",
            "link": "https://www.google.com/patents/US5872401",
            "displayLink": "www.google.com",
            "snippet": "Thus, a novel Delta PTEOS, SACVD, Argon Sputter and Delta PTEOS (DSAD) method of forming a compressive, good quality inter layer dielectric with no voids ...",
            "htmlSnippet": "Thus, a novel Delta PTEOS, SACVD, Argon Sputter and Delta PTEOS (<b>DSAD</b>) method of forming a compressive, good quality inter layer dielectric with no voids&nbsp;...",
            "formattedUrl": "https://www.google.com/patents/US5872401",
            "htmlFormattedUrl": "https://www.google.com/patents/US5872401",
            "pagemap": {
                "metatags": [
                    {
                        "referrer": "origin-when-crossorigin",
                        "citation_patent_application_number": "US:08/609,920",
                        "citation_patent_number": "US:5872401",
                        "dc.description": "A method of depositing an inter layer dielectric. A first layer using plasma enhanced chemical vapor deposition (CVD) is deposited. It is followed by a second layer, deposited using sub atmospheric CVD. The second layer is argon sputter etched.",
                        "dc.type": "patent",
                        "citation_reference": "Kotani, H., et al., \"Sputter Etching Planarization for Multilevel Metallization\", J. Electrochem. Soc.: Solid State Science & Tech. Mar. 1983, pp. 645-648.",
                        "viewport": "width=device-width, initial-scale=1",
                        "dc.relation": "US:3617463",
                        "dc.title": "Deposition of an inter layer dielectric formed on semiconductor wafer by sub atmospheric CVD",
                        "citation_pdf_url": "https://patentimages.storage.googleapis.com/15/42/f3/2f4a57fadc6eac/US5872401.pdf",
                        "dc.date": "1996-02-29",
                        "dc.contributor": "Brett E. Huff"
                    }
                ]
            }
        },
        {
            "kind": "customsearch#result",
            "title": "Google Maps",
            "htmlTitle": "Google Maps",
            "link": "https://www.google.com/maps/contrib/112340310219408460046/reviews",
            "displayLink": "www.google.com",
            "snippet": "Photo of Riyadlatul Ulum Islamic Boarding. Riyadlatul Ulum Islamic Boarding ; Photo of Nuwo Balak. Nuwo Balak ; Photo of Command Center Lampung Tengah. Command ...",
            "htmlSnippet": "Photo of Riyadlatul Ulum Islamic Boarding. Riyadlatul Ulum Islamic Boarding ; Photo of Nuwo Balak. Nuwo Balak ; Photo of Command Center Lampung Tengah. Command&nbsp;...",
            "cacheId": "xa62NvpH_WgJ",
            "formattedUrl": "https://www.google.com/maps/contrib/112340310219408460046/reviews",
            "htmlFormattedUrl": "https://www.google.com/maps/contrib/112340310219408460046/reviews",
            "pagemap": {
                "cse_thumbnail": [
                    {
                        "src": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSgAQEbipHAjFs73lfvi-bsPavrWqBJKXGEfV1ioDjD_bHA1a98qSfqJRZi",
                        "width": "310",
                        "height": "163"
                    }
                ],
                "metatags": [
                    {
                        "referrer": "origin",
                        "og:image": "https://maps.gstatic.com/tactile/geoprofile/sharing/lg_4.png",
                        "og:image:width": "256",
                        "twitter:card": "summary",
                        "og:site_name": "Contributions by Tomi Takana",
                        "viewport": "initial-scale=1.0, maximum-scale=1.0, minimum-scale=1.0, user-scalable=no",
                        "og:title": "Contributions by Tomi Takana",
                        "og:image:height": "256",
                        "google": "notranslate",
                        "og:description": "Level 4 Local Guide | 267 Points"
                    }
                ],
                "place": [
                    {
                        "image": "https://maps.gstatic.com/tactile/geoprofile/sharing/lg_4.png",
                        "name": "Contributions by Tomi Takana",
                        "description": "Level 4 Local Guide | 267 Points"
                    }
                ],
                "cse_image": [
                    {
                        "src": "https://maps.gstatic.com/tactile/geoprofile/sharing/lg_4.png"
                    }
                ]
            }
        },
        {
            "kind": "customsearch#result",
            "title": "US6121159A - Polymeric dielectric layers having low dielectric ...",
            "htmlTitle": "US6121159A - Polymeric dielectric layers having low dielectric ...",
            "link": "http://www.google.com/patents/US6121159",
            "displayLink": "www.google.com",
            "snippet": "US5872064A * 1996-02-29 1999-02-16 Intel Corporation DSAD process for deposition of inter layer dielectric. US5877080A * 1996-02-09 1999-03-02 Matsushita ...",
            "htmlSnippet": "US5872064A * 1996-02-29 1999-02-16 Intel Corporation <b>DSAD</b> process for deposition of inter layer dielectric. US5877080A * 1996-02-09 1999-03-02 Matsushita&nbsp;...",
            "formattedUrl": "www.google.com/patents/US6121159",
            "htmlFormattedUrl": "www.google.com/patents/US6121159",
            "pagemap": {
                "metatags": [
                    {
                        "referrer": "origin-when-crossorigin",
                        "citation_patent_application_number": "US:08/879,100",
                        "citation_patent_number": "US:6121159",
                        "dc.description": "A thermally stable inter-metal dielectric for interlayer dielectric material has enhanced adhesiveness by introduction of an adhesive material. The adhesive material may reside only at the interface of the inter-metal dielectric or interlayer dielectric with adjacent metalization and polysilicon layers. A disclosed thermally stable intermetal dielectric is a fluorinated polymer such as polyfluoropyreline. A disclosed adhesive material is a highly polar material such as a thiofluorocarbon. These materials may be deposited by chemical vapor deposition by first activating fluoropyreline monomer and di(thiodifluoromethane) in a heated activation chamber to convert them to a form suitably reactive to form a polymeric dielectric on a wafer surface.",
                        "dc.type": "patent",
                        "citation_reference": "\"Microprocessors Crossed Lines,\" Mar. 29, 1997, The Economist, pp. 88-89.",
                        "viewport": "width=device-width, initial-scale=1",
                        "dc.relation": "EP:0186481:A2",
                        "dc.title": "Polymeric dielectric layers having low dielectric constants and improved adhesion to metal lines",
                        "citation_pdf_url": "https://patentimages.storage.googleapis.com/ee/3d/99/fc0cb307e2cd10/US6121159.pdf",
                        "dc.date": "1997-06-19",
                        "dc.contributor": "Nicholas F. Pasch"
                    }
                ]
            }
        },
        {
            "kind": "customsearch#result",
            "title": "CN104488271A - 一种基于p帧的多假设运动补偿方法- Google Patents",
            "htmlTitle": "CN104488271A - 一种基于p帧的多假设运动补偿方法- Google Patents",
            "link": "https://www.google.com/patents/CN104488271A",
            "displayLink": "www.google.com",
            "snippet": "其中， MVL2pred是MVL2的预测值， R (MVL2_MVL2pred)表示编码运动矢量残差的比特数， λ sad 为R(MVL2-MVL2pred)的一个权重系数， Dsad(S,MVL2,MVLl)表示当前图像块S 与 ...",
            "htmlSnippet": "其中， MVL2pred是MVL2的预测值， R (MVL2_MVL2pred)表示编码运动矢量残差的比特数， λ sad 为R(MVL2-MVL2pred)的一个权重系数， <b>Dsad</b>(S,MVL2,MVLl)表示当前图像块S 与&nbsp;...",
            "formattedUrl": "https://www.google.com/patents/CN104488271A",
            "htmlFormattedUrl": "https://www.google.com/patents/CN104488271A",
            "pagemap": {
                "metatags": [
                    {
                        "referrer": "origin-when-crossorigin",
                        "citation_patent_application_number": "CN:201380003167.7A",
                        "dc.description": "一种基于P帧的多假设运动补偿方法，包括：以当前图像块的相邻已编码图像块作为参考图像块，利用参考图像块的运动矢量获得当前图像块的第一运动矢量，所述第一运动矢量指向第一预测块；以所述第一运动矢量为参考值，对当前图像块进行联合运动估计获得当前图像块的第二运动矢量，所述第二运动矢量指向第二预测块；对所述第一预测块和所述第二预测块进行加权平均，获得当前图像块的最终预测块。该方法可以使当前图像块获得的预测块的准确性更高，且不会增大码流码率。",
                        "citation_patent_publication_number": "CN:104488271:A",
                        "dc.type": "patent",
                        "viewport": "width=device-width, initial-scale=1",
                        "dc.relation": "US:20060280253:A1",
                        "dc.title": "一种基于p帧的多假设运动补偿方法",
                        "citation_pdf_url": "https://patentimages.storage.googleapis.com/65/4e/6d/8653ec40b6d9e4/CN104488271A.pdf",
                        "dc.date": "2013-07-26",
                        "dc.contributor": "王荣刚"
                    }
                ]
            }
        },
        {
            "kind": "customsearch#result",
            "title": "US7755197B2 - UV blocking and crack protecting passivation layer ...",
            "htmlTitle": "US7755197B2 - UV blocking and crack protecting passivation layer ...",
            "link": "http://www.google.com/patents/US7755197",
            "displayLink": "www.google.com",
            "snippet": "US5872064A 1996-02-29 1999-02-16 Intel Corporation DSAD process for deposition of inter layer dielectric. US6013579A * 1998-08-07 2000-01-11 United ...",
            "htmlSnippet": "US5872064A 1996-02-29 1999-02-16 Intel Corporation <b>DSAD</b> process for deposition of inter layer dielectric. US6013579A * 1998-08-07 2000-01-11 United&nbsp;...",
            "formattedUrl": "www.google.com/patents/US7755197",
            "htmlFormattedUrl": "www.google.com/patents/US7755197",
            "pagemap": {
                "metatags": [
                    {
                        "referrer": "origin-when-crossorigin",
                        "citation_patent_application_number": "US:11/352,169",
                        "citation_patent_number": "US:7755197",
                        "dc.description": "A semiconductor device comprises a substrate, a patterned metal conductor layer over the substrate, and a passivation layer. The passivation layer may comprise a UV blocking, protection layer, over at least a portion of the substrate and patterned metal conductor layers, and a separation layer between the patterned metal conductor layer and the UV protection layer. The passivation layer may also comprise a gap-filling, hydrogen-blocking layer over the substrate, the patterned metal conductor layer and any UV protection layer.",
                        "dc.type": "patent",
                        "viewport": "width=device-width, initial-scale=1",
                        "dc.relation": "US:5057897",
                        "dc.title": "UV blocking and crack protecting passivation layer",
                        "citation_pdf_url": "https://patentimages.storage.googleapis.com/65/13/99/cf4cd4b6d8298c/US7755197.pdf",
                        "dc.date": "2006-02-10",
                        "dc.contributor": "Lee Jen Chen"
                    }
                ]
            }
        },
        {
            "kind": "customsearch#result",
            "title": "US20020185337A1 - Semiconductor device with non-volatile ...",
            "htmlTitle": "US20020185337A1 - Semiconductor device with non-volatile ...",
            "link": "https://www.google.com/patents/US20020185337",
            "displayLink": "www.google.com",
            "snippet": "... specified by the DSAD and DEAD of the FLASH copy area A in the DRAM. ... the correspondence between the address ranges (FSAD→DSAD and FEAD→DEAD).",
            "htmlSnippet": "... specified by the <b>DSAD</b> and DEAD of the FLASH copy area A in the DRAM. ... the correspondence between the address ranges (FSAD→<b>DSAD</b> and FEAD→DEAD).",
            "formattedUrl": "https://www.google.com/patents/US20020185337",
            "htmlFormattedUrl": "https://www.google.com/patents/US20020185337",
            "pagemap": {
                "metatags": [
                    {
                        "referrer": "origin-when-crossorigin",
                        "citation_patent_application_number": "US:10/164,905",
                        "dc.description": "A semiconductor device including a large capacity non-volatile memory and at least one random access memory, said the access time of said device being matched to the access time of each random access memory. The semiconductor memory device is comprised of: a non-volatile memory FLASH having a first reading time; a random access memory DRAM having a second reading time which is more than 100 times shorter than the first reading time; a circuit that includes a control circuit connected to both the FLASH and the DRAM and enabled to control accesses to those FLASH and DRAM; and a plurality of I/O terminals connected to the circuit. As a result, FLASH data is transferred to the DRAM before the DRAM is accessed, thereby matching the access time between the FLASH and the DRAM. Data is written back from the DRAM to the FLASH as needed, thereby keeping data matched between the FLASH and the DRAM and storing the data.",
                        "citation_patent_publication_number": "US:20020185337:A1",
                        "dc.type": "patent",
                        "viewport": "width=device-width, initial-scale=1",
                        "dc.relation": "US:5650976",
                        "dc.title": "Semiconductor device with non-volatile memory and random access memory",
                        "citation_pdf_url": "https://patentimages.storage.googleapis.com/33/6f/24/0285c810d6dfa7/US20020185337A1.pdf",
                        "dc.date": "2002-06-10",
                        "dc.contributor": "Seiji Miura"
                    }
                ]
            }
        },
        {
            "kind": "customsearch#result",
            "title": "US6211040B1 - Two-step, low argon, HDP CVD oxide deposition ...",
            "htmlTitle": "US6211040B1 - Two-step, low argon, HDP CVD oxide deposition ...",
            "link": "https://www.google.com/patents/US6211040",
            "displayLink": "www.google.com",
            "snippet": "US5872064A 1999-02-16 DSAD process for deposition of inter layer dielectric. US6022802A 2000-02-08 Low dielectric constant intermetal dielectric (IMD) by ...",
            "htmlSnippet": "US5872064A 1999-02-16 <b>DSAD</b> process for deposition of inter layer dielectric. US6022802A 2000-02-08 Low dielectric constant intermetal dielectric (IMD) by&nbsp;...",
            "formattedUrl": "https://www.google.com/patents/US6211040",
            "htmlFormattedUrl": "https://www.google.com/patents/US6211040",
            "pagemap": {
                "metatags": [
                    {
                        "referrer": "origin-when-crossorigin",
                        "citation_patent_application_number": "US:09/398,285",
                        "citation_patent_number": "US:6211040",
                        "dc.description": "A method for depositing silicon dioxide between features has been achieved. The method may be applied intermetal dielectrics, interlevel dielectric, or shallow trench isolations. This method prevents dielectric voids, corner clipping, and plasma induced damage in very small feature applications. Features, such as conductive traces, are provided overlying a semiconductor substrate where the spaces between the features form gaps. A silicon dioxide liner layer is deposited overlying the features and lining the gaps, yet leaving the gaps open. The silicon dioxide liner layer depositing step is by high density plasma, chemical vapor deposition (HDP CVD) using a gas mixture comprising silane, oxygen, and argon. The argon gas pressure, chamber pressure, and the sputter rf energy are kept low. A silicon dioxide gap filling layer is deposited overlying the silicon dioxide liner layer to fill the gaps, and the integrated circuit device is completed. The silicon dioxide gap filling layer depositing step is by high densi",
                        "dc.type": "patent",
                        "viewport": "width=device-width, initial-scale=1",
                        "dc.relation": "US:5494854",
                        "dc.title": "Two-step, low argon, HDP CVD oxide deposition process",
                        "citation_pdf_url": "https://patentimages.storage.googleapis.com/1d/5e/0c/465b90e1d3b419/US6211040.pdf",
                        "dc.date": "1999-09-20",
                        "dc.contributor": "Huang Liu"
                    }
                ]
            }
        },
        {
            "kind": "customsearch#result",
            "title": "US6982223B2 - Method of manufacturing a semiconductor device ...",
            "htmlTitle": "US6982223B2 - Method of manufacturing a semiconductor device ...",
            "link": "https://www.google.com/patents/US6982223",
            "displayLink": "www.google.com",
            "snippet": "US5872064A * 1996-02-29 1999-02-16 Intel Corporation DSAD process for deposition of inter layer dielectric. KR19990024553A 1997-09-04 1999-04-06 구본준 ...",
            "htmlSnippet": "US5872064A * 1996-02-29 1999-02-16 Intel Corporation <b>DSAD</b> process for deposition of inter layer dielectric. KR19990024553A 1997-09-04 1999-04-06 구본준&nbsp;...",
            "formattedUrl": "https://www.google.com/patents/US6982223",
            "htmlFormattedUrl": "https://www.google.com/patents/US6982223",
            "pagemap": {
                "cse_thumbnail": [
                    {
                        "src": "https://encrypted-tbn1.gstatic.com/images?q=tbn:ANd9GcT430FQJaL8krQ6ThRBUzNyD-bLThrpJuNXWyp86waKLaClJlyiMKblQQ",
                        "width": "135",
                        "height": "120"
                    }
                ],
                "metatags": [
                    {
                        "referrer": "origin-when-crossorigin",
                        "citation_patent_application_number": "US:10/413,944",
                        "citation_patent_number": "US:6982223",
                        "dc.description": "A method of manufacturing a semiconductor device by which a generation of a void is prevented after depositing an interlayer dielectric material. First, a plurality of conductive patterns are formed on a substrate and then, a capping insulation layer is formed on the conductive patterns. The capping insulation layer is treated with plasma, and an interlayer dielectric material is deposited on the plasma treated capping insulation layer. The dependency of the interlayer dielectric on the type of material and form of an underlying layer is reduced to improve a gap-filling characteristic, especially for a gap having a high aspect ratio. An improved gap-filling characteristic is accomplished and the formation of all or substantially all of the voids from forming in a gap is prevented even though an interlayer dielectric is deposited under a conventional deposition conditions.",
                        "dc.type": "patent",
                        "viewport": "width=device-width, initial-scale=1",
                        "dc.relation": "US:5652187",
                        "dc.title": "Method of manufacturing a semiconductor device",
                        "citation_pdf_url": "https://patentimages.storage.googleapis.com/b0/dd/d6/0cce6c8c658748/US6982223.pdf",
                        "dc.date": "2003-04-15",
                        "dc.contributor": "Ju-Wan Kim"
                    }
                ],
                "cse_image": [
                    {
                        "src": "https://patentimages.storage.googleapis.com/thumbnails/US6982223B2/US06982223-20060103-D00002.png"
                    }
                ]
            }
        }
    ]
}