
*** Running vivado
    with args -log design_1_FFT_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FFT_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_FFT_0_0.tcl -notrace
Command: synth_design -top design_1_FFT_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 398.125 ; gain = 96.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_FFT_0_0' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_FFT_0_0/synth/design_1_FFT_0_0.vhd:73]
INFO: [Synth 8-3491] module 'FFT' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:12' bound to instance 'U0' of component 'FFT' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_FFT_0_0/synth/design_1_FFT_0_0.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FFT' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:94]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:97]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:211]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:239]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:243]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:246]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:248]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:250]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:252]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:254]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:256]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:260]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'xin_M_real_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:328]
INFO: [Synth 8-638] synthesizing module 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:91]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V_ram' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:13' bound to instance 'FFT_xin_M_real_V_ram_U' of component 'FFT_xin_M_real_V_ram' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:105]
INFO: [Synth 8-638] synthesizing module 'FFT_xin_M_real_V_ram' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FFT_xin_M_real_V_ram' (1#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'FFT_xin_M_real_V' (2#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:91]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'xin_M_imag_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:342]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_rev_32' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_rev_32.vhd:75' bound to instance 'rev_32_U' of component 'FFT_rev_32' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:356]
INFO: [Synth 8-638] synthesizing module 'FFT_rev_32' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_rev_32.vhd:88]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_rev_32_rom' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_rev_32.vhd:12' bound to instance 'FFT_rev_32_rom_U' of component 'FFT_rev_32_rom' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_rev_32.vhd:100]
INFO: [Synth 8-638] synthesizing module 'FFT_rev_32_rom' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_rev_32.vhd:27]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_rev_32.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'FFT_rev_32_rom' (3#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_rev_32.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'FFT_rev_32' (4#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_rev_32.vhd:88]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'data_OUT0_M_real_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:368]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'data_OUT0_M_imag_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:382]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'data_OUT1_M_real_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:396]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'data_OUT1_M_imag_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:410]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'data_OUT2_M_real_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:424]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'data_OUT2_M_imag_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:438]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'data_OUT3_M_real_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:452]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'data_OUT3_M_imag_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:466]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'data_OUT4_M_real_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:480]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'data_OUT4_M_imag_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:494]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'xout_M_real_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:508]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FFT_xin_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_xin_M_real_V.vhd:76' bound to instance 'xout_M_imag_V_U' of component 'FFT_xin_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:522]
INFO: [Synth 8-3491] module 'FFT0' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:12' bound to instance 'grp_FFT0_fu_262' of component 'FFT0' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:536]
INFO: [Synth 8-638] synthesizing module 'FFT0' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:100]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:106]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:123]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FFT0_W_M_real_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_real_V.vhd:72' bound to instance 'W_M_real_V_U' of component 'FFT0_W_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:232]
INFO: [Synth 8-638] synthesizing module 'FFT0_W_M_real_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_real_V.vhd:85]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FFT0_W_M_real_V_rom' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_real_V.vhd:12' bound to instance 'FFT0_W_M_real_V_rom_U' of component 'FFT0_W_M_real_V_rom' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_real_V.vhd:97]
INFO: [Synth 8-638] synthesizing module 'FFT0_W_M_real_V_rom' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_real_V.vhd:27]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_real_V.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'FFT0_W_M_real_V_rom' (5#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_real_V.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'FFT0_W_M_real_V' (6#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_real_V.vhd:85]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FFT0_W_M_imag_V' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_imag_V.vhd:72' bound to instance 'W_M_imag_V_U' of component 'FFT0_W_M_imag_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:244]
INFO: [Synth 8-638] synthesizing module 'FFT0_W_M_imag_V' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_imag_V.vhd:85]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FFT0_W_M_imag_V_rom' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_imag_V.vhd:12' bound to instance 'FFT0_W_M_imag_V_rom_U' of component 'FFT0_W_M_imag_V_rom' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_imag_V.vhd:97]
INFO: [Synth 8-638] synthesizing module 'FFT0_W_M_imag_V_rom' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_imag_V.vhd:27]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_imag_V.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'FFT0_W_M_imag_V_rom' (7#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_imag_V.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'FFT0_W_M_imag_V' (8#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_imag_V.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'FFT_mul_mul_16s_1bkb' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mul_mul_16s_1bkb.vhd:32' bound to instance 'FFT_mul_mul_16s_1bkb_U1' of component 'FFT_mul_mul_16s_1bkb' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:256]
INFO: [Synth 8-638] synthesizing module 'FFT_mul_mul_16s_1bkb' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mul_mul_16s_1bkb.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'FFT_mul_mul_16s_1bkb_DSP48_0' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mul_mul_16s_1bkb.vhd:6' bound to instance 'FFT_mul_mul_16s_1bkb_DSP48_0_U' of component 'FFT_mul_mul_16s_1bkb_DSP48_0' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mul_mul_16s_1bkb.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FFT_mul_mul_16s_1bkb_DSP48_0' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mul_mul_16s_1bkb.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'FFT_mul_mul_16s_1bkb_DSP48_0' (9#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mul_mul_16s_1bkb.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'FFT_mul_mul_16s_1bkb' (10#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mul_mul_16s_1bkb.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'FFT_mul_mul_16s_1bkb' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mul_mul_16s_1bkb.vhd:32' bound to instance 'FFT_mul_mul_16s_1bkb_U2' of component 'FFT_mul_mul_16s_1bkb' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:268]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'FFT_mac_mulsub_16cud' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_mulsub_16cud.vhd:42' bound to instance 'FFT_mac_mulsub_16cud_U3' of component 'FFT_mac_mulsub_16cud' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'FFT_mac_mulsub_16cud' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_mulsub_16cud.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'FFT_mac_mulsub_16cud_DSP48_1' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_mulsub_16cud.vhd:12' bound to instance 'FFT_mac_mulsub_16cud_DSP48_1_U' of component 'FFT_mac_mulsub_16cud_DSP48_1' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_mulsub_16cud.vhd:69]
INFO: [Synth 8-638] synthesizing module 'FFT_mac_mulsub_16cud_DSP48_1' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_mulsub_16cud.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'FFT_mac_mulsub_16cud_DSP48_1' (11#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_mulsub_16cud.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'FFT_mac_mulsub_16cud' (12#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_mulsub_16cud.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'FFT_mac_muladd_9sdEe' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_muladd_9sdEe.vhd:42' bound to instance 'FFT_mac_muladd_9sdEe_U4' of component 'FFT_mac_muladd_9sdEe' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:294]
INFO: [Synth 8-638] synthesizing module 'FFT_mac_muladd_9sdEe' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_muladd_9sdEe.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'FFT_mac_muladd_9sdEe_DSP48_2' declared at 'd:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_muladd_9sdEe.vhd:12' bound to instance 'FFT_mac_muladd_9sdEe_DSP48_2_U' of component 'FFT_mac_muladd_9sdEe_DSP48_2' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_muladd_9sdEe.vhd:69]
INFO: [Synth 8-638] synthesizing module 'FFT_mac_muladd_9sdEe_DSP48_2' [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_muladd_9sdEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'FFT_mac_muladd_9sdEe_DSP48_2' (13#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_muladd_9sdEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'FFT_mac_muladd_9sdEe' (14#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT_mac_muladd_9sdEe.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'FFT0' (15#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FFT' (16#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'design_1_FFT_0_0' (17#1) [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_FFT_0_0/synth/design_1_FFT_0_0.vhd:73]
WARNING: [Synth 8-3331] design FFT0_W_M_imag_V has unconnected port reset
WARNING: [Synth 8-3331] design FFT0_W_M_real_V has unconnected port reset
WARNING: [Synth 8-3331] design FFT0 has unconnected port pass_check[5]
WARNING: [Synth 8-3331] design FFT_xin_M_real_V has unconnected port reset
WARNING: [Synth 8-3331] design FFT_rev_32 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 454.309 ; gain = 152.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 454.309 ; gain = 152.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 454.309 ; gain = 152.438
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_FFT_0_0/constraints/FFT_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_FFT_0_0/constraints/FFT_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/1_EE5332/assignment_2/fft32/fft32.runs/design_1_FFT_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/1_EE5332/assignment_2/fft32/fft32.runs/design_1_FFT_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.235 . Memory (MB): peak = 798.293 ; gain = 1.465
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:01:34 . Memory (MB): peak = 798.293 ; gain = 496.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:01:35 . Memory (MB): peak = 798.293 ; gain = 496.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/1_EE5332/assignment_2/fft32/fft32.runs/design_1_FFT_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:01:35 . Memory (MB): peak = 798.293 ; gain = 496.422
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_543_reg' and it is trimmed from '64' to '5' bits. [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:411]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_497_reg' and it is trimmed from '64' to '5' bits. [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:401]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_528_reg' and it is trimmed from '24' to '16' bits. [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:412]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_523_reg' and it is trimmed from '24' to '16' bits. [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:410]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_259_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_375_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_352_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_IN_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_OUT_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_375_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_352_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_IN_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_OUT_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_FFT0_fu_262_FFT_stage" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_IN_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_IN_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_OUT_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_OUT_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:01:36 . Memory (MB): peak = 798.293 ; gain = 496.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 18    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 17    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 16    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FFT_xin_M_real_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module FFT_rev_32_rom 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module FFT0_W_M_real_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FFT0_W_M_imag_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module FFT0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 10    
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_FFT0_fu_262/Ulimit_reg_471_reg' and it is trimmed from '32' to '5' bits. [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:372]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element grp_FFT0_fu_262/tmp_i_i_cast_reg_538_reg was removed.  [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:305]
WARNING: [Synth 8-6014] Unused sequential element grp_FFT0_fu_262/tmp1_i_i_cast_reg_533_reg was removed.  [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:291]
WARNING: [Synth 8-6014] Unused sequential element grp_FFT0_fu_262/p_r_M_imag_V_reg_518_reg was removed.  [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:399]
WARNING: [Synth 8-6014] Unused sequential element grp_FFT0_fu_262/tmp_1_reg_523_reg was removed.  [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:410]
WARNING: [Synth 8-6014] Unused sequential element grp_FFT0_fu_262/p_r_M_real_V_reg_513_reg was removed.  [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:400]
WARNING: [Synth 8-6014] Unused sequential element grp_FFT0_fu_262/W_M_real_V_U/FFT0_W_M_real_V_rom_U/q0_reg was removed.  [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_real_V.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element grp_FFT0_fu_262/W_M_imag_V_U/FFT0_W_M_imag_V_rom_U/q0_reg was removed.  [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0_W_M_imag_V.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element grp_FFT0_fu_262/tmp_9_reg_528_reg was removed.  [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ipshared/45c2/hdl/vhdl/FFT0.vhd:412]
DSP Report: Generating DSP grp_FFT0_fu_262/tmp1_i_i_cast_reg_533_reg, operation Mode is: (A*B'')'.
DSP Report: register grp_FFT0_fu_262/W_M_real_V_U/FFT0_W_M_real_V_rom_U/q0_reg is absorbed into DSP grp_FFT0_fu_262/tmp1_i_i_cast_reg_533_reg.
DSP Report: register grp_FFT0_fu_262/p_r_M_real_V_reg_513_reg is absorbed into DSP grp_FFT0_fu_262/tmp1_i_i_cast_reg_533_reg.
DSP Report: register grp_FFT0_fu_262/tmp1_i_i_cast_reg_533_reg is absorbed into DSP grp_FFT0_fu_262/tmp1_i_i_cast_reg_533_reg.
DSP Report: operator grp_FFT0_fu_262/FFT_mul_mul_16s_1bkb_U1/FFT_mul_mul_16s_1bkb_DSP48_0_U/p_cvt is absorbed into DSP grp_FFT0_fu_262/tmp1_i_i_cast_reg_533_reg.
DSP Report: Generating DSP grp_FFT0_fu_262/tmp_i_i_cast_reg_538_reg, operation Mode is: (A*B'')'.
DSP Report: register grp_FFT0_fu_262/W_M_real_V_U/FFT0_W_M_real_V_rom_U/q0_reg is absorbed into DSP grp_FFT0_fu_262/tmp_i_i_cast_reg_538_reg.
DSP Report: register grp_FFT0_fu_262/p_r_M_real_V_reg_513_reg is absorbed into DSP grp_FFT0_fu_262/tmp_i_i_cast_reg_538_reg.
DSP Report: register grp_FFT0_fu_262/tmp_i_i_cast_reg_538_reg is absorbed into DSP grp_FFT0_fu_262/tmp_i_i_cast_reg_538_reg.
DSP Report: operator grp_FFT0_fu_262/FFT_mul_mul_16s_1bkb_U2/FFT_mul_mul_16s_1bkb_DSP48_0_U/p_cvt is absorbed into DSP grp_FFT0_fu_262/tmp_i_i_cast_reg_538_reg.
DSP Report: Generating DSP grp_FFT0_fu_262/FFT_mac_muladd_9sdEe_U4/FFT_mac_muladd_9sdEe_DSP48_2_U/p, operation Mode is: PCIN+A2*B''.
DSP Report: register grp_FFT0_fu_262/W_M_imag_V_U/FFT0_W_M_imag_V_rom_U/q0_reg is absorbed into DSP grp_FFT0_fu_262/FFT_mac_muladd_9sdEe_U4/FFT_mac_muladd_9sdEe_DSP48_2_U/p.
DSP Report: register grp_FFT0_fu_262/p_r_M_imag_V_reg_518_reg is absorbed into DSP grp_FFT0_fu_262/FFT_mac_muladd_9sdEe_U4/FFT_mac_muladd_9sdEe_DSP48_2_U/p.
DSP Report: register grp_FFT0_fu_262/tmp_1_reg_523_reg is absorbed into DSP grp_FFT0_fu_262/FFT_mac_muladd_9sdEe_U4/FFT_mac_muladd_9sdEe_DSP48_2_U/p.
DSP Report: operator grp_FFT0_fu_262/FFT_mac_muladd_9sdEe_U4/FFT_mac_muladd_9sdEe_DSP48_2_U/p is absorbed into DSP grp_FFT0_fu_262/FFT_mac_muladd_9sdEe_U4/FFT_mac_muladd_9sdEe_DSP48_2_U/p.
DSP Report: operator grp_FFT0_fu_262/FFT_mac_muladd_9sdEe_U4/FFT_mac_muladd_9sdEe_DSP48_2_U/m is absorbed into DSP grp_FFT0_fu_262/FFT_mac_muladd_9sdEe_U4/FFT_mac_muladd_9sdEe_DSP48_2_U/p.
DSP Report: Generating DSP grp_FFT0_fu_262/FFT_mac_mulsub_16cud_U3/FFT_mac_mulsub_16cud_DSP48_1_U/p, operation Mode is: PCIN-A2*B''.
DSP Report: register grp_FFT0_fu_262/W_M_imag_V_U/FFT0_W_M_imag_V_rom_U/q0_reg is absorbed into DSP grp_FFT0_fu_262/FFT_mac_mulsub_16cud_U3/FFT_mac_mulsub_16cud_DSP48_1_U/p.
DSP Report: register grp_FFT0_fu_262/tmp_9_reg_528_reg is absorbed into DSP grp_FFT0_fu_262/FFT_mac_mulsub_16cud_U3/FFT_mac_mulsub_16cud_DSP48_1_U/p.
DSP Report: register grp_FFT0_fu_262/p_r_M_imag_V_reg_518_reg is absorbed into DSP grp_FFT0_fu_262/FFT_mac_mulsub_16cud_U3/FFT_mac_mulsub_16cud_DSP48_1_U/p.
DSP Report: operator grp_FFT0_fu_262/FFT_mac_mulsub_16cud_U3/FFT_mac_mulsub_16cud_DSP48_1_U/p is absorbed into DSP grp_FFT0_fu_262/FFT_mac_mulsub_16cud_U3/FFT_mac_mulsub_16cud_DSP48_1_U/p.
DSP Report: operator grp_FFT0_fu_262/FFT_mac_mulsub_16cud_U3/FFT_mac_mulsub_16cud_DSP48_1_U/m is absorbed into DSP grp_FFT0_fu_262/FFT_mac_mulsub_16cud_U3/FFT_mac_mulsub_16cud_DSP48_1_U/p.
INFO: [Synth 8-3886] merging instance 'U0/grp_FFT0_fu_262/pass_shift_cast_reg_438_reg[3]' (FDE) to 'U0/grp_FFT0_fu_262/index_shift_cast_reg_443_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_FFT0_fu_262/FFT_stage_cast1_reg_448_reg[5]' (FDE) to 'U0/grp_FFT0_fu_262/index_shift_cast_reg_443_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_FFT0_fu_262/index_shift_cast_reg_443_reg[3] )
WARNING: [Synth 8-3332] Sequential element (tmp_i_reg_418_reg[5]) is unused and will be removed from module FFT.
WARNING: [Synth 8-3332] Sequential element (grp_FFT0_fu_262/index_shift_cast_reg_443_reg[3]) is unused and will be removed from module FFT.
INFO: [Synth 8-3886] merging instance 'U0/grp_FFT0_fu_262/tmp_cast_11_reg_458_reg[3]' (FDE) to 'U0/grp_FFT0_fu_262/FFT_stage_cast1_reg_448_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_FFT0_fu_262/tmp_cast_11_reg_458_reg[4]' (FDE) to 'U0/grp_FFT0_fu_262/tmp_cast_reg_453_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_FFT0_fu_262/tmp_cast_reg_453_reg[2]' (FDE) to 'U0/grp_FFT0_fu_262/pass_shift_cast_reg_438_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_FFT0_fu_262/tmp_cast_reg_453_reg[4] )
INFO: [Synth 8-3886] merging instance 'U0/grp_FFT0_fu_262/pass_shift_cast_reg_438_reg[1]' (FDE) to 'U0/grp_FFT0_fu_262/index_shift_cast_reg_443_reg[1]'
WARNING: [Synth 8-3332] Sequential element (grp_FFT0_fu_262/tmp_cast_reg_453_reg[4]) is unused and will be removed from module FFT.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:42 . Memory (MB): peak = 798.293 ; gain = 496.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+------------+---------------+----------------+
|Module Name         | RTL Object | Depth x Width | Implemented As | 
+--------------------+------------+---------------+----------------+
|FFT_rev_32_rom      | p_0_out    | 32x5          | LUT            | 
|FFT0_W_M_real_V_rom | p_0_out    | 16x10         | LUT            | 
|FFT0_W_M_imag_V_rom | p_0_out    | 16x9          | LUT            | 
|FFT                 | p_0_out    | 32x5          | LUT            | 
+--------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                          | Inference      | Size (Depth x Width) | Primitives      | 
+------------+-----------------------------------------------------+----------------+----------------------+-----------------+
|U0          | data_OUT4_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT3_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT2_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT1_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | xin_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg       | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT0_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT4_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT3_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT2_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT1_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | xin_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg       | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT0_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | xout_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg      | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | xout_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg      | User Attribute | 32 x 16              | RAM32X1S x 16   | 
+------------+-----------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FFT         | (A*B'')'    | 16     | 10     | -      | -      | 26     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|FFT         | (A*B'')'    | 16     | 10     | -      | -      | 26     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|FFT         | PCIN+A2*B'' | 16     | 9      | -      | -      | 24     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|FFT         | PCIN-A2*B'' | 16     | 9      | -      | -      | 24     | 1    | 2    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:02:02 . Memory (MB): peak = 830.988 ; gain = 529.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:02:06 . Memory (MB): peak = 902.352 ; gain = 600.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                          | Inference      | Size (Depth x Width) | Primitives      | 
+------------+-----------------------------------------------------+----------------+----------------------+-----------------+
|U0          | data_OUT4_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT3_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT2_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT1_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | xin_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg       | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT0_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT4_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT3_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT2_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT1_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | xin_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg       | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | data_OUT0_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | xout_M_real_V_U/FFT_xin_M_real_V_ram_U/ram_reg      | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|U0          | xout_M_imag_V_U/FFT_xin_M_real_V_ram_U/ram_reg      | User Attribute | 32 x 16              | RAM32X1S x 16   | 
+------------+-----------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/grp_FFT0_fu_262/tmp_cast_reg_453_reg[3]' (FDE) to 'U0/grp_FFT0_fu_262/FFT_stage_cast1_reg_448_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_FFT0_fu_262/index_shift_cast_reg_443_reg[2]' (FDE) to 'U0/grp_FFT0_fu_262/FFT_stage_cast1_reg_448_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:02:08 . Memory (MB): peak = 903.363 ; gain = 601.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:02:10 . Memory (MB): peak = 903.363 ; gain = 601.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:02:10 . Memory (MB): peak = 903.363 ; gain = 601.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:02:10 . Memory (MB): peak = 903.363 ; gain = 601.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:02:10 . Memory (MB): peak = 903.363 ; gain = 601.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:02:10 . Memory (MB): peak = 903.363 ; gain = 601.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:02:10 . Memory (MB): peak = 903.363 ; gain = 601.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    40|
|2     |DSP48E1_1 |     2|
|3     |DSP48E1_2 |     2|
|4     |LUT1      |     7|
|5     |LUT2      |    68|
|6     |LUT3      |   177|
|7     |LUT4      |    38|
|8     |LUT5      |    97|
|9     |LUT6      |   289|
|10    |RAM32X1S  |   224|
|11    |FDRE      |   628|
|12    |FDSE      |     2|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------------+------+
|      |Instance                               |Module                       |Cells |
+------+---------------------------------------+-----------------------------+------+
|1     |top                                    |                             |  1574|
|2     |  U0                                   |FFT                          |  1574|
|3     |    data_OUT0_M_imag_V_U               |FFT_xin_M_real_V             |    44|
|4     |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram_25      |    44|
|5     |    data_OUT0_M_real_V_U               |FFT_xin_M_real_V_0           |    51|
|6     |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram_24      |    51|
|7     |    data_OUT1_M_imag_V_U               |FFT_xin_M_real_V_1           |    55|
|8     |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram_23      |    55|
|9     |    data_OUT1_M_real_V_U               |FFT_xin_M_real_V_2           |    66|
|10    |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram_22      |    66|
|11    |    data_OUT2_M_imag_V_U               |FFT_xin_M_real_V_3           |    37|
|12    |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram_21      |    37|
|13    |    data_OUT2_M_real_V_U               |FFT_xin_M_real_V_4           |    33|
|14    |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram_20      |    33|
|15    |    data_OUT3_M_imag_V_U               |FFT_xin_M_real_V_5           |    51|
|16    |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram_19      |    51|
|17    |    data_OUT3_M_real_V_U               |FFT_xin_M_real_V_6           |    38|
|18    |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram_18      |    38|
|19    |    data_OUT4_M_imag_V_U               |FFT_xin_M_real_V_7           |    33|
|20    |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram_17      |    33|
|21    |    data_OUT4_M_real_V_U               |FFT_xin_M_real_V_8           |    33|
|22    |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram_16      |    33|
|23    |    grp_FFT0_fu_262                    |FFT0                         |   622|
|24    |      FFT_mac_muladd_9sdEe_U4          |FFT_mac_muladd_9sdEe         |     7|
|25    |        FFT_mac_muladd_9sdEe_DSP48_2_U |FFT_mac_muladd_9sdEe_DSP48_2 |     7|
|26    |      FFT_mac_mulsub_16cud_U3          |FFT_mac_mulsub_16cud         |    19|
|27    |        FFT_mac_mulsub_16cud_DSP48_1_U |FFT_mac_mulsub_16cud_DSP48_1 |    19|
|28    |    rev_32_U                           |FFT_rev_32                   |    10|
|29    |      FFT_rev_32_rom_U                 |FFT_rev_32_rom               |    10|
|30    |    xin_M_imag_V_U                     |FFT_xin_M_real_V_9           |    82|
|31    |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram_15      |    82|
|32    |    xin_M_real_V_U                     |FFT_xin_M_real_V_10          |    80|
|33    |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram_14      |    80|
|34    |    xout_M_imag_V_U                    |FFT_xin_M_real_V_11          |    32|
|35    |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram_13      |    32|
|36    |    xout_M_real_V_U                    |FFT_xin_M_real_V_12          |    32|
|37    |      FFT_xin_M_real_V_ram_U           |FFT_xin_M_real_V_ram         |    32|
+------+---------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:02:10 . Memory (MB): peak = 903.363 ; gain = 601.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:01:05 . Memory (MB): peak = 903.363 ; gain = 257.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:02:11 . Memory (MB): peak = 903.363 ; gain = 601.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 268 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 224 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 224 instances

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:02:17 . Memory (MB): peak = 903.363 ; gain = 609.566
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/1_EE5332/assignment_2/fft32/fft32.runs/design_1_FFT_0_0_synth_1/design_1_FFT_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_FFT_0_0/design_1_FFT_0_0.xci
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/1_EE5332/assignment_2/fft32/fft32.runs/design_1_FFT_0_0_synth_1/design_1_FFT_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FFT_0_0_utilization_synth.rpt -pb design_1_FFT_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 903.363 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 17 16:37:58 2020...
