`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Data Extend
// Tool Versions: Vivado 2017.4.1
// Description: Data Extension module
// 
//////////////////////////////////////////////////////////////////////////////////

//  åŠŸèƒ½è¯´æ˜
    //  å°†Cacheä¸­Loadçš„æ•°æ®æ‰©å±•æˆ32ä½?
// è¾“å…¥
    // data              cacheè¯»å‡ºçš„æ•°æ?
    // addr              å­—èŠ‚åœ°å€
    // load_type         loadçš„ç±»å?
    // ALU_func          è¿ç®—ç±»å‹
// è¾“å‡º
    // dealt_data        æ‰©å±•å®Œçš„æ•°æ®


`include "Parameters.v"

module DataExtend(
    input wire [31:0] data,
    input wire [1:0] addr,
    input wire [2:0] load_type,
    output reg [31:0] dealt_data
    );

    always@ (*) begin
        case (load_type) 
            `LB: begin
                case (addr)
                    2'b00: dealt_data = {{24{data[7]}}, data[7:0]};
                    2'b01: dealt_data = {{24{data[15]}}, data[15:8]};
                    2'b10: dealt_data = {{24{data[23]}}, data[23:16]};
                    2'b11: dealt_data = {{24{data[31]}}, data[31:24]};
                endcase
            end
            `LH: begin
                case (addr)
                    2'b00: dealt_data = {{16{data[15]}}, data[15:0]};
                    2'b10: dealt_data = {{16{data[31]}}, data[31:16]};
                endcase
            end
            `LW: dealt_data = data;
            `LHU: begin
                case (addr)
                    2'b00: dealt_data = {16'b0, data[15:0]};
                    2'b10: dealt_data = {16'b0, data[31:16]};
                endcase
            end
            `LBU: begin
                case (addr)
                    2'b00: dealt_data = {24'b0, data[7:0]};
                    2'b01: dealt_data = {24'b0, data[15:8]};
                    2'b10: dealt_data = {24'b0, data[23:16]};
                    2'b11: dealt_data = {24'b0, data[31:24]};
                endcase
            end
            default: dealt_data = 32'b0;
        endcase
    end

endmodule