Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Sun Dec 15 15:18:41 2019
| Host         : DESKTOP-1M6FA7L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MIPSMulticiclo_timing_summary_routed.rpt -pb MIPSMulticiclo_timing_summary_routed.pb -rpx MIPSMulticiclo_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPSMulticiclo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.397        0.000                      0                 2537        0.086        0.000                      0                 2537        3.000        0.000                       0                  1261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
reloj/inst/clk_in1           {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_100MHz_10MHz  {0.000 50.000}       100.000         10.000          
  clkfbout_DCM_100MHz_10MHz  {0.000 10.000}       20.000          50.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
reloj/inst/clk_in1                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_DCM_100MHz_10MHz       88.525        0.000                      0                 2517        0.086        0.000                      0                 2517       49.500        0.000                       0                  1237  
  clkfbout_DCM_100MHz_10MHz                                                                                                                                                   17.845        0.000                       0                     3  
sys_clk_pin                        7.397        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  reloj/inst/clk_in1
  To Clock:  reloj/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         reloj/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reloj/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_100MHz_10MHz
  To Clock:  clk_out1_DCM_100MHz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       88.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.525ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UC/FSM_onehot_currentState_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.316ns  (logic 3.421ns (30.231%)  route 7.895ns (69.769%))
  Logic Levels:           14  (CARRY4=7 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 97.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.564    -2.406    UC/clk_out1
    SLICE_X38Y8          FDCE                                         r  UC/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518    -1.888 f  UC/FSM_onehot_currentState_reg[5]/Q
                         net (fo=58, routed)          2.954     1.066    UC/FSM_onehot_currentState_reg_n_0_[5]
    SLICE_X47Y15         LUT3 (Prop_lut3_I2_O)        0.152     1.218 r  UC/R_signed0_carry_i_9/O
                         net (fo=60, routed)          1.461     2.679    UC/FSM_onehot_currentState_reg[15]_1
    SLICE_X47Y6          LUT5 (Prop_lut5_I2_O)        0.326     3.005 r  UC/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.005    RD/ALU_i/dout_reg[1]_0[1]
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.555 r  RD/ALU_i/R_signed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.555    RD/ALU_i/R_signed0_inferred__0/i__carry_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.669 r  RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.669    RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.783 r  RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.783    RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.897 r  RD/ALU_i/R_signed0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.897    RD/ALU_i/R_signed0_inferred__0/i__carry__2_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.011 r  RD/ALU_i/R_signed0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.011    RD/ALU_i/R_signed0_inferred__0/i__carry__3_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.125 r  RD/ALU_i/R_signed0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.125    RD/ALU_i/R_signed0_inferred__0/i__carry__4_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.364 f  RD/ALU_i/R_signed0_inferred__0/i__carry__5/O[2]
                         net (fo=2, routed)           1.406     5.770    RD/ALU_i/data0[26]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.302     6.072 r  RD/ALU_i/dout[26]_i_6__1/O
                         net (fo=1, routed)           0.436     6.508    RD/reg_IR/dout_reg[26]_2
    SLICE_X45Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.632 f  RD/reg_IR/dout[26]_i_3/O
                         net (fo=1, routed)           0.000     6.632    RD/ALU_i/dout_reg[26]
    SLICE_X45Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     6.849 f  RD/ALU_i/dout_reg[26]_i_1/O
                         net (fo=3, routed)           0.855     7.704    RD/ALU_i/FSM_onehot_currentState_reg[3][26]
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.299     8.003 f  RD/ALU_i/FSM_onehot_currentState[15]_i_8/O
                         net (fo=2, routed)           0.783     8.786    RD/ALU_i/FSM_onehot_currentState[15]_i_8_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.910 r  RD/ALU_i/FSM_onehot_currentState[15]_i_2/O
                         net (fo=1, routed)           0.000     8.910    UC/FSM_onehot_currentState_reg[15]_3[9]
    SLICE_X43Y8          FDCE                                         r  UC/FSM_onehot_currentState_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.446    97.063    UC/clk_out1
    SLICE_X43Y8          FDCE                                         r  UC/FSM_onehot_currentState_reg[15]/C
                         clock pessimism              0.493    97.556    
                         clock uncertainty           -0.149    97.407    
    SLICE_X43Y8          FDCE (Setup_fdce_C_D)        0.029    97.436    UC/FSM_onehot_currentState_reg[15]
  -------------------------------------------------------------------
                         required time                         97.436    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 88.525    

Slack (MET) :             88.551ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[6][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.983ns  (logic 0.704ns (6.410%)  route 10.279ns (93.590%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 97.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.565    -2.405    RD/reg_IR/clk_out1
    SLICE_X44Y9          FDCE                                         r  RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  RD/reg_IR/dout_reg[17]/Q
                         net (fo=90, routed)          4.415     2.466    RD/reg_IR/dout_reg[25]_0[16]
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  RD/reg_IR/bancoDeRegistros[6][31]_i_2/O
                         net (fo=1, routed)           0.494     3.084    RD/reg_IR/bancoDeRegistros[6][31]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.208 r  RD/reg_IR/bancoDeRegistros[6][31]_i_1/O
                         net (fo=32, routed)          5.370     8.578    RD/banco_registros/bancoDeRegistros_reg[6][31]_0[0]
    SLICE_X29Y10         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[6][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.445    97.062    RD/banco_registros/clk_out1
    SLICE_X29Y10         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[6][15]/C
                         clock pessimism              0.421    97.483    
                         clock uncertainty           -0.149    97.334    
    SLICE_X29Y10         FDCE (Setup_fdce_C_CE)      -0.205    97.129    RD/banco_registros/bancoDeRegistros_reg[6][15]
  -------------------------------------------------------------------
                         required time                         97.129    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                 88.551    

Slack (MET) :             88.588ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UC/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.255ns  (logic 3.248ns (28.857%)  route 8.007ns (71.143%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 97.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.564    -2.406    UC/clk_out1
    SLICE_X38Y8          FDCE                                         r  UC/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518    -1.888 f  UC/FSM_onehot_currentState_reg[5]/Q
                         net (fo=58, routed)          2.954     1.066    UC/FSM_onehot_currentState_reg_n_0_[5]
    SLICE_X47Y15         LUT3 (Prop_lut3_I2_O)        0.152     1.218 r  UC/R_signed0_carry_i_9/O
                         net (fo=60, routed)          1.546     2.764    RD/reg_IR/R_signed0_inferred__0/i__carry
    SLICE_X46Y7          LUT6 (Prop_lut6_I4_O)        0.326     3.090 r  RD/reg_IR/R_signed0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.090    RD/ALU_i/dout_reg[7][0]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.603 r  RD/ALU_i/R_signed0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.603    RD/ALU_i/R_signed0_carry__0_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.720 r  RD/ALU_i/R_signed0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.720    RD/ALU_i/R_signed0_carry__1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.837 r  RD/ALU_i/R_signed0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.837    RD/ALU_i/R_signed0_carry__2_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.954 r  RD/ALU_i/R_signed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.954    RD/ALU_i/R_signed0_carry__3_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  RD/ALU_i/R_signed0_carry__4/O[1]
                         net (fo=3, routed)           0.743     5.020    RD/ALU_i/data1[21]
    SLICE_X43Y12         LUT6 (Prop_lut6_I4_O)        0.306     5.326 r  RD/ALU_i/dout[21]_i_3/O
                         net (fo=1, routed)           0.000     5.326    RD/reg_IR/dout_reg[21]_0
    SLICE_X43Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     5.538 r  RD/reg_IR/dout_reg[21]_i_2/O
                         net (fo=2, routed)           0.988     6.526    RD/ALU_i/dout_reg[21]_0
    SLICE_X51Y12         LUT5 (Prop_lut5_I1_O)        0.299     6.825 r  RD/ALU_i/FSM_onehot_currentState[15]_i_19/O
                         net (fo=1, routed)           0.806     7.632    RD/ALU_i/FSM_onehot_currentState[15]_i_19_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.756 r  RD/ALU_i/FSM_onehot_currentState[15]_i_9/O
                         net (fo=2, routed)           0.970     8.726    RD/ALU_i/FSM_onehot_currentState[15]_i_9_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.850 r  RD/ALU_i/FSM_onehot_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     8.850    UC/FSM_onehot_currentState_reg[15]_3[0]
    SLICE_X43Y8          FDPE                                         r  UC/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.446    97.063    UC/clk_out1
    SLICE_X43Y8          FDPE                                         r  UC/FSM_onehot_currentState_reg[0]/C
                         clock pessimism              0.493    97.556    
                         clock uncertainty           -0.149    97.407    
    SLICE_X43Y8          FDPE (Setup_fdpe_C_D)        0.031    97.438    UC/FSM_onehot_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         97.438    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 88.588    

Slack (MET) :             88.883ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[6][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 0.704ns (6.613%)  route 9.941ns (93.387%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 97.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.565    -2.405    RD/reg_IR/clk_out1
    SLICE_X44Y9          FDCE                                         r  RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  RD/reg_IR/dout_reg[17]/Q
                         net (fo=90, routed)          4.415     2.466    RD/reg_IR/dout_reg[25]_0[16]
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  RD/reg_IR/bancoDeRegistros[6][31]_i_2/O
                         net (fo=1, routed)           0.494     3.084    RD/reg_IR/bancoDeRegistros[6][31]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.208 r  RD/reg_IR/bancoDeRegistros[6][31]_i_1/O
                         net (fo=32, routed)          5.032     8.240    RD/banco_registros/bancoDeRegistros_reg[6][31]_0[0]
    SLICE_X31Y15         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[6][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.439    97.056    RD/banco_registros/clk_out1
    SLICE_X31Y15         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[6][21]/C
                         clock pessimism              0.421    97.477    
                         clock uncertainty           -0.149    97.328    
    SLICE_X31Y15         FDCE (Setup_fdce_C_CE)      -0.205    97.123    RD/banco_registros/bancoDeRegistros_reg[6][21]
  -------------------------------------------------------------------
                         required time                         97.123    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                 88.883    

Slack (MET) :             88.883ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[6][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 0.704ns (6.613%)  route 9.941ns (93.387%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 97.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.565    -2.405    RD/reg_IR/clk_out1
    SLICE_X44Y9          FDCE                                         r  RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  RD/reg_IR/dout_reg[17]/Q
                         net (fo=90, routed)          4.415     2.466    RD/reg_IR/dout_reg[25]_0[16]
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  RD/reg_IR/bancoDeRegistros[6][31]_i_2/O
                         net (fo=1, routed)           0.494     3.084    RD/reg_IR/bancoDeRegistros[6][31]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.208 r  RD/reg_IR/bancoDeRegistros[6][31]_i_1/O
                         net (fo=32, routed)          5.032     8.240    RD/banco_registros/bancoDeRegistros_reg[6][31]_0[0]
    SLICE_X31Y15         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[6][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.439    97.056    RD/banco_registros/clk_out1
    SLICE_X31Y15         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[6][24]/C
                         clock pessimism              0.421    97.477    
                         clock uncertainty           -0.149    97.328    
    SLICE_X31Y15         FDCE (Setup_fdce_C_CE)      -0.205    97.123    RD/banco_registros/bancoDeRegistros_reg[6][24]
  -------------------------------------------------------------------
                         required time                         97.123    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                 88.883    

Slack (MET) :             89.012ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[20][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.587ns  (logic 1.054ns (9.955%)  route 9.533ns (90.045%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.563    -2.407    UC/clk_out1
    SLICE_X37Y10         FDCE                                         r  UC/FSM_onehot_currentState_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  UC/FSM_onehot_currentState_reg[11]/Q
                         net (fo=53, routed)          3.003     1.052    UC/Q[9]
    SLICE_X52Y11         LUT5 (Prop_lut5_I2_O)        0.146     1.198 f  UC/bancoDeRegistros[31][31]_i_4/O
                         net (fo=13, routed)          1.128     2.326    RD/reg_IR/bancoDeRegistros_reg[31][31]
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.328     2.654 r  RD/reg_IR/bancoDeRegistros[30][31]_i_3/O
                         net (fo=4, routed)           1.020     3.674    RD/reg_IR/bancoDeRegistros[30][31]_i_3_n_0
    SLICE_X54Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.798 r  RD/reg_IR/bancoDeRegistros[20][31]_i_1/O
                         net (fo=32, routed)          4.383     8.181    RD/banco_registros/bancoDeRegistros_reg[20][31]_0[0]
    SLICE_X51Y23         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[20][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.437    97.054    RD/banco_registros/clk_out1
    SLICE_X51Y23         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[20][17]/C
                         clock pessimism              0.493    97.547    
                         clock uncertainty           -0.149    97.398    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    97.193    RD/banco_registros/bancoDeRegistros_reg[20][17]
  -------------------------------------------------------------------
                         required time                         97.193    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                 89.012    

Slack (MET) :             89.012ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[20][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.587ns  (logic 1.054ns (9.955%)  route 9.533ns (90.045%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.563    -2.407    UC/clk_out1
    SLICE_X37Y10         FDCE                                         r  UC/FSM_onehot_currentState_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  UC/FSM_onehot_currentState_reg[11]/Q
                         net (fo=53, routed)          3.003     1.052    UC/Q[9]
    SLICE_X52Y11         LUT5 (Prop_lut5_I2_O)        0.146     1.198 f  UC/bancoDeRegistros[31][31]_i_4/O
                         net (fo=13, routed)          1.128     2.326    RD/reg_IR/bancoDeRegistros_reg[31][31]
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.328     2.654 r  RD/reg_IR/bancoDeRegistros[30][31]_i_3/O
                         net (fo=4, routed)           1.020     3.674    RD/reg_IR/bancoDeRegistros[30][31]_i_3_n_0
    SLICE_X54Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.798 r  RD/reg_IR/bancoDeRegistros[20][31]_i_1/O
                         net (fo=32, routed)          4.383     8.181    RD/banco_registros/bancoDeRegistros_reg[20][31]_0[0]
    SLICE_X51Y23         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[20][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.437    97.054    RD/banco_registros/clk_out1
    SLICE_X51Y23         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[20][18]/C
                         clock pessimism              0.493    97.547    
                         clock uncertainty           -0.149    97.398    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    97.193    RD/banco_registros/bancoDeRegistros_reg[20][18]
  -------------------------------------------------------------------
                         required time                         97.193    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                 89.012    

Slack (MET) :             89.012ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[20][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.587ns  (logic 1.054ns (9.955%)  route 9.533ns (90.045%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.563    -2.407    UC/clk_out1
    SLICE_X37Y10         FDCE                                         r  UC/FSM_onehot_currentState_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  UC/FSM_onehot_currentState_reg[11]/Q
                         net (fo=53, routed)          3.003     1.052    UC/Q[9]
    SLICE_X52Y11         LUT5 (Prop_lut5_I2_O)        0.146     1.198 f  UC/bancoDeRegistros[31][31]_i_4/O
                         net (fo=13, routed)          1.128     2.326    RD/reg_IR/bancoDeRegistros_reg[31][31]
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.328     2.654 r  RD/reg_IR/bancoDeRegistros[30][31]_i_3/O
                         net (fo=4, routed)           1.020     3.674    RD/reg_IR/bancoDeRegistros[30][31]_i_3_n_0
    SLICE_X54Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.798 r  RD/reg_IR/bancoDeRegistros[20][31]_i_1/O
                         net (fo=32, routed)          4.383     8.181    RD/banco_registros/bancoDeRegistros_reg[20][31]_0[0]
    SLICE_X51Y23         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[20][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.437    97.054    RD/banco_registros/clk_out1
    SLICE_X51Y23         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[20][19]/C
                         clock pessimism              0.493    97.547    
                         clock uncertainty           -0.149    97.398    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    97.193    RD/banco_registros/bancoDeRegistros_reg[20][19]
  -------------------------------------------------------------------
                         required time                         97.193    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                 89.012    

Slack (MET) :             89.012ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[20][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.587ns  (logic 1.054ns (9.955%)  route 9.533ns (90.045%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.563    -2.407    UC/clk_out1
    SLICE_X37Y10         FDCE                                         r  UC/FSM_onehot_currentState_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  UC/FSM_onehot_currentState_reg[11]/Q
                         net (fo=53, routed)          3.003     1.052    UC/Q[9]
    SLICE_X52Y11         LUT5 (Prop_lut5_I2_O)        0.146     1.198 f  UC/bancoDeRegistros[31][31]_i_4/O
                         net (fo=13, routed)          1.128     2.326    RD/reg_IR/bancoDeRegistros_reg[31][31]
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.328     2.654 r  RD/reg_IR/bancoDeRegistros[30][31]_i_3/O
                         net (fo=4, routed)           1.020     3.674    RD/reg_IR/bancoDeRegistros[30][31]_i_3_n_0
    SLICE_X54Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.798 r  RD/reg_IR/bancoDeRegistros[20][31]_i_1/O
                         net (fo=32, routed)          4.383     8.181    RD/banco_registros/bancoDeRegistros_reg[20][31]_0[0]
    SLICE_X51Y23         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[20][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.437    97.054    RD/banco_registros/clk_out1
    SLICE_X51Y23         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[20][20]/C
                         clock pessimism              0.493    97.547    
                         clock uncertainty           -0.149    97.398    
    SLICE_X51Y23         FDCE (Setup_fdce_C_CE)      -0.205    97.193    RD/banco_registros/bancoDeRegistros_reg[20][20]
  -------------------------------------------------------------------
                         required time                         97.193    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                 89.012    

Slack (MET) :             89.036ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[6][25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.490ns  (logic 0.704ns (6.711%)  route 9.786ns (93.289%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.565    -2.405    RD/reg_IR/clk_out1
    SLICE_X44Y9          FDCE                                         r  RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  RD/reg_IR/dout_reg[17]/Q
                         net (fo=90, routed)          4.415     2.466    RD/reg_IR/dout_reg[25]_0[16]
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  RD/reg_IR/bancoDeRegistros[6][31]_i_2/O
                         net (fo=1, routed)           0.494     3.084    RD/reg_IR/bancoDeRegistros[6][31]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.208 r  RD/reg_IR/bancoDeRegistros[6][31]_i_1/O
                         net (fo=32, routed)          4.877     8.085    RD/banco_registros/bancoDeRegistros_reg[6][31]_0[0]
    SLICE_X31Y17         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[6][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.437    97.054    RD/banco_registros/clk_out1
    SLICE_X31Y17         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[6][25]/C
                         clock pessimism              0.421    97.475    
                         clock uncertainty           -0.149    97.326    
    SLICE_X31Y17         FDCE (Setup_fdce_C_CE)      -0.205    97.121    RD/banco_registros/bancoDeRegistros_reg[6][25]
  -------------------------------------------------------------------
                         required time                         97.121    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                 89.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.244%)  route 0.325ns (69.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.558    -0.850    RD/reg_B/clk_out1
    SLICE_X53Y19         FDCE                                         r  RD/reg_B/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.709 r  RD/reg_B/dout_reg[20]/Q
                         net (fo=5, routed)           0.325    -0.384    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[20]
    RAMB18_X1Y4          RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.876    -1.227    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.765    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    -0.469    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.071%)  route 0.328ns (69.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.563    -0.845    RD/reg_B/clk_out1
    SLICE_X57Y16         FDCE                                         r  RD/reg_B/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.704 r  RD/reg_B/dout_reg[12]/Q
                         net (fo=4, routed)           0.328    -0.376    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X1Y4          RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.873    -1.230    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.768    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296    -0.472    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 eliminadorRebotesModo/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            eliminadorRebotesModo/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.251ns (53.067%)  route 0.222ns (46.933%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.562    -0.846    eliminadorRebotesModo/clk_out1
    SLICE_X35Y6          FDPE                                         r  eliminadorRebotesModo/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.705 r  eliminadorRebotesModo/XSync_reg/Q
                         net (fo=30, routed)          0.222    -0.483    eliminadorRebotesModo/XSync
    SLICE_X39Y7          LUT4 (Prop_lut4_I1_O)        0.045    -0.438 r  eliminadorRebotesModo/count[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.438    eliminadorRebotesModo/count[8]_i_4_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.373 r  eliminadorRebotesModo/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.373    eliminadorRebotesModo/count_reg[8]_i_1_n_6
    SLICE_X39Y7          FDCE                                         r  eliminadorRebotesModo/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.831    -1.273    eliminadorRebotesModo/clk_out1
    SLICE_X39Y7          FDCE                                         r  eliminadorRebotesModo/count_reg[9]/C
                         clock pessimism              0.691    -0.582    
    SLICE_X39Y7          FDCE (Hold_fdce_C_D)         0.105    -0.477    eliminadorRebotesModo/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eliminadorRebotesModo/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            eliminadorRebotesModo/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.256ns (53.671%)  route 0.221ns (46.329%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.562    -0.846    eliminadorRebotesModo/clk_out1
    SLICE_X35Y6          FDPE                                         r  eliminadorRebotesModo/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.705 r  eliminadorRebotesModo/XSync_reg/Q
                         net (fo=30, routed)          0.221    -0.484    eliminadorRebotesModo/XSync
    SLICE_X39Y7          LUT4 (Prop_lut4_I1_O)        0.045    -0.439 r  eliminadorRebotesModo/count[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.439    eliminadorRebotesModo/count[8]_i_5_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.369 r  eliminadorRebotesModo/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.369    eliminadorRebotesModo/count_reg[8]_i_1_n_7
    SLICE_X39Y7          FDCE                                         r  eliminadorRebotesModo/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.831    -1.273    eliminadorRebotesModo/clk_out1
    SLICE_X39Y7          FDCE                                         r  eliminadorRebotesModo/count_reg[8]/C
                         clock pessimism              0.691    -0.582    
    SLICE_X39Y7          FDCE (Hold_fdce_C_D)         0.105    -0.477    eliminadorRebotesModo/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.447%)  route 0.341ns (67.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.562    -0.846    RD/reg_B/clk_out1
    SLICE_X38Y9          FDCE                                         r  RD/reg_B/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.682 r  RD/reg_B/dout_reg[15]/Q
                         net (fo=4, routed)           0.341    -0.340    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[15]
    RAMB18_X1Y4          RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.873    -1.230    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.768    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296    -0.472    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.369%)  route 0.394ns (73.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.567    -0.841    RD/reg_B/clk_out1
    SLICE_X57Y7          FDCE                                         r  RD/reg_B/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.700 r  RD/reg_B/dout_reg[5]/Q
                         net (fo=4, routed)           0.394    -0.306    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y4          RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.873    -1.230    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.768    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.472    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 eliminadorRebotesModo/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            eliminadorRebotesModo/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.251ns (46.556%)  route 0.288ns (53.444%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.562    -0.846    eliminadorRebotesModo/clk_out1
    SLICE_X35Y6          FDPE                                         r  eliminadorRebotesModo/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.705 r  eliminadorRebotesModo/XSync_reg/Q
                         net (fo=30, routed)          0.288    -0.417    eliminadorRebotesModo/XSync
    SLICE_X39Y5          LUT4 (Prop_lut4_I1_O)        0.045    -0.372 r  eliminadorRebotesModo/count[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.372    eliminadorRebotesModo/count[0]_i_6_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.307 r  eliminadorRebotesModo/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.307    eliminadorRebotesModo/count_reg[0]_i_2_n_6
    SLICE_X39Y5          FDCE                                         r  eliminadorRebotesModo/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.832    -1.272    eliminadorRebotesModo/clk_out1
    SLICE_X39Y5          FDCE                                         r  eliminadorRebotesModo/count_reg[1]/C
                         clock pessimism              0.691    -0.581    
    SLICE_X39Y5          FDCE (Hold_fdce_C_D)         0.105    -0.476    eliminadorRebotesModo/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 eliminadorRebotesModo/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            eliminadorRebotesModo/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.252ns (46.141%)  route 0.294ns (53.859%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.562    -0.846    eliminadorRebotesModo/clk_out1
    SLICE_X35Y6          FDPE                                         r  eliminadorRebotesModo/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.705 r  eliminadorRebotesModo/XSync_reg/Q
                         net (fo=30, routed)          0.294    -0.411    eliminadorRebotesModo/XSync
    SLICE_X39Y6          LUT4 (Prop_lut4_I1_O)        0.045    -0.366 r  eliminadorRebotesModo/count[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.366    eliminadorRebotesModo/count[4]_i_3_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.300 r  eliminadorRebotesModo/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.300    eliminadorRebotesModo/count_reg[4]_i_1_n_5
    SLICE_X39Y6          FDCE                                         r  eliminadorRebotesModo/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.832    -1.272    eliminadorRebotesModo/clk_out1
    SLICE_X39Y6          FDCE                                         r  eliminadorRebotesModo/count_reg[6]/C
                         clock pessimism              0.691    -0.581    
    SLICE_X39Y6          FDCE (Hold_fdce_C_D)         0.105    -0.476    eliminadorRebotesModo/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.141ns (25.244%)  route 0.418ns (74.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.558    -0.850    RD/reg_B/clk_out1
    SLICE_X47Y17         FDCE                                         r  RD/reg_B/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.709 r  RD/reg_B/dout_reg[18]/Q
                         net (fo=4, routed)           0.418    -0.291    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[18]
    RAMB18_X1Y4          RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.876    -1.227    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.765    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    -0.469    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 eliminadorRebotesModo/XSyncAnterior_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            eliminadorRebotesModo/XSync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.562    -0.846    eliminadorRebotesModo/clk_out1
    SLICE_X35Y6          FDPE                                         r  eliminadorRebotesModo/XSyncAnterior_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.705 r  eliminadorRebotesModo/XSyncAnterior_reg/Q
                         net (fo=1, routed)           0.110    -0.595    eliminadorRebotesModo/XSyncAnterior
    SLICE_X35Y6          FDPE                                         r  eliminadorRebotesModo/XSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.831    -1.273    eliminadorRebotesModo/clk_out1
    SLICE_X35Y6          FDPE                                         r  eliminadorRebotesModo/XSync_reg/C
                         clock pessimism              0.427    -0.846    
    SLICE_X35Y6          FDPE (Hold_fdpe_C_D)         0.072    -0.774    eliminadorRebotesModo/XSync_reg
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y4      RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y4      RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X50Y6      RD/banco_registros/bancoDeRegistros_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y9      RD/banco_registros/bancoDeRegistros_reg[0][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X39Y17     RD/banco_registros/bancoDeRegistros_reg[13][24]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X39Y17     RD/banco_registros/bancoDeRegistros_reg[13][25]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X41Y18     RD/banco_registros/bancoDeRegistros_reg[13][26]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y19     RD/banco_registros/bancoDeRegistros_reg[13][27]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y13     RD/banco_registros/bancoDeRegistros_reg[22][21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y14     RD/banco_registros/bancoDeRegistros_reg[30][21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y14     RD/banco_registros/bancoDeRegistros_reg[30][24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y14     RD/banco_registros/bancoDeRegistros_reg[30][29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X39Y14     RD/reg_A/dout_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y13     RD/banco_registros/bancoDeRegistros_reg[22][24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y13     RD/banco_registros/bancoDeRegistros_reg[22][29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y14     RD/banco_registros/bancoDeRegistros_reg[31][21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X39Y14     RD/reg_A/dout_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X30Y13     RD/banco_registros/bancoDeRegistros_reg[19][21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y9      RD/banco_registros/bancoDeRegistros_reg[0][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y22     RD/banco_registros/bancoDeRegistros_reg[13][28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y8      RD/banco_registros/bancoDeRegistros_reg[13][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y2      RD/banco_registros/bancoDeRegistros_reg[13][6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     RD/banco_registros/bancoDeRegistros_reg[13][7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y0      RD/banco_registros/bancoDeRegistros_reg[14][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y17     RD/banco_registros/bancoDeRegistros_reg[18][16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y22     RD/banco_registros/bancoDeRegistros_reg[18][27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X45Y18     RD/banco_registros/bancoDeRegistros_reg[18][28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X45Y18     RD/banco_registros/bancoDeRegistros_reg[18][30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_100MHz_10MHz
  To Clock:  clkfbout_DCM_100MHz_10MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 12.460 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.531     2.990    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.926    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.600 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.276 r  displays_i/contador_refresco_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.276    displays_i/contador_refresco_reg[16]_i_1_n_6
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.072    12.460    displays_i/clk
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[17]/C
                         clock pessimism              0.186    12.646    
                         clock uncertainty           -0.035    12.611    
    SLICE_X65Y15         FDRE (Setup_fdre_C_D)        0.062    12.673    displays_i/contador_refresco_reg[17]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 12.460 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.531     2.990    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.926    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.600 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.255 r  displays_i/contador_refresco_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.255    displays_i/contador_refresco_reg[16]_i_1_n_4
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.072    12.460    displays_i/clk
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[19]/C
                         clock pessimism              0.186    12.646    
                         clock uncertainty           -0.035    12.611    
    SLICE_X65Y15         FDRE (Setup_fdre_C_D)        0.062    12.673    displays_i/contador_refresco_reg[19]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 12.460 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.531     2.990    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.926    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.600 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.181 r  displays_i/contador_refresco_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.181    displays_i/contador_refresco_reg[16]_i_1_n_5
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.072    12.460    displays_i/clk
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[18]/C
                         clock pessimism              0.186    12.646    
                         clock uncertainty           -0.035    12.611    
    SLICE_X65Y15         FDRE (Setup_fdre_C_D)        0.062    12.673    displays_i/contador_refresco_reg[18]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  7.492    

Slack (MET) :             7.508ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 12.460 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.531     2.990    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.926    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.600 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.165 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.165    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.072    12.460    displays_i/clk
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism              0.186    12.646    
                         clock uncertainty           -0.035    12.611    
    SLICE_X65Y15         FDRE (Setup_fdre_C_D)        0.062    12.673    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  7.508    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 12.578 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.531     2.990    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.926    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.600 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.162 r  displays_i/contador_refresco_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.162    displays_i/contador_refresco_reg[12]_i_1_n_6
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.190    12.578    displays_i/clk
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[13]/C
                         clock pessimism              0.186    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X65Y14         FDRE (Setup_fdre_C_D)        0.062    12.791    displays_i/contador_refresco_reg[13]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 12.578 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.531     2.990    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.926    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.600 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.141 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.141    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.190    12.578    displays_i/clk
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism              0.186    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X65Y14         FDRE (Setup_fdre_C_D)        0.062    12.791    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.724ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 12.578 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.531     2.990    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.926    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.600 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.067 r  displays_i/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.067    displays_i/contador_refresco_reg[12]_i_1_n_5
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.190    12.578    displays_i/clk
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[14]/C
                         clock pessimism              0.186    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X65Y14         FDRE (Setup_fdre_C_D)        0.062    12.791    displays_i/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  7.724    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 12.578 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.531     2.990    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.926    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.600 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.051 r  displays_i/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.051    displays_i/contador_refresco_reg[12]_i_1_n_7
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.190    12.578    displays_i/clk
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
                         clock pessimism              0.186    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X65Y14         FDRE (Setup_fdre_C_D)        0.062    12.791    displays_i/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.591ns = ( 12.591 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.531     2.990    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.926    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.600 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.048 r  displays_i/contador_refresco_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.048    displays_i/contador_refresco_reg[8]_i_1_n_6
    SLICE_X65Y13         FDRE                                         r  displays_i/contador_refresco_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.203    12.591    displays_i/clk
    SLICE_X65Y13         FDRE                                         r  displays_i/contador_refresco_reg[9]/C
                         clock pessimism              0.209    12.800    
                         clock uncertainty           -0.035    12.765    
    SLICE_X65Y13         FDRE (Setup_fdre_C_D)        0.062    12.827    displays_i/contador_refresco_reg[9]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.800ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.591ns = ( 12.591 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.531     2.990    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.926    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.600 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.027 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.027    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X65Y13         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.203    12.591    displays_i/clk
    SLICE_X65Y13         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism              0.209    12.800    
                         clock uncertainty           -0.035    12.765    
    SLICE_X65Y13         FDRE (Setup_fdre_C_D)        0.062    12.827    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  7.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.631     0.858    displays_i/clk
    SLICE_X65Y13         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     0.999 r  displays_i/contador_refresco_reg[11]/Q
                         net (fo=1, routed)           0.108     1.107    displays_i/contador_refresco_reg_n_0_[11]
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.215 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.215    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X65Y13         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.724     1.138    displays_i/clk
    SLICE_X65Y13         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism             -0.281     0.858    
    SLICE_X65Y13         FDRE (Hold_fdre_C_D)         0.105     0.963    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.841ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.615     0.841    displays_i/clk
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.982 r  displays_i/contador_refresco_reg[15]/Q
                         net (fo=1, routed)           0.108     1.090    displays_i/contador_refresco_reg_n_0_[15]
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.198 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.198    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.708     1.122    displays_i/clk
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism             -0.281     0.841    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.105     0.946    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.691     0.918    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  displays_i/contador_refresco_reg[3]/Q
                         net (fo=1, routed)           0.108     1.167    displays_i/contador_refresco_reg_n_0_[3]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.275 r  displays_i/contador_refresco_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.275    displays_i/contador_refresco_reg[0]_i_1_n_4
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.794     1.208    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
                         clock pessimism             -0.291     0.918    
    SLICE_X65Y11         FDRE (Hold_fdre_C_D)         0.105     1.023    displays_i/contador_refresco_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.603     0.829    displays_i/clk
    SLICE_X65Y12         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     0.970 r  displays_i/contador_refresco_reg[7]/Q
                         net (fo=1, routed)           0.108     1.078    displays_i/contador_refresco_reg_n_0_[7]
    SLICE_X65Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.186 r  displays_i/contador_refresco_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.186    displays_i/contador_refresco_reg[4]_i_1_n_4
    SLICE_X65Y12         FDRE                                         r  displays_i/contador_refresco_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.698     1.112    displays_i/clk
    SLICE_X65Y12         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
                         clock pessimism             -0.283     0.829    
    SLICE_X65Y12         FDRE (Hold_fdre_C_D)         0.105     0.934    displays_i/contador_refresco_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.561     0.787    displays_i/clk
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     0.928 r  displays_i/contador_refresco_reg[16]/Q
                         net (fo=1, routed)           0.105     1.033    displays_i/contador_refresco_reg_n_0_[16]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.148 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.148    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     1.058    displays_i/clk
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism             -0.271     0.787    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.105     0.892    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.691     0.918    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  displays_i/contador_refresco_reg[0]/Q
                         net (fo=1, routed)           0.105     1.164    displays_i/contador_refresco_reg_n_0_[0]
    SLICE_X65Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.209 r  displays_i/contador_refresco[0]_i_2/O
                         net (fo=1, routed)           0.000     1.209    displays_i/contador_refresco[0]_i_2_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.279 r  displays_i/contador_refresco_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.279    displays_i/contador_refresco_reg[0]_i_1_n_7
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.794     1.208    displays_i/clk
    SLICE_X65Y11         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
                         clock pessimism             -0.291     0.918    
    SLICE_X65Y11         FDRE (Hold_fdre_C_D)         0.105     1.023    displays_i/contador_refresco_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.841ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.615     0.841    displays_i/clk
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.982 r  displays_i/contador_refresco_reg[12]/Q
                         net (fo=1, routed)           0.105     1.087    displays_i/contador_refresco_reg_n_0_[12]
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.202 r  displays_i/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.202    displays_i/contador_refresco_reg[12]_i_1_n_7
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.708     1.122    displays_i/clk
    SLICE_X65Y14         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
                         clock pessimism             -0.281     0.841    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.105     0.946    displays_i/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.603     0.829    displays_i/clk
    SLICE_X65Y12         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     0.970 r  displays_i/contador_refresco_reg[4]/Q
                         net (fo=1, routed)           0.105     1.075    displays_i/contador_refresco_reg_n_0_[4]
    SLICE_X65Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.190 r  displays_i/contador_refresco_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.190    displays_i/contador_refresco_reg[4]_i_1_n_7
    SLICE_X65Y12         FDRE                                         r  displays_i/contador_refresco_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.698     1.112    displays_i/clk
    SLICE_X65Y12         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
                         clock pessimism             -0.283     0.829    
    SLICE_X65Y12         FDRE (Hold_fdre_C_D)         0.105     0.934    displays_i/contador_refresco_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.631     0.858    displays_i/clk
    SLICE_X65Y13         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     0.999 r  displays_i/contador_refresco_reg[8]/Q
                         net (fo=1, routed)           0.105     1.104    displays_i/contador_refresco_reg_n_0_[8]
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.219 r  displays_i/contador_refresco_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.219    displays_i/contador_refresco_reg[8]_i_1_n_7
    SLICE_X65Y13         FDRE                                         r  displays_i/contador_refresco_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.724     1.138    displays_i/clk
    SLICE_X65Y13         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
                         clock pessimism             -0.281     0.858    
    SLICE_X65Y13         FDRE (Hold_fdre_C_D)         0.105     0.963    displays_i/contador_refresco_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.561     0.787    displays_i/clk
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     0.928 r  displays_i/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          0.132     1.061    displays_i/L[19]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.169 r  displays_i/contador_refresco_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.169    displays_i/contador_refresco_reg[16]_i_1_n_4
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     1.058    displays_i/clk
    SLICE_X65Y15         FDRE                                         r  displays_i/contador_refresco_reg[19]/C
                         clock pessimism             -0.271     0.787    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.105     0.892    displays_i/contador_refresco_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15  displays_i/contador_refresco_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15  displays_i/contador_refresco_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15  displays_i/contador_refresco_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11  displays_i/contador_refresco_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11  displays_i/contador_refresco_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11  displays_i/contador_refresco_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y12  displays_i/contador_refresco_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y12  displays_i/contador_refresco_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y12  displays_i/contador_refresco_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y12  displays_i/contador_refresco_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12  displays_i/contador_refresco_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12  displays_i/contador_refresco_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12  displays_i/contador_refresco_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12  displays_i/contador_refresco_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15  displays_i/contador_refresco_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15  displays_i/contador_refresco_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15  displays_i/contador_refresco_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15  displays_i/contador_refresco_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15  displays_i/contador_refresco_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15  displays_i/contador_refresco_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12  displays_i/contador_refresco_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12  displays_i/contador_refresco_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12  displays_i/contador_refresco_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12  displays_i/contador_refresco_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y13  displays_i/contador_refresco_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y13  displays_i/contador_refresco_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y13  displays_i/contador_refresco_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y13  displays_i/contador_refresco_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15  displays_i/contador_refresco_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15  displays_i/contador_refresco_reg[18]/C



