 
****************************************
Report : qor
Design : topmodule
Version: I-2013.12-SP2
Date   : Mon Dec 19 20:56:49 2016
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              54.00
  Critical Path Length:          1.89
  Critical Path Slack:           1.94
  Critical Path Clk Period:      3.85
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.05
  No. of Hold Violations:       13.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         68
  Hierarchical Port Count:       2312
  Leaf Cell Count:               2369
  Buf/Inv Cell Count:             477
  Buf Cell Count:                   2
  Inv Cell Count:                 475
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1948
  Sequential Cell Count:          421
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5374.637262
  Noncombinational Area:  2774.235991
  Buf/Inv Area:            607.658307
  Total Buffer Area:             4.07
  Total Inverter Area:         603.59
  Macro/Black Box Area:      0.000000
  Net Area:               1644.725836
  -----------------------------------
  Cell Area:              8148.873254
  Design Area:            9793.599090


  Design Rules
  -----------------------------------
  Total Number of Nets:          2922
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    6.10
  Logic Optimization:                  3.66
  Mapping Optimization:               15.68
  -----------------------------------------
  Overall Compile Time:               34.73
  Overall Compile Wall Clock Time:    83.34

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.05  Number of Violating Paths: 13

  --------------------------------------------------------------------


1
