#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* A */
#define A__0__MASK 0x10u
#define A__0__PC CYREG_PRT4_PC4
#define A__0__PORT 4u
#define A__0__SHIFT 4
#define A__AG CYREG_PRT4_AG
#define A__AMUX CYREG_PRT4_AMUX
#define A__BIE CYREG_PRT4_BIE
#define A__BIT_MASK CYREG_PRT4_BIT_MASK
#define A__BYP CYREG_PRT4_BYP
#define A__CTL CYREG_PRT4_CTL
#define A__DM0 CYREG_PRT4_DM0
#define A__DM1 CYREG_PRT4_DM1
#define A__DM2 CYREG_PRT4_DM2
#define A__DR CYREG_PRT4_DR
#define A__INP_DIS CYREG_PRT4_INP_DIS
#define A__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define A__LCD_EN CYREG_PRT4_LCD_EN
#define A__MASK 0x10u
#define A__PORT 4u
#define A__PRT CYREG_PRT4_PRT
#define A__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define A__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define A__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define A__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define A__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define A__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define A__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define A__PS CYREG_PRT4_PS
#define A__SHIFT 4
#define A__SLW CYREG_PRT4_SLW

/* B */
#define B__0__MASK 0x20u
#define B__0__PC CYREG_PRT4_PC5
#define B__0__PORT 4u
#define B__0__SHIFT 5
#define B__AG CYREG_PRT4_AG
#define B__AMUX CYREG_PRT4_AMUX
#define B__BIE CYREG_PRT4_BIE
#define B__BIT_MASK CYREG_PRT4_BIT_MASK
#define B__BYP CYREG_PRT4_BYP
#define B__CTL CYREG_PRT4_CTL
#define B__DM0 CYREG_PRT4_DM0
#define B__DM1 CYREG_PRT4_DM1
#define B__DM2 CYREG_PRT4_DM2
#define B__DR CYREG_PRT4_DR
#define B__INP_DIS CYREG_PRT4_INP_DIS
#define B__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define B__LCD_EN CYREG_PRT4_LCD_EN
#define B__MASK 0x20u
#define B__PORT 4u
#define B__PRT CYREG_PRT4_PRT
#define B__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define B__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define B__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define B__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define B__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define B__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define B__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define B__PS CYREG_PRT4_PS
#define B__SHIFT 5
#define B__SLW CYREG_PRT4_SLW

/* C */
#define C__0__MASK 0x08u
#define C__0__PC CYREG_PRT4_PC3
#define C__0__PORT 4u
#define C__0__SHIFT 3
#define C__AG CYREG_PRT4_AG
#define C__AMUX CYREG_PRT4_AMUX
#define C__BIE CYREG_PRT4_BIE
#define C__BIT_MASK CYREG_PRT4_BIT_MASK
#define C__BYP CYREG_PRT4_BYP
#define C__CTL CYREG_PRT4_CTL
#define C__DM0 CYREG_PRT4_DM0
#define C__DM1 CYREG_PRT4_DM1
#define C__DM2 CYREG_PRT4_DM2
#define C__DR CYREG_PRT4_DR
#define C__INP_DIS CYREG_PRT4_INP_DIS
#define C__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define C__LCD_EN CYREG_PRT4_LCD_EN
#define C__MASK 0x08u
#define C__PORT 4u
#define C__PRT CYREG_PRT4_PRT
#define C__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define C__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define C__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define C__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define C__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define C__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define C__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define C__PS CYREG_PRT4_PS
#define C__SHIFT 3
#define C__SLW CYREG_PRT4_SLW

/* B1 */
#define B1__0__MASK 0x40u
#define B1__0__PC CYREG_PRT4_PC6
#define B1__0__PORT 4u
#define B1__0__SHIFT 6
#define B1__AG CYREG_PRT4_AG
#define B1__AMUX CYREG_PRT4_AMUX
#define B1__BIE CYREG_PRT4_BIE
#define B1__BIT_MASK CYREG_PRT4_BIT_MASK
#define B1__BYP CYREG_PRT4_BYP
#define B1__CTL CYREG_PRT4_CTL
#define B1__DM0 CYREG_PRT4_DM0
#define B1__DM1 CYREG_PRT4_DM1
#define B1__DM2 CYREG_PRT4_DM2
#define B1__DR CYREG_PRT4_DR
#define B1__INP_DIS CYREG_PRT4_INP_DIS
#define B1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define B1__LCD_EN CYREG_PRT4_LCD_EN
#define B1__MASK 0x40u
#define B1__PORT 4u
#define B1__PRT CYREG_PRT4_PRT
#define B1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define B1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define B1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define B1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define B1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define B1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define B1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define B1__PS CYREG_PRT4_PS
#define B1__SHIFT 6
#define B1__SLW CYREG_PRT4_SLW

/* B2 */
#define B2__0__MASK 0x02u
#define B2__0__PC CYREG_PRT0_PC1
#define B2__0__PORT 0u
#define B2__0__SHIFT 1
#define B2__AG CYREG_PRT0_AG
#define B2__AMUX CYREG_PRT0_AMUX
#define B2__BIE CYREG_PRT0_BIE
#define B2__BIT_MASK CYREG_PRT0_BIT_MASK
#define B2__BYP CYREG_PRT0_BYP
#define B2__CTL CYREG_PRT0_CTL
#define B2__DM0 CYREG_PRT0_DM0
#define B2__DM1 CYREG_PRT0_DM1
#define B2__DM2 CYREG_PRT0_DM2
#define B2__DR CYREG_PRT0_DR
#define B2__INP_DIS CYREG_PRT0_INP_DIS
#define B2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define B2__LCD_EN CYREG_PRT0_LCD_EN
#define B2__MASK 0x02u
#define B2__PORT 0u
#define B2__PRT CYREG_PRT0_PRT
#define B2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define B2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define B2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define B2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define B2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define B2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define B2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define B2__PS CYREG_PRT0_PS
#define B2__SHIFT 1
#define B2__SLW CYREG_PRT0_SLW

/* G1 */
#define G1__0__MASK 0x80u
#define G1__0__PC CYREG_PRT3_PC7
#define G1__0__PORT 3u
#define G1__0__SHIFT 7
#define G1__AG CYREG_PRT3_AG
#define G1__AMUX CYREG_PRT3_AMUX
#define G1__BIE CYREG_PRT3_BIE
#define G1__BIT_MASK CYREG_PRT3_BIT_MASK
#define G1__BYP CYREG_PRT3_BYP
#define G1__CTL CYREG_PRT3_CTL
#define G1__DM0 CYREG_PRT3_DM0
#define G1__DM1 CYREG_PRT3_DM1
#define G1__DM2 CYREG_PRT3_DM2
#define G1__DR CYREG_PRT3_DR
#define G1__INP_DIS CYREG_PRT3_INP_DIS
#define G1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define G1__LCD_EN CYREG_PRT3_LCD_EN
#define G1__MASK 0x80u
#define G1__PORT 3u
#define G1__PRT CYREG_PRT3_PRT
#define G1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define G1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define G1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define G1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define G1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define G1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define G1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define G1__PS CYREG_PRT3_PS
#define G1__SHIFT 7
#define G1__SLW CYREG_PRT3_SLW

/* G2 */
#define G2__0__MASK 0x01u
#define G2__0__PC CYREG_PRT0_PC0
#define G2__0__PORT 0u
#define G2__0__SHIFT 0
#define G2__AG CYREG_PRT0_AG
#define G2__AMUX CYREG_PRT0_AMUX
#define G2__BIE CYREG_PRT0_BIE
#define G2__BIT_MASK CYREG_PRT0_BIT_MASK
#define G2__BYP CYREG_PRT0_BYP
#define G2__CTL CYREG_PRT0_CTL
#define G2__DM0 CYREG_PRT0_DM0
#define G2__DM1 CYREG_PRT0_DM1
#define G2__DM2 CYREG_PRT0_DM2
#define G2__DR CYREG_PRT0_DR
#define G2__INP_DIS CYREG_PRT0_INP_DIS
#define G2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define G2__LCD_EN CYREG_PRT0_LCD_EN
#define G2__MASK 0x01u
#define G2__PORT 0u
#define G2__PRT CYREG_PRT0_PRT
#define G2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define G2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define G2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define G2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define G2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define G2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define G2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define G2__PS CYREG_PRT0_PS
#define G2__SHIFT 0
#define G2__SLW CYREG_PRT0_SLW

/* OE */
#define OE_Sync_ctrl_reg__0__MASK 0x01u
#define OE_Sync_ctrl_reg__0__POS 0
#define OE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define OE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define OE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define OE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define OE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define OE_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define OE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define OE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define OE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define OE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define OE_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define OE_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define OE_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define OE_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define OE_Sync_ctrl_reg__MASK 0x01u
#define OE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define OE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define OE_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* R1 */
#define R1__0__MASK 0x40u
#define R1__0__PC CYREG_PRT3_PC6
#define R1__0__PORT 3u
#define R1__0__SHIFT 6
#define R1__AG CYREG_PRT3_AG
#define R1__AMUX CYREG_PRT3_AMUX
#define R1__BIE CYREG_PRT3_BIE
#define R1__BIT_MASK CYREG_PRT3_BIT_MASK
#define R1__BYP CYREG_PRT3_BYP
#define R1__CTL CYREG_PRT3_CTL
#define R1__DM0 CYREG_PRT3_DM0
#define R1__DM1 CYREG_PRT3_DM1
#define R1__DM2 CYREG_PRT3_DM2
#define R1__DR CYREG_PRT3_DR
#define R1__INP_DIS CYREG_PRT3_INP_DIS
#define R1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define R1__LCD_EN CYREG_PRT3_LCD_EN
#define R1__MASK 0x40u
#define R1__PORT 3u
#define R1__PRT CYREG_PRT3_PRT
#define R1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define R1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define R1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define R1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define R1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define R1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define R1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define R1__PS CYREG_PRT3_PS
#define R1__SHIFT 6
#define R1__SLW CYREG_PRT3_SLW

/* R2 */
#define R2__0__MASK 0x04u
#define R2__0__PC CYREG_PRT0_PC2
#define R2__0__PORT 0u
#define R2__0__SHIFT 2
#define R2__AG CYREG_PRT0_AG
#define R2__AMUX CYREG_PRT0_AMUX
#define R2__BIE CYREG_PRT0_BIE
#define R2__BIT_MASK CYREG_PRT0_BIT_MASK
#define R2__BYP CYREG_PRT0_BYP
#define R2__CTL CYREG_PRT0_CTL
#define R2__DM0 CYREG_PRT0_DM0
#define R2__DM1 CYREG_PRT0_DM1
#define R2__DM2 CYREG_PRT0_DM2
#define R2__DR CYREG_PRT0_DR
#define R2__INP_DIS CYREG_PRT0_INP_DIS
#define R2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define R2__LCD_EN CYREG_PRT0_LCD_EN
#define R2__MASK 0x04u
#define R2__PORT 0u
#define R2__PRT CYREG_PRT0_PRT
#define R2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define R2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define R2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define R2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define R2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define R2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define R2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define R2__PS CYREG_PRT0_PS
#define R2__SHIFT 2
#define R2__SLW CYREG_PRT0_SLW

/* CBA */
#define CBA_Sync_ctrl_reg__0__MASK 0x01u
#define CBA_Sync_ctrl_reg__0__POS 0
#define CBA_Sync_ctrl_reg__1__MASK 0x02u
#define CBA_Sync_ctrl_reg__1__POS 1
#define CBA_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define CBA_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define CBA_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define CBA_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define CBA_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define CBA_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define CBA_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define CBA_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define CBA_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define CBA_Sync_ctrl_reg__2__MASK 0x04u
#define CBA_Sync_ctrl_reg__2__POS 2
#define CBA_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define CBA_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB00_CTL
#define CBA_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define CBA_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB00_CTL
#define CBA_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define CBA_Sync_ctrl_reg__MASK 0x07u
#define CBA_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define CBA_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define CBA_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB00_MSK

/* LAT */
#define LAT__0__MASK 0x02u
#define LAT__0__PC CYREG_PRT4_PC1
#define LAT__0__PORT 4u
#define LAT__0__SHIFT 1
#define LAT__AG CYREG_PRT4_AG
#define LAT__AMUX CYREG_PRT4_AMUX
#define LAT__BIE CYREG_PRT4_BIE
#define LAT__BIT_MASK CYREG_PRT4_BIT_MASK
#define LAT__BYP CYREG_PRT4_BYP
#define LAT__CTL CYREG_PRT4_CTL
#define LAT__DM0 CYREG_PRT4_DM0
#define LAT__DM1 CYREG_PRT4_DM1
#define LAT__DM2 CYREG_PRT4_DM2
#define LAT__DR CYREG_PRT4_DR
#define LAT__INP_DIS CYREG_PRT4_INP_DIS
#define LAT__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LAT__LCD_EN CYREG_PRT4_LCD_EN
#define LAT__MASK 0x02u
#define LAT__PORT 4u
#define LAT__PRT CYREG_PRT4_PRT
#define LAT__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LAT__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LAT__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LAT__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LAT__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LAT__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LAT__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LAT__PS CYREG_PRT4_PS
#define LAT__SHIFT 1
#define LAT__SLW CYREG_PRT4_SLW

/* clk */
#define clk_Sync_ctrl_reg__0__MASK 0x01u
#define clk_Sync_ctrl_reg__0__POS 0
#define clk_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define clk_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define clk_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define clk_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define clk_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define clk_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define clk_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define clk_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define clk_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define clk_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define clk_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define clk_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define clk_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define clk_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define clk_Sync_ctrl_reg__MASK 0x01u
#define clk_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define clk_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define clk_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* red */
#define red_Sync_ctrl_reg__0__MASK 0x01u
#define red_Sync_ctrl_reg__0__POS 0
#define red_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define red_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define red_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define red_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define red_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define red_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define red_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define red_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define red_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define red_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define red_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define red_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define red_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define red_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define red_Sync_ctrl_reg__MASK 0x01u
#define red_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define red_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define red_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* Rx_1 */
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT1_PC6
#define Rx_1__0__PORT 1u
#define Rx_1__0__SHIFT 6
#define Rx_1__AG CYREG_PRT1_AG
#define Rx_1__AMUX CYREG_PRT1_AMUX
#define Rx_1__BIE CYREG_PRT1_BIE
#define Rx_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Rx_1__BYP CYREG_PRT1_BYP
#define Rx_1__CTL CYREG_PRT1_CTL
#define Rx_1__DM0 CYREG_PRT1_DM0
#define Rx_1__DM1 CYREG_PRT1_DM1
#define Rx_1__DM2 CYREG_PRT1_DM2
#define Rx_1__DR CYREG_PRT1_DR
#define Rx_1__INP_DIS CYREG_PRT1_INP_DIS
#define Rx_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT1_LCD_EN
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 1u
#define Rx_1__PRT CYREG_PRT1_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Rx_1__PS CYREG_PRT1_PS
#define Rx_1__SHIFT 6
#define Rx_1__SLW CYREG_PRT1_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT1_PC7
#define Tx_1__0__PORT 1u
#define Tx_1__0__SHIFT 7
#define Tx_1__AG CYREG_PRT1_AG
#define Tx_1__AMUX CYREG_PRT1_AMUX
#define Tx_1__BIE CYREG_PRT1_BIE
#define Tx_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Tx_1__BYP CYREG_PRT1_BYP
#define Tx_1__CTL CYREG_PRT1_CTL
#define Tx_1__DM0 CYREG_PRT1_DM0
#define Tx_1__DM1 CYREG_PRT1_DM1
#define Tx_1__DM2 CYREG_PRT1_DM2
#define Tx_1__DR CYREG_PRT1_DR
#define Tx_1__INP_DIS CYREG_PRT1_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT1_LCD_EN
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 1u
#define Tx_1__PRT CYREG_PRT1_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Tx_1__PS CYREG_PRT1_PS
#define Tx_1__SHIFT 7
#define Tx_1__SLW CYREG_PRT1_SLW

/* blue */
#define blue_Sync_ctrl_reg__0__MASK 0x01u
#define blue_Sync_ctrl_reg__0__POS 0
#define blue_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define blue_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define blue_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define blue_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define blue_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define blue_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define blue_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define blue_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define blue_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define blue_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define blue_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define blue_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define blue_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define blue_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define blue_Sync_ctrl_reg__MASK 0x01u
#define blue_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define blue_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define blue_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* red2 */
#define red2_Sync_ctrl_reg__0__MASK 0x01u
#define red2_Sync_ctrl_reg__0__POS 0
#define red2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define red2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define red2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define red2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define red2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define red2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define red2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define red2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define red2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define red2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define red2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define red2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define red2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define red2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define red2_Sync_ctrl_reg__MASK 0x01u
#define red2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define red2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define red2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* Latch */
#define Latch_Sync_ctrl_reg__0__MASK 0x01u
#define Latch_Sync_ctrl_reg__0__POS 0
#define Latch_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Latch_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Latch_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Latch_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Latch_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Latch_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Latch_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Latch_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Latch_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Latch_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Latch_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Latch_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Latch_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define Latch_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Latch_Sync_ctrl_reg__MASK 0x01u
#define Latch_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Latch_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Latch_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* OEpin */
#define OEpin__0__MASK 0x01u
#define OEpin__0__PC CYREG_PRT4_PC0
#define OEpin__0__PORT 4u
#define OEpin__0__SHIFT 0
#define OEpin__AG CYREG_PRT4_AG
#define OEpin__AMUX CYREG_PRT4_AMUX
#define OEpin__BIE CYREG_PRT4_BIE
#define OEpin__BIT_MASK CYREG_PRT4_BIT_MASK
#define OEpin__BYP CYREG_PRT4_BYP
#define OEpin__CTL CYREG_PRT4_CTL
#define OEpin__DM0 CYREG_PRT4_DM0
#define OEpin__DM1 CYREG_PRT4_DM1
#define OEpin__DM2 CYREG_PRT4_DM2
#define OEpin__DR CYREG_PRT4_DR
#define OEpin__INP_DIS CYREG_PRT4_INP_DIS
#define OEpin__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define OEpin__LCD_EN CYREG_PRT4_LCD_EN
#define OEpin__MASK 0x01u
#define OEpin__PORT 4u
#define OEpin__PRT CYREG_PRT4_PRT
#define OEpin__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define OEpin__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define OEpin__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define OEpin__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define OEpin__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define OEpin__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define OEpin__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define OEpin__PS CYREG_PRT4_PS
#define OEpin__SHIFT 0
#define OEpin__SLW CYREG_PRT4_SLW

/* blue2 */
#define blue2_Sync_ctrl_reg__0__MASK 0x01u
#define blue2_Sync_ctrl_reg__0__POS 0
#define blue2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define blue2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define blue2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define blue2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define blue2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define blue2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define blue2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define blue2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define blue2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define blue2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define blue2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define blue2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define blue2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define blue2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define blue2_Sync_ctrl_reg__MASK 0x01u
#define blue2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define blue2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define blue2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK

/* clock */
#define clock__0__MASK 0x04u
#define clock__0__PC CYREG_PRT4_PC2
#define clock__0__PORT 4u
#define clock__0__SHIFT 2
#define clock__AG CYREG_PRT4_AG
#define clock__AMUX CYREG_PRT4_AMUX
#define clock__BIE CYREG_PRT4_BIE
#define clock__BIT_MASK CYREG_PRT4_BIT_MASK
#define clock__BYP CYREG_PRT4_BYP
#define clock__CTL CYREG_PRT4_CTL
#define clock__DM0 CYREG_PRT4_DM0
#define clock__DM1 CYREG_PRT4_DM1
#define clock__DM2 CYREG_PRT4_DM2
#define clock__DR CYREG_PRT4_DR
#define clock__INP_DIS CYREG_PRT4_INP_DIS
#define clock__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define clock__LCD_EN CYREG_PRT4_LCD_EN
#define clock__MASK 0x04u
#define clock__PORT 4u
#define clock__PRT CYREG_PRT4_PRT
#define clock__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define clock__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define clock__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define clock__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define clock__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define clock__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define clock__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define clock__PS CYREG_PRT4_PS
#define clock__SHIFT 2
#define clock__SLW CYREG_PRT4_SLW

/* green */
#define green_Sync_ctrl_reg__0__MASK 0x01u
#define green_Sync_ctrl_reg__0__POS 0
#define green_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define green_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define green_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define green_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define green_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define green_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define green_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define green_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define green_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define green_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define green_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define green_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define green_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define green_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define green_Sync_ctrl_reg__MASK 0x01u
#define green_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define green_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define green_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x08u
#define isr_1__INTC_NUMBER 3u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB03_MSK
#define UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB03_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB03_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB03_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB03_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB03_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB03_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB03_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB00_MSK
#define UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB00_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* green2 */
#define green2_Sync_ctrl_reg__0__MASK 0x01u
#define green2_Sync_ctrl_reg__0__POS 0
#define green2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define green2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define green2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define green2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define green2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define green2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define green2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define green2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define green2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define green2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define green2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define green2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define green2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define green2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define green2_Sync_ctrl_reg__MASK 0x01u
#define green2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define green2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define green2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK

/* isr_Rx */
#define isr_Rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Rx__INTC_MASK 0x10u
#define isr_Rx__INTC_NUMBER 4u
#define isr_Rx__INTC_PRIOR_NUM 6u
#define isr_Rx__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_Rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Tx */
#define isr_Tx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Tx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Tx__INTC_MASK 0x20u
#define isr_Tx__INTC_NUMBER 5u
#define isr_Tx__INTC_PRIOR_NUM 7u
#define isr_Tx__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_Tx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Tx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB01_A0
#define Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB01_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB01_D0
#define Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB01_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB01_F0
#define Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB01_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL

/* LCD_Char_LCDPort */
#define LCD_Char_LCDPort__0__MASK 0x01u
#define LCD_Char_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_LCDPort__0__PORT 2u
#define LCD_Char_LCDPort__0__SHIFT 0
#define LCD_Char_LCDPort__1__MASK 0x02u
#define LCD_Char_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_LCDPort__1__PORT 2u
#define LCD_Char_LCDPort__1__SHIFT 1
#define LCD_Char_LCDPort__2__MASK 0x04u
#define LCD_Char_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_LCDPort__2__PORT 2u
#define LCD_Char_LCDPort__2__SHIFT 2
#define LCD_Char_LCDPort__3__MASK 0x08u
#define LCD_Char_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_LCDPort__3__PORT 2u
#define LCD_Char_LCDPort__3__SHIFT 3
#define LCD_Char_LCDPort__4__MASK 0x10u
#define LCD_Char_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_LCDPort__4__PORT 2u
#define LCD_Char_LCDPort__4__SHIFT 4
#define LCD_Char_LCDPort__5__MASK 0x20u
#define LCD_Char_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_LCDPort__5__PORT 2u
#define LCD_Char_LCDPort__5__SHIFT 5
#define LCD_Char_LCDPort__6__MASK 0x40u
#define LCD_Char_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_LCDPort__6__PORT 2u
#define LCD_Char_LCDPort__6__SHIFT 6
#define LCD_Char_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_LCDPort__MASK 0x7Fu
#define LCD_Char_LCDPort__PORT 2u
#define LCD_Char_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__SHIFT 0
#define LCD_Char_LCDPort__SLW CYREG_PRT2_SLW

/* emFile_1_Clock_1 */
#define emFile_1_Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define emFile_1_Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define emFile_1_Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define emFile_1_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define emFile_1_Clock_1__INDEX 0x00u
#define emFile_1_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define emFile_1_Clock_1__PM_ACT_MSK 0x01u
#define emFile_1_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define emFile_1_Clock_1__PM_STBY_MSK 0x01u

/* emFile_1_miso0 */
#define emFile_1_miso0__0__MASK 0x01u
#define emFile_1_miso0__0__PC CYREG_PRT5_PC0
#define emFile_1_miso0__0__PORT 5u
#define emFile_1_miso0__0__SHIFT 0
#define emFile_1_miso0__AG CYREG_PRT5_AG
#define emFile_1_miso0__AMUX CYREG_PRT5_AMUX
#define emFile_1_miso0__BIE CYREG_PRT5_BIE
#define emFile_1_miso0__BIT_MASK CYREG_PRT5_BIT_MASK
#define emFile_1_miso0__BYP CYREG_PRT5_BYP
#define emFile_1_miso0__CTL CYREG_PRT5_CTL
#define emFile_1_miso0__DM0 CYREG_PRT5_DM0
#define emFile_1_miso0__DM1 CYREG_PRT5_DM1
#define emFile_1_miso0__DM2 CYREG_PRT5_DM2
#define emFile_1_miso0__DR CYREG_PRT5_DR
#define emFile_1_miso0__INP_DIS CYREG_PRT5_INP_DIS
#define emFile_1_miso0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define emFile_1_miso0__LCD_EN CYREG_PRT5_LCD_EN
#define emFile_1_miso0__MASK 0x01u
#define emFile_1_miso0__PORT 5u
#define emFile_1_miso0__PRT CYREG_PRT5_PRT
#define emFile_1_miso0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define emFile_1_miso0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define emFile_1_miso0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define emFile_1_miso0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define emFile_1_miso0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define emFile_1_miso0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define emFile_1_miso0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define emFile_1_miso0__PS CYREG_PRT5_PS
#define emFile_1_miso0__SHIFT 0
#define emFile_1_miso0__SLW CYREG_PRT5_SLW

/* emFile_1_mosi0 */
#define emFile_1_mosi0__0__MASK 0x10u
#define emFile_1_mosi0__0__PC CYREG_PRT5_PC4
#define emFile_1_mosi0__0__PORT 5u
#define emFile_1_mosi0__0__SHIFT 4
#define emFile_1_mosi0__AG CYREG_PRT5_AG
#define emFile_1_mosi0__AMUX CYREG_PRT5_AMUX
#define emFile_1_mosi0__BIE CYREG_PRT5_BIE
#define emFile_1_mosi0__BIT_MASK CYREG_PRT5_BIT_MASK
#define emFile_1_mosi0__BYP CYREG_PRT5_BYP
#define emFile_1_mosi0__CTL CYREG_PRT5_CTL
#define emFile_1_mosi0__DM0 CYREG_PRT5_DM0
#define emFile_1_mosi0__DM1 CYREG_PRT5_DM1
#define emFile_1_mosi0__DM2 CYREG_PRT5_DM2
#define emFile_1_mosi0__DR CYREG_PRT5_DR
#define emFile_1_mosi0__INP_DIS CYREG_PRT5_INP_DIS
#define emFile_1_mosi0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define emFile_1_mosi0__LCD_EN CYREG_PRT5_LCD_EN
#define emFile_1_mosi0__MASK 0x10u
#define emFile_1_mosi0__PORT 5u
#define emFile_1_mosi0__PRT CYREG_PRT5_PRT
#define emFile_1_mosi0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define emFile_1_mosi0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define emFile_1_mosi0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define emFile_1_mosi0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define emFile_1_mosi0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define emFile_1_mosi0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define emFile_1_mosi0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define emFile_1_mosi0__PS CYREG_PRT5_PS
#define emFile_1_mosi0__SHIFT 4
#define emFile_1_mosi0__SLW CYREG_PRT5_SLW

/* emFile_1_sclk0 */
#define emFile_1_sclk0__0__MASK 0x04u
#define emFile_1_sclk0__0__PC CYREG_PRT5_PC2
#define emFile_1_sclk0__0__PORT 5u
#define emFile_1_sclk0__0__SHIFT 2
#define emFile_1_sclk0__AG CYREG_PRT5_AG
#define emFile_1_sclk0__AMUX CYREG_PRT5_AMUX
#define emFile_1_sclk0__BIE CYREG_PRT5_BIE
#define emFile_1_sclk0__BIT_MASK CYREG_PRT5_BIT_MASK
#define emFile_1_sclk0__BYP CYREG_PRT5_BYP
#define emFile_1_sclk0__CTL CYREG_PRT5_CTL
#define emFile_1_sclk0__DM0 CYREG_PRT5_DM0
#define emFile_1_sclk0__DM1 CYREG_PRT5_DM1
#define emFile_1_sclk0__DM2 CYREG_PRT5_DM2
#define emFile_1_sclk0__DR CYREG_PRT5_DR
#define emFile_1_sclk0__INP_DIS CYREG_PRT5_INP_DIS
#define emFile_1_sclk0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define emFile_1_sclk0__LCD_EN CYREG_PRT5_LCD_EN
#define emFile_1_sclk0__MASK 0x04u
#define emFile_1_sclk0__PORT 5u
#define emFile_1_sclk0__PRT CYREG_PRT5_PRT
#define emFile_1_sclk0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define emFile_1_sclk0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define emFile_1_sclk0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define emFile_1_sclk0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define emFile_1_sclk0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define emFile_1_sclk0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define emFile_1_sclk0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define emFile_1_sclk0__PS CYREG_PRT5_PS
#define emFile_1_sclk0__SHIFT 2
#define emFile_1_sclk0__SLW CYREG_PRT5_SLW

/* emFile_1_SPI0_BSPIM */
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define emFile_1_SPI0_BSPIM_RxStsReg__4__MASK 0x10u
#define emFile_1_SPI0_BSPIM_RxStsReg__4__POS 4
#define emFile_1_SPI0_BSPIM_RxStsReg__5__MASK 0x20u
#define emFile_1_SPI0_BSPIM_RxStsReg__5__POS 5
#define emFile_1_SPI0_BSPIM_RxStsReg__6__MASK 0x40u
#define emFile_1_SPI0_BSPIM_RxStsReg__6__POS 6
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK 0x70u
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB04_ST
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB07_A0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB07_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB07_D0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB07_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB07_F0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB07_F1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__0__MASK 0x01u
#define emFile_1_SPI0_BSPIM_TxStsReg__0__POS 0
#define emFile_1_SPI0_BSPIM_TxStsReg__1__MASK 0x02u
#define emFile_1_SPI0_BSPIM_TxStsReg__1__POS 1
#define emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define emFile_1_SPI0_BSPIM_TxStsReg__2__MASK 0x04u
#define emFile_1_SPI0_BSPIM_TxStsReg__2__POS 2
#define emFile_1_SPI0_BSPIM_TxStsReg__3__MASK 0x08u
#define emFile_1_SPI0_BSPIM_TxStsReg__3__POS 3
#define emFile_1_SPI0_BSPIM_TxStsReg__4__MASK 0x10u
#define emFile_1_SPI0_BSPIM_TxStsReg__4__POS 4
#define emFile_1_SPI0_BSPIM_TxStsReg__MASK 0x1Fu
#define emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB05_MSK
#define emFile_1_SPI0_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB05_ST

/* emFile_1_SPI0_CS */
#define emFile_1_SPI0_CS__0__MASK 0x40u
#define emFile_1_SPI0_CS__0__PC CYREG_PRT5_PC6
#define emFile_1_SPI0_CS__0__PORT 5u
#define emFile_1_SPI0_CS__0__SHIFT 6
#define emFile_1_SPI0_CS__AG CYREG_PRT5_AG
#define emFile_1_SPI0_CS__AMUX CYREG_PRT5_AMUX
#define emFile_1_SPI0_CS__BIE CYREG_PRT5_BIE
#define emFile_1_SPI0_CS__BIT_MASK CYREG_PRT5_BIT_MASK
#define emFile_1_SPI0_CS__BYP CYREG_PRT5_BYP
#define emFile_1_SPI0_CS__CTL CYREG_PRT5_CTL
#define emFile_1_SPI0_CS__DM0 CYREG_PRT5_DM0
#define emFile_1_SPI0_CS__DM1 CYREG_PRT5_DM1
#define emFile_1_SPI0_CS__DM2 CYREG_PRT5_DM2
#define emFile_1_SPI0_CS__DR CYREG_PRT5_DR
#define emFile_1_SPI0_CS__INP_DIS CYREG_PRT5_INP_DIS
#define emFile_1_SPI0_CS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define emFile_1_SPI0_CS__LCD_EN CYREG_PRT5_LCD_EN
#define emFile_1_SPI0_CS__MASK 0x40u
#define emFile_1_SPI0_CS__PORT 5u
#define emFile_1_SPI0_CS__PRT CYREG_PRT5_PRT
#define emFile_1_SPI0_CS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define emFile_1_SPI0_CS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define emFile_1_SPI0_CS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define emFile_1_SPI0_CS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define emFile_1_SPI0_CS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define emFile_1_SPI0_CS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define emFile_1_SPI0_CS__PS CYREG_PRT5_PS
#define emFile_1_SPI0_CS__SHIFT 6
#define emFile_1_SPI0_CS__SLW CYREG_PRT5_SLW

/* USBUART_1_arb_int */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW

/* USBUART_1_Dp */
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x01u
#define USBUART_1_ep_1__INTC_NUMBER 0u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x02u
#define USBUART_1_ep_2__INTC_NUMBER 1u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x04u
#define USBUART_1_ep_3__INTC_NUMBER 2u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep1 */
#define USBUART_1_ep1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBUART_1_ep1__DRQ_NUMBER 0u
#define USBUART_1_ep1__NUMBEROF_TDS 0u
#define USBUART_1_ep1__PRIORITY 2u
#define USBUART_1_ep1__TERMIN_EN 1u
#define USBUART_1_ep1__TERMIN_SEL 0u
#define USBUART_1_ep1__TERMOUT0_EN 0u
#define USBUART_1_ep1__TERMOUT0_SEL 0u
#define USBUART_1_ep1__TERMOUT1_EN 0u
#define USBUART_1_ep1__TERMOUT1_SEL 0u

/* USBUART_1_ep2 */
#define USBUART_1_ep2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBUART_1_ep2__DRQ_NUMBER 1u
#define USBUART_1_ep2__NUMBEROF_TDS 0u
#define USBUART_1_ep2__PRIORITY 2u
#define USBUART_1_ep2__TERMIN_EN 1u
#define USBUART_1_ep2__TERMIN_SEL 0u
#define USBUART_1_ep2__TERMOUT0_EN 0u
#define USBUART_1_ep2__TERMOUT0_SEL 0u
#define USBUART_1_ep2__TERMOUT1_EN 0u
#define USBUART_1_ep2__TERMOUT1_SEL 0u

/* USBUART_1_ep3 */
#define USBUART_1_ep3__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBUART_1_ep3__DRQ_NUMBER 2u
#define USBUART_1_ep3__NUMBEROF_TDS 0u
#define USBUART_1_ep3__PRIORITY 2u
#define USBUART_1_ep3__TERMIN_EN 1u
#define USBUART_1_ep3__TERMIN_SEL 0u
#define USBUART_1_ep3__TERMOUT0_EN 0u
#define USBUART_1_ep3__TERMOUT0_SEL 0u
#define USBUART_1_ep3__TERMOUT1_EN 0u
#define USBUART_1_ep3__TERMOUT1_SEL 0u

/* USBUART_1_sof_int */
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CY_VERSION "PSoC Creator  3.1 SP2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000038u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000007u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
