Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 27 12:52:58 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.560      -25.096                    174                 5000        0.042        0.000                      0                 5000        4.500        0.000                       0                  2099  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.560      -25.096                    174                 5000        0.042        0.000                      0                 5000        4.500        0.000                       0                  2099  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          174  Failing Endpoints,  Worst Slack       -0.560ns,  Total Violation      -25.096ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[27][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.423ns  (logic 1.768ns (16.963%)  route 8.655ns (83.037%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.568     4.506    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     5.024 r  inst_LogicUnit/current_instruction_reg[15]_rep/Q
                         net (fo=85, routed)          1.386     6.409    inst_LogicUnit/current_instruction_reg[15]_rep_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.533 f  inst_LogicUnit/a_sub[24]_i_7/O
                         net (fo=1, routed)           0.000     6.533    inst_LogicUnit/a_sub[24]_i_7_n_0
    SLICE_X32Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     6.742 f  inst_LogicUnit/a_sub_reg[24]_i_3/O
                         net (fo=1, routed)           0.824     7.566    inst_LogicUnit/a_sub_reg[24]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.297     7.863 r  inst_LogicUnit/a_sub[24]_i_2/O
                         net (fo=37, routed)          1.728     9.591    inst_LogicUnit/registers[0]_35[24]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.715 r  inst_LogicUnit/registers[3][16]_i_30/O
                         net (fo=5, routed)           1.338    11.053    inst_LogicUnit/registers[3][16]_i_30_n_0
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.177 r  inst_LogicUnit/registers[3][16]_i_24/O
                         net (fo=3, routed)           0.668    11.845    inst_LogicUnit/registers[3][16]_i_24_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.969 f  inst_LogicUnit/registers[3][16]_i_15/O
                         net (fo=1, routed)           0.717    12.686    inst_LogicUnit/registers[3][16]_i_15_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I1_O)        0.124    12.810 f  inst_LogicUnit/registers[3][16]_i_5/O
                         net (fo=1, routed)           0.717    13.527    inst_LogicUnit/registers[3][16]_i_5_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.651 r  inst_LogicUnit/registers[3][16]_i_1/O
                         net (fo=31, routed)          1.277    14.929    inst_LogicUnit/registers[3][16]_i_1_n_0
    SLICE_X21Y46         FDRE                                         r  inst_LogicUnit/registers_reg[27][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.444    14.234    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  inst_LogicUnit/registers_reg[27][16]/C
                         clock pessimism              0.228    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X21Y46         FDRE (Setup_fdre_C_D)       -0.058    14.368    inst_LogicUnit/registers_reg[27][16]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -14.929    
  -------------------------------------------------------------------
                         slack                                 -0.560    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[26][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.422ns  (logic 1.768ns (16.963%)  route 8.654ns (83.037%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.568     4.506    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     5.024 r  inst_LogicUnit/current_instruction_reg[15]_rep/Q
                         net (fo=85, routed)          1.386     6.409    inst_LogicUnit/current_instruction_reg[15]_rep_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.533 f  inst_LogicUnit/a_sub[24]_i_7/O
                         net (fo=1, routed)           0.000     6.533    inst_LogicUnit/a_sub[24]_i_7_n_0
    SLICE_X32Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     6.742 f  inst_LogicUnit/a_sub_reg[24]_i_3/O
                         net (fo=1, routed)           0.824     7.566    inst_LogicUnit/a_sub_reg[24]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.297     7.863 r  inst_LogicUnit/a_sub[24]_i_2/O
                         net (fo=37, routed)          1.728     9.591    inst_LogicUnit/registers[0]_35[24]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.715 r  inst_LogicUnit/registers[3][16]_i_30/O
                         net (fo=5, routed)           1.338    11.053    inst_LogicUnit/registers[3][16]_i_30_n_0
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.177 r  inst_LogicUnit/registers[3][16]_i_24/O
                         net (fo=3, routed)           0.828    12.005    inst_LogicUnit/registers[3][16]_i_24_n_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.129 r  inst_LogicUnit/registers[3][14]_i_15/O
                         net (fo=1, routed)           0.580    12.709    inst_LogicUnit/registers[3][14]_i_15_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.833 f  inst_LogicUnit/registers[3][14]_i_5/O
                         net (fo=1, routed)           0.824    13.657    inst_LogicUnit/registers[3][14]_i_5_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.781 r  inst_LogicUnit/registers[3][14]_i_1/O
                         net (fo=31, routed)          1.147    14.928    inst_LogicUnit/registers[3][14]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  inst_LogicUnit/registers_reg[26][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.514    14.304    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  inst_LogicUnit/registers_reg[26][14]/C
                         clock pessimism              0.228    14.532    
                         clock uncertainty           -0.035    14.496    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.040    14.456    inst_LogicUnit/registers_reg[26][14]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -14.928    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[23][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 1.768ns (17.079%)  route 8.584ns (82.921%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 14.303 - 10.000 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.568     4.506    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     5.024 r  inst_LogicUnit/current_instruction_reg[15]_rep/Q
                         net (fo=85, routed)          1.386     6.409    inst_LogicUnit/current_instruction_reg[15]_rep_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.533 f  inst_LogicUnit/a_sub[24]_i_7/O
                         net (fo=1, routed)           0.000     6.533    inst_LogicUnit/a_sub[24]_i_7_n_0
    SLICE_X32Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     6.742 f  inst_LogicUnit/a_sub_reg[24]_i_3/O
                         net (fo=1, routed)           0.824     7.566    inst_LogicUnit/a_sub_reg[24]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.297     7.863 r  inst_LogicUnit/a_sub[24]_i_2/O
                         net (fo=37, routed)          1.728     9.591    inst_LogicUnit/registers[0]_35[24]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.715 r  inst_LogicUnit/registers[3][16]_i_30/O
                         net (fo=5, routed)           1.338    11.053    inst_LogicUnit/registers[3][16]_i_30_n_0
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.177 r  inst_LogicUnit/registers[3][16]_i_24/O
                         net (fo=3, routed)           0.828    12.005    inst_LogicUnit/registers[3][16]_i_24_n_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.129 r  inst_LogicUnit/registers[3][14]_i_15/O
                         net (fo=1, routed)           0.580    12.709    inst_LogicUnit/registers[3][14]_i_15_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.833 f  inst_LogicUnit/registers[3][14]_i_5/O
                         net (fo=1, routed)           0.824    13.657    inst_LogicUnit/registers[3][14]_i_5_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.781 r  inst_LogicUnit/registers[3][14]_i_1/O
                         net (fo=31, routed)          1.077    14.857    inst_LogicUnit/registers[3][14]_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  inst_LogicUnit/registers_reg[23][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.513    14.303    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  inst_LogicUnit/registers_reg[23][14]/C
                         clock pessimism              0.228    14.531    
                         clock uncertainty           -0.035    14.495    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)       -0.081    14.414    inst_LogicUnit/registers_reg[23][14]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -14.857    
  -------------------------------------------------------------------
                         slack                                 -0.443    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[9][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.256ns  (logic 1.768ns (17.239%)  route 8.488ns (82.761%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.568     4.506    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     5.024 r  inst_LogicUnit/current_instruction_reg[15]_rep/Q
                         net (fo=85, routed)          1.386     6.409    inst_LogicUnit/current_instruction_reg[15]_rep_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.533 f  inst_LogicUnit/a_sub[24]_i_7/O
                         net (fo=1, routed)           0.000     6.533    inst_LogicUnit/a_sub[24]_i_7_n_0
    SLICE_X32Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     6.742 f  inst_LogicUnit/a_sub_reg[24]_i_3/O
                         net (fo=1, routed)           0.824     7.566    inst_LogicUnit/a_sub_reg[24]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.297     7.863 r  inst_LogicUnit/a_sub[24]_i_2/O
                         net (fo=37, routed)          1.728     9.591    inst_LogicUnit/registers[0]_35[24]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.715 r  inst_LogicUnit/registers[3][16]_i_30/O
                         net (fo=5, routed)           1.338    11.053    inst_LogicUnit/registers[3][16]_i_30_n_0
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.177 r  inst_LogicUnit/registers[3][16]_i_24/O
                         net (fo=3, routed)           0.668    11.845    inst_LogicUnit/registers[3][16]_i_24_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.969 f  inst_LogicUnit/registers[3][16]_i_15/O
                         net (fo=1, routed)           0.717    12.686    inst_LogicUnit/registers[3][16]_i_15_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I1_O)        0.124    12.810 f  inst_LogicUnit/registers[3][16]_i_5/O
                         net (fo=1, routed)           0.717    13.527    inst_LogicUnit/registers[3][16]_i_5_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.651 r  inst_LogicUnit/registers[3][16]_i_1/O
                         net (fo=31, routed)          1.110    14.762    inst_LogicUnit/registers[3][16]_i_1_n_0
    SLICE_X21Y45         FDRE                                         r  inst_LogicUnit/registers_reg[9][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.444    14.234    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  inst_LogicUnit/registers_reg[9][16]/C
                         clock pessimism              0.228    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)       -0.081    14.345    inst_LogicUnit/registers_reg[9][16]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -14.762    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[16][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.316ns  (logic 1.768ns (17.138%)  route 8.548ns (82.862%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.568     4.506    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     5.024 r  inst_LogicUnit/current_instruction_reg[15]_rep/Q
                         net (fo=85, routed)          1.386     6.409    inst_LogicUnit/current_instruction_reg[15]_rep_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.533 f  inst_LogicUnit/a_sub[24]_i_7/O
                         net (fo=1, routed)           0.000     6.533    inst_LogicUnit/a_sub[24]_i_7_n_0
    SLICE_X32Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     6.742 f  inst_LogicUnit/a_sub_reg[24]_i_3/O
                         net (fo=1, routed)           0.824     7.566    inst_LogicUnit/a_sub_reg[24]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.297     7.863 r  inst_LogicUnit/a_sub[24]_i_2/O
                         net (fo=37, routed)          1.728     9.591    inst_LogicUnit/registers[0]_35[24]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.715 r  inst_LogicUnit/registers[3][16]_i_30/O
                         net (fo=5, routed)           1.338    11.053    inst_LogicUnit/registers[3][16]_i_30_n_0
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.177 r  inst_LogicUnit/registers[3][16]_i_24/O
                         net (fo=3, routed)           0.828    12.005    inst_LogicUnit/registers[3][16]_i_24_n_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.129 r  inst_LogicUnit/registers[3][14]_i_15/O
                         net (fo=1, routed)           0.580    12.709    inst_LogicUnit/registers[3][14]_i_15_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.833 f  inst_LogicUnit/registers[3][14]_i_5/O
                         net (fo=1, routed)           0.824    13.657    inst_LogicUnit/registers[3][14]_i_5_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.781 r  inst_LogicUnit/registers[3][14]_i_1/O
                         net (fo=31, routed)          1.041    14.822    inst_LogicUnit/registers[3][14]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  inst_LogicUnit/registers_reg[16][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.516    14.306    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  inst_LogicUnit/registers_reg[16][14]/C
                         clock pessimism              0.228    14.534    
                         clock uncertainty           -0.035    14.498    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)       -0.081    14.417    inst_LogicUnit/registers_reg[16][14]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -14.822    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.338ns  (logic 1.768ns (17.102%)  route 8.570ns (82.898%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.568     4.506    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     5.024 r  inst_LogicUnit/current_instruction_reg[15]_rep/Q
                         net (fo=85, routed)          1.386     6.409    inst_LogicUnit/current_instruction_reg[15]_rep_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.533 f  inst_LogicUnit/a_sub[24]_i_7/O
                         net (fo=1, routed)           0.000     6.533    inst_LogicUnit/a_sub[24]_i_7_n_0
    SLICE_X32Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     6.742 f  inst_LogicUnit/a_sub_reg[24]_i_3/O
                         net (fo=1, routed)           0.824     7.566    inst_LogicUnit/a_sub_reg[24]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.297     7.863 r  inst_LogicUnit/a_sub[24]_i_2/O
                         net (fo=37, routed)          1.728     9.591    inst_LogicUnit/registers[0]_35[24]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.715 r  inst_LogicUnit/registers[3][16]_i_30/O
                         net (fo=5, routed)           1.338    11.053    inst_LogicUnit/registers[3][16]_i_30_n_0
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.177 r  inst_LogicUnit/registers[3][16]_i_24/O
                         net (fo=3, routed)           0.828    12.005    inst_LogicUnit/registers[3][16]_i_24_n_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.129 r  inst_LogicUnit/registers[3][14]_i_15/O
                         net (fo=1, routed)           0.580    12.709    inst_LogicUnit/registers[3][14]_i_15_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.833 f  inst_LogicUnit/registers[3][14]_i_5/O
                         net (fo=1, routed)           0.824    13.657    inst_LogicUnit/registers[3][14]_i_5_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.781 r  inst_LogicUnit/registers[3][14]_i_1/O
                         net (fo=31, routed)          1.062    14.843    inst_LogicUnit/registers[3][14]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  inst_LogicUnit/registers_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.516    14.306    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  inst_LogicUnit/registers_reg[2][14]/C
                         clock pessimism              0.228    14.534    
                         clock uncertainty           -0.035    14.498    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)       -0.058    14.440    inst_LogicUnit/registers_reg[2][14]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.400ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[13][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.363ns  (logic 1.768ns (17.061%)  route 8.595ns (82.939%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.568     4.506    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     5.024 r  inst_LogicUnit/current_instruction_reg[15]_rep/Q
                         net (fo=85, routed)          1.386     6.409    inst_LogicUnit/current_instruction_reg[15]_rep_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.533 f  inst_LogicUnit/a_sub[24]_i_7/O
                         net (fo=1, routed)           0.000     6.533    inst_LogicUnit/a_sub[24]_i_7_n_0
    SLICE_X32Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     6.742 f  inst_LogicUnit/a_sub_reg[24]_i_3/O
                         net (fo=1, routed)           0.824     7.566    inst_LogicUnit/a_sub_reg[24]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.297     7.863 r  inst_LogicUnit/a_sub[24]_i_2/O
                         net (fo=37, routed)          1.728     9.591    inst_LogicUnit/registers[0]_35[24]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.715 r  inst_LogicUnit/registers[3][16]_i_30/O
                         net (fo=5, routed)           1.338    11.053    inst_LogicUnit/registers[3][16]_i_30_n_0
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.177 r  inst_LogicUnit/registers[3][16]_i_24/O
                         net (fo=3, routed)           0.828    12.005    inst_LogicUnit/registers[3][16]_i_24_n_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.129 r  inst_LogicUnit/registers[3][14]_i_15/O
                         net (fo=1, routed)           0.580    12.709    inst_LogicUnit/registers[3][14]_i_15_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.833 f  inst_LogicUnit/registers[3][14]_i_5/O
                         net (fo=1, routed)           0.824    13.657    inst_LogicUnit/registers[3][14]_i_5_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.781 r  inst_LogicUnit/registers[3][14]_i_1/O
                         net (fo=31, routed)          1.088    14.868    inst_LogicUnit/registers[3][14]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  inst_LogicUnit/registers_reg[13][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.514    14.304    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  inst_LogicUnit/registers_reg[13][14]/C
                         clock pessimism              0.228    14.532    
                         clock uncertainty           -0.035    14.496    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)       -0.028    14.468    inst_LogicUnit/registers_reg[13][14]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -14.868    
  -------------------------------------------------------------------
                         slack                                 -0.400    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]_rep__1_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 2.847ns (27.821%)  route 7.386ns (72.179%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 14.302 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.631     4.569    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]_rep__1_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.456     5.025 r  inst_LogicUnit/current_instruction_reg[15]_rep__1_replica/Q
                         net (fo=11, routed)          1.382     6.406    inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0_repN
    SLICE_X32Y33         LUT6 (Prop_lut6_I4_O)        0.124     6.530 r  inst_LogicUnit/a_sub[0]_i_9/O
                         net (fo=1, routed)           0.000     6.530    inst_LogicUnit/a_sub[0]_i_9_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     6.739 r  inst_LogicUnit/a_sub_reg[0]_i_4/O
                         net (fo=1, routed)           0.945     7.684    inst_LogicUnit/a_sub_reg[0]_i_4_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.297     7.981 r  inst_LogicUnit/a_sub[0]_i_2/O
                         net (fo=43, routed)          0.977     8.958    inst_LogicUnit/registers[0]_35[0]
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.082 r  inst_LogicUnit/dm_addr[3]_i_9/O
                         net (fo=1, routed)           0.000     9.082    inst_LogicUnit/dm_addr[3]_i_9_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.614 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.614    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.728    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.041 r  inst_LogicUnit/dm_addr_reg[11]_i_3/O[3]
                         net (fo=2, routed)           0.725    10.766    inst_LogicUnit/registers[1]0[11]
    SLICE_X22Y43         LUT4 (Prop_lut4_I3_O)        0.306    11.072 r  inst_LogicUnit/registers[3][11]_i_19/O
                         net (fo=1, routed)           0.580    11.652    inst_LogicUnit/registers[3][11]_i_19_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.776 f  inst_LogicUnit/registers[3][11]_i_7/O
                         net (fo=1, routed)           0.643    12.420    inst_LogicUnit/registers[3][11]_i_7_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.544 r  inst_LogicUnit/registers[3][11]_i_3/O
                         net (fo=1, routed)           1.009    13.553    inst_LogicUnit/registers[3][11]_i_3_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.677 r  inst_LogicUnit/registers[3][11]_i_1/O
                         net (fo=31, routed)          1.125    14.802    inst_LogicUnit/registers[3][11]_i_1_n_0
    SLICE_X37Y39         FDRE                                         r  inst_LogicUnit/registers_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.512    14.302    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  inst_LogicUnit/registers_reg[6][11]/C
                         clock pessimism              0.241    14.543    
                         clock uncertainty           -0.035    14.507    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)       -0.081    14.426    inst_LogicUnit/registers_reg[6][11]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -14.802    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.349ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[31][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.297ns  (logic 1.768ns (17.170%)  route 8.529ns (82.830%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.568     4.506    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     5.024 r  inst_LogicUnit/current_instruction_reg[15]_rep/Q
                         net (fo=85, routed)          1.386     6.409    inst_LogicUnit/current_instruction_reg[15]_rep_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.533 f  inst_LogicUnit/a_sub[24]_i_7/O
                         net (fo=1, routed)           0.000     6.533    inst_LogicUnit/a_sub[24]_i_7_n_0
    SLICE_X32Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     6.742 f  inst_LogicUnit/a_sub_reg[24]_i_3/O
                         net (fo=1, routed)           0.824     7.566    inst_LogicUnit/a_sub_reg[24]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.297     7.863 r  inst_LogicUnit/a_sub[24]_i_2/O
                         net (fo=37, routed)          1.728     9.591    inst_LogicUnit/registers[0]_35[24]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.715 r  inst_LogicUnit/registers[3][16]_i_30/O
                         net (fo=5, routed)           1.338    11.053    inst_LogicUnit/registers[3][16]_i_30_n_0
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.177 r  inst_LogicUnit/registers[3][16]_i_24/O
                         net (fo=3, routed)           0.828    12.005    inst_LogicUnit/registers[3][16]_i_24_n_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.129 r  inst_LogicUnit/registers[3][14]_i_15/O
                         net (fo=1, routed)           0.580    12.709    inst_LogicUnit/registers[3][14]_i_15_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.833 f  inst_LogicUnit/registers[3][14]_i_5/O
                         net (fo=1, routed)           0.824    13.657    inst_LogicUnit/registers[3][14]_i_5_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.781 r  inst_LogicUnit/registers[3][14]_i_1/O
                         net (fo=31, routed)          1.022    14.802    inst_LogicUnit/registers[3][14]_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  inst_LogicUnit/registers_reg[31][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.516    14.306    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  inst_LogicUnit/registers_reg[31][14]/C
                         clock pessimism              0.228    14.534    
                         clock uncertainty           -0.035    14.498    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)       -0.045    14.453    inst_LogicUnit/registers_reg[31][14]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                         -14.802    
  -------------------------------------------------------------------
                         slack                                 -0.349    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[15]_rep__1_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[20][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.212ns  (logic 3.093ns (30.287%)  route 7.119ns (69.713%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.631     4.569    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  inst_LogicUnit/current_instruction_reg[15]_rep__1_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.456     5.025 r  inst_LogicUnit/current_instruction_reg[15]_rep__1_replica/Q
                         net (fo=11, routed)          1.382     6.406    inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0_repN
    SLICE_X32Y33         LUT6 (Prop_lut6_I4_O)        0.124     6.530 r  inst_LogicUnit/a_sub[0]_i_9/O
                         net (fo=1, routed)           0.000     6.530    inst_LogicUnit/a_sub[0]_i_9_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     6.739 r  inst_LogicUnit/a_sub_reg[0]_i_4/O
                         net (fo=1, routed)           0.945     7.684    inst_LogicUnit/a_sub_reg[0]_i_4_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.297     7.981 r  inst_LogicUnit/a_sub[0]_i_2/O
                         net (fo=43, routed)          0.977     8.958    inst_LogicUnit/registers[0]_35[0]
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.082 r  inst_LogicUnit/dm_addr[3]_i_9/O
                         net (fo=1, routed)           0.000     9.082    inst_LogicUnit/dm_addr[3]_i_9_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.614 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.614    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.728    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  inst_LogicUnit/dm_addr_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.871    10.933    inst_LogicUnit/registers[1]0[9]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.329    11.262 r  inst_LogicUnit/registers[3][9]_i_20/O
                         net (fo=1, routed)           0.526    11.788    inst_LogicUnit/registers[3][9]_i_20_n_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I3_O)        0.326    12.114 f  inst_LogicUnit/registers[3][9]_i_7/O
                         net (fo=1, routed)           0.573    12.687    inst_LogicUnit/registers[3][9]_i_7_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.811 r  inst_LogicUnit/registers[3][9]_i_3/O
                         net (fo=1, routed)           0.750    13.561    inst_LogicUnit/registers[3][9]_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.685 r  inst_LogicUnit/registers[3][9]_i_1/O
                         net (fo=31, routed)          1.096    14.781    inst_LogicUnit/registers[3][9]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  inst_LogicUnit/registers_reg[20][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.514    14.304    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  inst_LogicUnit/registers_reg[20][9]/C
                         clock pessimism              0.228    14.532    
                         clock uncertainty           -0.035    14.496    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)       -0.062    14.434    inst_LogicUnit/registers_reg[20][9]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -14.781    
  -------------------------------------------------------------------
                         slack                                 -0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.520%)  route 0.231ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.559     1.559    CLK_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  progRam_Data_In_Bytes_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     1.723 r  progRam_Data_In_Bytes_reg[7][3]/Q
                         net (fo=2, routed)           0.231     1.954    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.869     1.956    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.617    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.913    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.841%)  route 0.228ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.559     1.559    CLK_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  progRam_Data_In_Bytes_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     1.723 r  progRam_Data_In_Bytes_reg[7][3]/Q
                         net (fo=2, routed)           0.228     1.951    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.865     1.952    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.613    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.909    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.736%)  route 0.265ns (65.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.564     1.564    CLK_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  progRam_Data_In_Bytes_reg[4][3]/Q
                         net (fo=2, routed)           0.265     1.970    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.877     1.964    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.624    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.920    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.616%)  route 0.266ns (65.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.559     1.559    CLK_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  progRam_Data_In_Bytes_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.700 r  progRam_Data_In_Bytes_reg[7][6]/Q
                         net (fo=2, routed)           0.266     1.967    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.869     1.956    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.617    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.913    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.482%)  route 0.268ns (65.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.563     1.563    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X9Y44          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.704 r  inst_LogicUnit/o_DM_Data_reg[11]/Q
                         net (fo=5, routed)           0.268     1.972    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.872     1.959    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.620    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.916    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.230%)  route 0.246ns (65.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.559     1.559    CLK_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  progRam_Data_In_Bytes_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.128     1.687 r  progRam_Data_In_Bytes_reg[0][7]/Q
                         net (fo=2, routed)           0.246     1.933    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.867     1.954    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.634    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.242     1.876    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.999%)  route 0.257ns (61.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.562     1.562    CLK_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  progRam_Data_In_Bytes_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.726 r  progRam_Data_In_Bytes_reg[5][2]/Q
                         net (fo=2, routed)           0.257     1.983    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.874     1.961    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.622    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.918    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.318%)  route 0.264ns (61.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.564     1.564    CLK_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     1.728 r  progRam_Data_In_Bytes_reg[4][4]/Q
                         net (fo=2, routed)           0.264     1.992    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.877     1.964    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.624    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.920    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.234%)  route 0.276ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.562     1.562    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  inst_LogicUnit/o_DM_Data_reg[10]/Q
                         net (fo=5, routed)           0.276     2.003    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.872     1.959    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.620    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.916    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.234%)  route 0.276ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.562     1.562    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  inst_LogicUnit/o_DM_Data_reg[12]/Q
                         net (fo=5, routed)           0.276     2.003    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.872     1.959    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.620    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.916    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.582ns  (logic 4.068ns (47.401%)  route 4.514ns (52.599%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.553     4.491    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X25Y20         FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.456     4.947 f  Inst_UART_TX_CTRL/o_TX_Active_reg/Q
                         net (fo=6, routed)           1.515     6.462    Inst_UART_TX_CTRL/uart_TX_Active
    SLICE_X19Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.586 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.999     9.584    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    13.072 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.072    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.113ns  (logic 4.040ns (66.095%)  route 2.073ns (33.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.617     4.554    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.072 r  LED_reg[0]/Q
                         net (fo=1, routed)           2.073     7.145    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522    10.667 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.667    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 4.038ns (66.147%)  route 2.066ns (33.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.617     4.554    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.072 r  LED_reg[1]/Q
                         net (fo=1, routed)           2.066     7.139    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520    10.658 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.658    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.095ns  (logic 4.038ns (66.252%)  route 2.057ns (33.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.617     4.554    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.072 r  LED_reg[2]/Q
                         net (fo=1, routed)           2.057     7.129    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.520    10.650 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.650    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.077ns  (logic 4.036ns (66.412%)  route 2.041ns (33.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.617     4.554    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.072 r  LED_reg[3]/Q
                         net (fo=1, routed)           2.041     7.113    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518    10.631 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.631    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 3.965ns (67.216%)  route 1.934ns (32.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.614     4.551    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.007 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           1.934     6.941    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    10.450 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.450    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.959ns (67.947%)  route 1.868ns (32.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.609     4.546    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.002 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           1.868     6.870    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.503    10.373 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.373    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.985ns (68.668%)  route 1.818ns (31.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.609     4.546    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.002 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           1.818     6.820    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    10.349 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.349    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.713ns  (logic 3.989ns (69.818%)  route 1.724ns (30.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.609     4.546    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.002 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           1.724     6.727    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    10.259 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.259    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.670ns  (logic 3.960ns (69.840%)  route 1.710ns (30.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.609     4.546    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.002 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           1.710     6.712    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.504    10.216 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.216    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.367ns (80.706%)  route 0.327ns (19.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           0.327     2.051    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.277 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.277    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.346ns (79.266%)  route 0.352ns (20.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.352     2.077    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.282 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.282    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.375ns (79.460%)  route 0.355ns (20.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           0.355     2.080    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.314 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.314    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.371ns (78.284%)  route 0.380ns (21.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           0.380     2.105    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.334 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.334    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.345ns (76.223%)  route 0.420ns (23.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.420     2.144    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.348 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.348    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.351ns (75.351%)  route 0.442ns (24.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.586     1.586    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.442     2.169    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.380 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.380    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.383ns (74.270%)  route 0.479ns (25.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.588     1.588    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.752 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.479     2.231    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.450 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.450    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.385ns (73.887%)  route 0.489ns (26.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.588     1.588    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.752 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.489     2.242    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     3.462 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.462    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.385ns (73.830%)  route 0.491ns (26.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.588     1.588    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.752 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.491     2.243    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.221     3.465 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.465    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.387ns (73.795%)  route 0.493ns (26.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.588     1.588    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.752 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.493     2.245    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.468 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.468    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.326ns  (logic 1.709ns (27.014%)  route 4.617ns (72.986%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.628     6.326    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.446     4.236    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.326ns  (logic 1.709ns (27.014%)  route 4.617ns (72.986%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.628     6.326    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.446     4.236    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.709ns (27.619%)  route 4.479ns (72.381%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.187    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X28Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.447     4.237    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.709ns (27.619%)  route 4.479ns (72.381%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.187    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.447     4.237    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.709ns (27.619%)  route 4.479ns (72.381%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.187    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.447     4.237    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.709ns (27.619%)  route 4.479ns (72.381%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.187    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.447     4.237    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.709ns (27.619%)  route 4.479ns (72.381%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.187    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.447     4.237    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.584ns (27.121%)  route 4.256ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.453     4.913    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X16Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.037 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.803     5.839    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.438     4.228    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.584ns (27.121%)  route 4.256ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.453     4.913    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X16Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.037 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.803     5.839    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.438     4.228    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.584ns (27.121%)  route 4.256ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.453     4.913    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X16Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.037 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.803     5.839    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.438     4.228    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.274ns (19.869%)  route 1.105ns (80.131%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.105     1.334    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.379 r  Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     1.379    Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.833     1.920    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.274ns (19.840%)  route 1.107ns (80.160%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.107     1.336    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.381 r  Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.381    Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.833     1.920    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.274ns (18.896%)  route 1.176ns (81.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.176     1.405    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.450 r  Inst_UART_RX_CTRL/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.450    Inst_UART_RX_CTRL/r_SM_Main[1]_i_1_n_0
    SLICE_X28Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.833     1.920    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.274ns (18.728%)  route 1.189ns (81.272%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.189     1.418    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.463 r  Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.463    Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.833     1.920    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.817     1.904    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.817     1.904    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.817     1.904    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.817     1.904    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.274ns (18.394%)  route 1.215ns (81.606%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.215     1.444    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.489 r  Inst_UART_RX_CTRL/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.489    Inst_UART_RX_CTRL/r_RX_Byte[4]_i_1_n_0
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.832     1.919    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.274ns (18.369%)  route 1.217ns (81.631%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.217     1.446    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.491 r  Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.491    Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1_n_0
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.832     1.919    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/C





