// Seed: 716033615
module module_0 (
    output wor   id_0,
    input  wor   id_1,
    input  uwire id_2
);
  wire id_4 = id_2;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output wire id_2
    , id_5,
    output supply0 id_3
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  assign id_5[1] = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  assign module_0.id_0 = 0;
  output wire id_5;
  inout tri1 id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4#(.id_3(1)) = -1'b0;
endmodule
