# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../list5.srcs/sources_1/new/display.vhd" \
"../../../../list5.srcs/sources_1/new/list1_5.vhd" \
"../../../../list5.srcs/sim_1/new/list1_5_tb.vhd" \

# Do not sort compile order
nosort
