<stg><name>local_req_handler</name>


<trans_list>

<trans id="120" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_appMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_appMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_appMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="144" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %tx_localMemCmdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="144" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %tx_localMemCmdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="144" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %tx_localMemCmdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_readReqAddr_push, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_readReqAddr_push, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_readReqAddr_push, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="144" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %tx_localMemCmdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_readReqAddr_push, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_appMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i184 %s_axis_tx_meta, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:13 %specpipeline_ln1618 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln1618"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1">
<![CDATA[
entry:14 %lrh_state_load = load i1 %lrh_state

]]></Node>
<StgValue><ssdm name="lrh_state_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="48" op_0_bw="48">
<![CDATA[
entry:15 %meta_local_vaddr_V_load = load i48 %meta_local_vaddr_V

]]></Node>
<StgValue><ssdm name="meta_local_vaddr_V_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="48" op_0_bw="48">
<![CDATA[
entry:16 %meta_remote_vaddr_V_load = load i48 %meta_remote_vaddr_V

]]></Node>
<StgValue><ssdm name="meta_remote_vaddr_V_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %meta_length_V_1_load = load i32 %meta_length_V_1

]]></Node>
<StgValue><ssdm name="meta_length_V_1_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:18 %br_ln1645 = br i1 %lrh_state_load, void %sw.bb.i, void %sw.bb39.i

]]></Node>
<StgValue><ssdm name="br_ln1645"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="184" op_2_bw="32">
<![CDATA[
sw.bb.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i184P0A, i184 %s_axis_tx_meta, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i:1 %br_ln1666 = br i1 %tmp_i, void %sw.epilog.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln1666"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="184" op_0_bw="184" op_1_bw="184" op_2_bw="0">
<![CDATA[
if.then.i:0 %s_axis_tx_meta_read = read i184 @_ssdm_op_Read.ap_fifo.volatile.i184P0A, i184 %s_axis_tx_meta

]]></Node>
<StgValue><ssdm name="s_axis_tx_meta_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="184">
<![CDATA[
if.then.i:1 %trunc_ln1669 = trunc i184 %s_axis_tx_meta_read

]]></Node>
<StgValue><ssdm name="trunc_ln1669"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="48" op_0_bw="48" op_1_bw="184" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:2 %trunc_ln1669_4 = partselect i48 @_ssdm_op_PartSelect.i48.i184.i32.i32, i184 %s_axis_tx_meta_read, i32 104, i32 151

]]></Node>
<StgValue><ssdm name="trunc_ln1669_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="184" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:3 %trunc_ln1669_5 = partselect i32 @_ssdm_op_PartSelect.i32.i184.i32.i32, i184 %s_axis_tx_meta_read, i32 152, i32 183

]]></Node>
<StgValue><ssdm name="trunc_ln1669_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="48" op_0_bw="48" op_1_bw="184" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:4 %laddr_V = partselect i48 @_ssdm_op_PartSelect.i48.i184.i32.i32, i184 %s_axis_tx_meta_read, i32 56, i32 103

]]></Node>
<StgValue><ssdm name="laddr_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="184" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:5 %tmp_173_i = partselect i24 @_ssdm_op_PartSelect.i24.i184.i32.i32, i184 %s_axis_tx_meta_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="tmp_173_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:6 %store_ln1669 = store i32 %trunc_ln1669, i32 %meta_op_code_5

]]></Node>
<StgValue><ssdm name="store_ln1669"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then.i:7 %store_ln1669 = store i24 %tmp_173_i, i24 %meta_qpn_V_1

]]></Node>
<StgValue><ssdm name="store_ln1669"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.then.i:8 %switch_ln1670 = switch i32 %trunc_ln1669, void %if.else19.i, i32 0, void %if.then6.i, i32 4, void %if.then10.i, i32 3, void %if.end.i

]]></Node>
<StgValue><ssdm name="switch_ln1670"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="3"/>
</and_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:0 %br_ln0 = br void %if.end15.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="3"/>
</and_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="4"/>
</and_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="184" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end15.i:0 %trunc_ln186_i = partselect i16 @_ssdm_op_PartSelect.i16.i184.i32.i32, i184 %s_axis_tx_meta_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln186_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="3"/>
</and_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="4"/>
</and_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i:4 %br_ln1690 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln1690"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else19.i:0 %icmp_ln1696 = icmp_eq  i32 %trunc_ln1669, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln1696"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.else19.i:1 %writeOpcode_2 = select i1 %icmp_ln1696, i5 24, i5 10

]]></Node>
<StgValue><ssdm name="writeOpcode_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else19.i:2 %icmp_ln1035_2 = icmp_ugt  i32 %trunc_ln1669_5, i32 1408

]]></Node>
<StgValue><ssdm name="icmp_ln1035_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else19.i:3 %br_ln1698 = br i1 %icmp_ln1035_2, void %if.end28.i, void %if.then22.i

]]></Node>
<StgValue><ssdm name="br_ln1698"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
<literal name="icmp_ln1035_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then22.i:0 %add_ln840_8 = add i48 %laddr_V, i48 1408

]]></Node>
<StgValue><ssdm name="add_ln840_8"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
<literal name="icmp_ln1035_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then22.i:1 %add_ln840_9 = add i48 %trunc_ln1669_4, i48 1408

]]></Node>
<StgValue><ssdm name="add_ln840_9"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
<literal name="icmp_ln1035_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then22.i:2 %add_ln841_5 = add i32 %trunc_ln1669_5, i32 4294965888

]]></Node>
<StgValue><ssdm name="add_ln841_5"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
<literal name="icmp_ln1035_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.then22.i:3 %select_ln1639_1_cast_cast = select i1 %icmp_ln1696, i5 25, i5 6

]]></Node>
<StgValue><ssdm name="select_ln1639_1_cast_cast"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
<literal name="icmp_ln1035_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then22.i:4 %store_ln0 = store i1 1, i1 %lrh_state

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
<literal name="icmp_ln1035_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
if.then22.i:5 %br_ln1705 = br void %if.end28.i

]]></Node>
<StgValue><ssdm name="br_ln1705"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0">
<![CDATA[
if.end28.i:0 %meta_local_vaddr_V_new_0_i = phi i48 %add_ln840_8, void %if.then22.i, i48 %laddr_V, void %if.else19.i

]]></Node>
<StgValue><ssdm name="meta_local_vaddr_V_new_0_i"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0">
<![CDATA[
if.end28.i:1 %meta_remote_vaddr_V_new_0_i = phi i48 %add_ln840_9, void %if.then22.i, i48 %trunc_ln1669_4, void %if.else19.i

]]></Node>
<StgValue><ssdm name="meta_remote_vaddr_V_new_0_i"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end28.i:2 %meta_length_V_1_new_0_i = phi i32 %add_ln841_5, void %if.then22.i, i32 %trunc_ln1669_5, void %if.else19.i

]]></Node>
<StgValue><ssdm name="meta_length_V_1_new_0_i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="184" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end28.i:5 %trunc_ln_i = partselect i16 @_ssdm_op_PartSelect.i16.i184.i32.i32, i184 %s_axis_tx_meta_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln_i"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
if.end28.i:12 %br_ln0 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb39.i:0 %icmp_ln1035 = icmp_ugt  i32 %meta_length_V_1_load, i32 1408

]]></Node>
<StgValue><ssdm name="icmp_ln1035"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
sw.bb39.i:1 %meta_op_code_5_load = load i32 %meta_op_code_5

]]></Node>
<StgValue><ssdm name="meta_op_code_5_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb39.i:2 %icmp_ln1734 = icmp_eq  i32 %meta_op_code_5_load, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln1734"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb39.i:3 %br_ln1728 = br i1 %icmp_ln1035, void %if.else48.i, void %if.then41.i

]]></Node>
<StgValue><ssdm name="br_ln1728"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
<literal name="icmp_ln1035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.else48.i:0 %writeOpcode = select i1 %icmp_ln1734, i5 27, i5 8

]]></Node>
<StgValue><ssdm name="writeOpcode"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
<literal name="icmp_ln1035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.else48.i:1 %store_ln0 = store i1 0, i1 %lrh_state

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
<literal name="icmp_ln1035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.else48.i:2 %br_ln0 = br void %if.end51.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
<literal name="icmp_ln1035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then41.i:0 %add_ln840 = add i48 %meta_local_vaddr_V_load, i48 1408

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
<literal name="icmp_ln1035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then41.i:1 %add_ln840_7 = add i48 %meta_remote_vaddr_V_load, i48 1408

]]></Node>
<StgValue><ssdm name="add_ln840_7"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
<literal name="icmp_ln1035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then41.i:2 %add_ln841 = add i32 %meta_length_V_1_load, i32 4294965888

]]></Node>
<StgValue><ssdm name="add_ln841"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
<literal name="icmp_ln1035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.then41.i:3 %select_ln1735 = select i1 %icmp_ln1734, i5 26, i5 7

]]></Node>
<StgValue><ssdm name="select_ln1735"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
<literal name="icmp_ln1035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
if.then41.i:4 %br_ln1735 = br void %if.end51.i

]]></Node>
<StgValue><ssdm name="br_ln1735"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end51.i:0 %meta_local_vaddr_V_flag_3_i = phi i1 1, void %if.then41.i, i1 0, void %if.else48.i

]]></Node>
<StgValue><ssdm name="meta_local_vaddr_V_flag_3_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0">
<![CDATA[
if.end51.i:1 %meta_local_vaddr_V_new_3_i = phi i48 %add_ln840, void %if.then41.i, i48 0, void %if.else48.i

]]></Node>
<StgValue><ssdm name="meta_local_vaddr_V_new_3_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0">
<![CDATA[
if.end51.i:2 %meta_remote_vaddr_V_new_3_i = phi i48 %add_ln840_7, void %if.then41.i, i48 0, void %if.else48.i

]]></Node>
<StgValue><ssdm name="meta_remote_vaddr_V_new_3_i"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end51.i:3 %meta_length_V_1_new_3_i = phi i32 %add_ln841, void %if.then41.i, i32 0, void %if.else48.i

]]></Node>
<StgValue><ssdm name="meta_length_V_1_new_3_i"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
if.end51.i:11 %br_ln1746 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln1746"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
sw.epilog.i:0 %meta_local_vaddr_V_flag_4_i = phi i1 %meta_local_vaddr_V_flag_3_i, void %if.end51.i, i1 0, void %sw.bb.i, i1 1, void %if.end28.i, i1 1, void %if.end15.i

]]></Node>
<StgValue><ssdm name="meta_local_vaddr_V_flag_4_i"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0" op_4_bw="48" op_5_bw="0" op_6_bw="48" op_7_bw="0">
<![CDATA[
sw.epilog.i:1 %meta_local_vaddr_V_new_4_i = phi i48 %meta_local_vaddr_V_new_3_i, void %if.end51.i, i48 0, void %sw.bb.i, i48 %meta_local_vaddr_V_new_0_i, void %if.end28.i, i48 %laddr_V, void %if.end15.i

]]></Node>
<StgValue><ssdm name="meta_local_vaddr_V_new_4_i"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0" op_4_bw="48" op_5_bw="0" op_6_bw="48" op_7_bw="0">
<![CDATA[
sw.epilog.i:2 %meta_remote_vaddr_V_new_4_i = phi i48 %meta_remote_vaddr_V_new_3_i, void %if.end51.i, i48 0, void %sw.bb.i, i48 %meta_remote_vaddr_V_new_0_i, void %if.end28.i, i48 %trunc_ln1669_4, void %if.end15.i

]]></Node>
<StgValue><ssdm name="meta_remote_vaddr_V_new_4_i"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
sw.epilog.i:3 %meta_length_V_1_new_4_i = phi i32 %meta_length_V_1_new_3_i, void %if.end51.i, i32 0, void %sw.bb.i, i32 %meta_length_V_1_new_0_i, void %if.end28.i, i32 %trunc_ln1669_5, void %if.end15.i

]]></Node>
<StgValue><ssdm name="meta_length_V_1_new_4_i"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog.i:4 %br_ln0 = br i1 %meta_local_vaddr_V_flag_4_i, void %local_req_handler.exit, void %mergeST3.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="meta_local_vaddr_V_flag_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST3.i:0 %store_ln1669 = store i32 %meta_length_V_1_new_4_i, i32 %meta_length_V_1

]]></Node>
<StgValue><ssdm name="store_ln1669"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="meta_local_vaddr_V_flag_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
mergeST3.i:1 %store_ln1669 = store i48 %meta_remote_vaddr_V_new_4_i, i48 %meta_remote_vaddr_V

]]></Node>
<StgValue><ssdm name="store_ln1669"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="meta_local_vaddr_V_flag_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
mergeST3.i:2 %store_ln1669 = store i48 %meta_local_vaddr_V_new_4_i, i48 %meta_local_vaddr_V

]]></Node>
<StgValue><ssdm name="store_ln1669"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="meta_local_vaddr_V_flag_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
mergeST3.i:3 %br_ln0 = br void %local_req_handler.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="16" op_3_bw="48" op_4_bw="8" op_5_bw="24" op_6_bw="32">
<![CDATA[
if.then10.i:0 %or_ln1678_1 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i16.i48.i8.i24.i32, i32 %trunc_ln1669_5, i16 0, i48 %trunc_ln1669_4, i8 0, i24 %tmp_173_i, i32 0

]]></Node>
<StgValue><ssdm name="or_ln1678_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
if.then10.i:1 %or_ln1678 = or i160 %or_ln1678_1, i160 29

]]></Node>
<StgValue><ssdm name="or_ln1678"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="160">
<![CDATA[
if.then10.i:2 %zext_ln1678 = zext i160 %or_ln1678

]]></Node>
<StgValue><ssdm name="zext_ln1678"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.then10.i:3 %write_ln1678 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %tx_appMetaFifo, i256 %zext_ln1678

]]></Node>
<StgValue><ssdm name="write_ln1678"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.then10.i:4 %br_ln1679 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln1679"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="16" op_3_bw="48" op_4_bw="8" op_5_bw="24" op_6_bw="32">
<![CDATA[
if.then6.i:0 %or_ln1674_1 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i16.i48.i8.i24.i32, i32 %trunc_ln1669_5, i16 0, i48 %trunc_ln1669_4, i8 0, i24 %tmp_173_i, i32 0

]]></Node>
<StgValue><ssdm name="or_ln1674_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
if.then6.i:1 %or_ln1674 = or i160 %or_ln1674_1, i160 12

]]></Node>
<StgValue><ssdm name="or_ln1674"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="256" op_0_bw="160">
<![CDATA[
if.then6.i:2 %zext_ln1674 = zext i160 %or_ln1674

]]></Node>
<StgValue><ssdm name="zext_ln1674"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.then6.i:3 %write_ln1674 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %tx_appMetaFifo, i256 %zext_ln1674

]]></Node>
<StgValue><ssdm name="write_ln1674"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
if.then6.i:4 %br_ln1675 = br void %if.end15.i

]]></Node>
<StgValue><ssdm name="br_ln1675"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="3"/>
</and_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="4"/>
</and_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="112" op_0_bw="112" op_1_bw="48" op_2_bw="48" op_3_bw="16">
<![CDATA[
if.end15.i:1 %tmp_179_i = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i48.i48.i16, i48 %laddr_V, i48 0, i16 %trunc_ln186_i

]]></Node>
<StgValue><ssdm name="tmp_179_i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="3"/>
</and_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="4"/>
</and_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="128" op_0_bw="112">
<![CDATA[
if.end15.i:2 %zext_ln1686 = zext i112 %tmp_179_i

]]></Node>
<StgValue><ssdm name="zext_ln1686"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="3"/>
</and_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="4"/>
</and_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.end15.i:3 %write_ln1686 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_readReqAddr_push, i128 %zext_ln1686

]]></Node>
<StgValue><ssdm name="write_ln1686"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
if.end28.i:3 %writeOpcode_3 = phi i5 %select_ln1639_1_cast_cast, void %if.then22.i, i5 %writeOpcode_2, void %if.else19.i

]]></Node>
<StgValue><ssdm name="writeOpcode_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
if.end28.i:4 %zext_ln1639 = zext i5 %writeOpcode_3

]]></Node>
<StgValue><ssdm name="zext_ln1639"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="112" op_0_bw="112" op_1_bw="32" op_2_bw="16" op_3_bw="48" op_4_bw="16">
<![CDATA[
if.end28.i:6 %tmp_177_i = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i32.i16.i48.i16, i32 %trunc_ln1669_5, i16 0, i48 %laddr_V, i16 %trunc_ln_i

]]></Node>
<StgValue><ssdm name="tmp_177_i"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="144" op_0_bw="112">
<![CDATA[
if.end28.i:7 %zext_ln1714 = zext i112 %tmp_177_i

]]></Node>
<StgValue><ssdm name="zext_ln1714"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="144" op_2_bw="144">
<![CDATA[
if.end28.i:8 %write_ln1714 = write void @_ssdm_op_Write.ap_fifo.volatile.i144P0A, i144 %tx_localMemCmdFifo, i144 %zext_ln1714

]]></Node>
<StgValue><ssdm name="write_ln1714"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="16" op_3_bw="48" op_4_bw="8" op_5_bw="24" op_6_bw="32">
<![CDATA[
if.end28.i:9 %tmp_s = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i16.i48.i8.i24.i32, i32 %trunc_ln1669_5, i16 0, i48 %trunc_ln1669_4, i8 0, i24 %tmp_173_i, i32 %zext_ln1639

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="256" op_0_bw="160">
<![CDATA[
if.end28.i:10 %zext_ln1717 = zext i160 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1717"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln1669" val="!0"/>
<literal name="trunc_ln1669" val="!4"/>
<literal name="trunc_ln1669" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.end28.i:11 %write_ln1717 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %tx_appMetaFifo, i256 %zext_ln1717

]]></Node>
<StgValue><ssdm name="write_ln1717"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end51.i:4 %length = phi i32 1408, void %if.then41.i, i32 %meta_length_V_1_load, void %if.else48.i

]]></Node>
<StgValue><ssdm name="length"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
if.end51.i:5 %writeOpcode_1 = phi i5 %select_ln1735, void %if.then41.i, i5 %writeOpcode, void %if.else48.i

]]></Node>
<StgValue><ssdm name="writeOpcode_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5">
<![CDATA[
if.end51.i:6 %zext_ln1642 = zext i5 %writeOpcode_1

]]></Node>
<StgValue><ssdm name="zext_ln1642"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24">
<![CDATA[
if.end51.i:7 %meta_qpn_V_1_load = load i24 %meta_qpn_V_1

]]></Node>
<StgValue><ssdm name="meta_qpn_V_1_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="161" op_0_bw="161" op_1_bw="1" op_2_bw="32" op_3_bw="16" op_4_bw="48" op_5_bw="8" op_6_bw="24" op_7_bw="32">
<![CDATA[
if.end51.i:8 %or_ln1742_2_i = bitconcatenate i161 @_ssdm_op_BitConcatenate.i161.i1.i32.i16.i48.i8.i24.i32, i1 0, i32 %length, i16 0, i48 %meta_remote_vaddr_V_load, i8 0, i24 %meta_qpn_V_1_load, i32 %zext_ln1642

]]></Node>
<StgValue><ssdm name="or_ln1742_2_i"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="256" op_0_bw="161">
<![CDATA[
if.end51.i:9 %zext_ln1742 = zext i161 %or_ln1742_2_i

]]></Node>
<StgValue><ssdm name="zext_ln1742"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lrh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.end51.i:10 %write_ln1742 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %tx_appMetaFifo, i256 %zext_ln1742

]]></Node>
<StgValue><ssdm name="write_ln1742"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0">
<![CDATA[
local_req_handler.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
