vhdl
====

8 bits adder with carry in and carry out - using the [fullAdder](ttps://github.com/dalmago/vhdl/tree/master/fullAdder)

To compile and simulate, go to the folder in Modelsim and run:

<code>
do compile.tcl
</code>

status: Working! (20/11/13)
