<profile>

<section name = "Vitis HLS Report for 'sink_from_aie_Pipeline_VITIS_LOOP_78_3'" level="0">
<item name = "Date">Sun Jun 30 17:18:58 2024
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">sink_from_aie</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">versal</item>
<item name = "Target device">xcvc1902-vsvd1760-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.533 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_78_3">?, ?, 4, 4, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 180, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 74, -</column>
<column name="Register">-, -, 239, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln89_1_fu_156_p2">+, 0, 0, 16, 16, 16</column>
<column name="h1_d0">+, 0, 0, 32, 32, 32</column>
<column name="h2_d0">+, 0, 0, 32, 32, 32</column>
<column name="joint_d0">+, 0, 0, 32, 32, 32</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_105">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_168">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_269">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_predicate_op24_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_cur_n">and, 0, 0, 2, 1, 0</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="icmp_ln82_fu_110_p2">icmp, 0, 0, 16, 32, 12</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="i_2_fu_129_p2">xor, 0, 0, 28, 32, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">6, 5, 1, 5</column>
<column name="ap_done_int">2, 2, 1, 2</column>
<column name="h1_address0">8, 3, 8, 24</column>
<column name="h2_address0">8, 3, 8, 24</column>
<column name="i_fu_48">32, 3, 32, 96</column>
<column name="input_stream_TDATA_blk_n">2, 2, 1, 2</column>
<column name="joint_address0">16, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="h1_addr_reg_228">8, 0, 8, 0</column>
<column name="h1_load_reg_243">32, 0, 32, 0</column>
<column name="h2_addr_reg_223">8, 0, 8, 0</column>
<column name="h2_load_reg_238">32, 0, 32, 0</column>
<column name="i_1_reg_201">32, 0, 32, 0</column>
<column name="i_fu_48">32, 0, 32, 0</column>
<column name="icmp_ln82_reg_210">1, 0, 1, 0</column>
<column name="joint_addr_reg_218">16, 0, 16, 0</column>
<column name="joint_load_reg_233">32, 0, 32, 0</column>
<column name="reg_97">32, 0, 32, 0</column>
<column name="tmp_reg_214">1, 0, 1, 0</column>
<column name="trunc_ln82_reg_205">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_78_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_78_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_78_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_78_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_78_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_78_3, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_78_3, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_78_3, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_78_3, return value</column>
<column name="input_stream_TVALID">in, 1, axis, input_stream, pointer</column>
<column name="input_stream_TDATA">in, 32, axis, input_stream, pointer</column>
<column name="input_stream_TREADY">out, 1, axis, input_stream, pointer</column>
<column name="joint_address0">out, 16, ap_memory, joint, array</column>
<column name="joint_ce0">out, 1, ap_memory, joint, array</column>
<column name="joint_we0">out, 1, ap_memory, joint, array</column>
<column name="joint_d0">out, 32, ap_memory, joint, array</column>
<column name="joint_q0">in, 32, ap_memory, joint, array</column>
<column name="h2_address0">out, 8, ap_memory, h2, array</column>
<column name="h2_ce0">out, 1, ap_memory, h2, array</column>
<column name="h2_we0">out, 1, ap_memory, h2, array</column>
<column name="h2_d0">out, 32, ap_memory, h2, array</column>
<column name="h2_q0">in, 32, ap_memory, h2, array</column>
<column name="h1_address0">out, 8, ap_memory, h1, array</column>
<column name="h1_ce0">out, 1, ap_memory, h1, array</column>
<column name="h1_we0">out, 1, ap_memory, h1, array</column>
<column name="h1_d0">out, 32, ap_memory, h1, array</column>
<column name="h1_q0">in, 32, ap_memory, h1, array</column>
</table>
</item>
</section>
</profile>
