<div id="pf2da" class="pf w0 h0" data-page-no="2da"><div class="pc pc2da w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2da.png"/><div class="t m0 xc2 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_S1 field descriptions (continued)</span></div><div class="t m0 x12c h10 yf58 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x97 h7 yfc7 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x95 h7 yfc8 ff2 fs4 fc0 sc0 ls0">RDRF</div><div class="t m0 x83 h7 yfc7 ff2 fs4 fc0 sc0 ls0 ws0">Receive Data Register Full Flag</div><div class="t m0 x83 h7 y1fa9 ff2 fs4 fc0 sc0 ls0 ws0">RDRF becomes set whenever the receive data buffer is full. To clear RDRF, read the UART data register</div><div class="t m0 x83 h7 y3189 ff2 fs4 fc0 sc0 ls0 ws0">( UART _D).</div><div class="t m0 x83 h7 y40b7 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Receive data buffer empty.</div><div class="t m0 x83 h7 y40b8 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Receive data buffer full.</div><div class="t m0 x97 h7 y40b9 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x3a h7 y40ba ff2 fs4 fc0 sc0 ls0">IDLE</div><div class="t m0 x83 h7 y40b9 ff2 fs4 fc0 sc0 ls0 ws0">Idle Line Flag</div><div class="t m0 x83 h7 y1fae ff2 fs4 fc0 sc0 ls0 ws0">IDLE is set when the UART receive line becomes idle for a full character time after a period of activity.</div><div class="t m0 x83 h7 y40bb ff2 fs4 fc0 sc0 ls0 ws0">When ILT is cleared, the receiver starts counting idle bit times after the start bit. If the receive character is</div><div class="t m0 x83 h7 y40bc ff2 fs4 fc0 sc0 ls0 ws0">all 1s, these bit times and the stop bits time count toward the full character time of logic high, 10 to 13 bit</div><div class="t m0 x83 h7 y36d0 ff2 fs4 fc0 sc0 ls0 ws0">times, needed for the receiver to detect an idle line. When ILT is set, the receiver doesn&apos;t start counting</div><div class="t m0 x83 h7 y1f8f ff2 fs4 fc0 sc0 ls0 ws0">idle bit times until after the stop bits. The stop bits and any logic high bit times at the end of the previous</div><div class="t m0 x83 h7 y40bd ff2 fs4 fc0 sc0 ls0 ws0">character do not count toward the full character time of logic high needed for the receiver to detect an idle</div><div class="t m0 x83 h7 y40be ff2 fs4 fc0 sc0 ls0">line.</div><div class="t m0 x83 h7 y40bf ff2 fs4 fc0 sc0 ls0 ws0">To clear IDLE, write logic 1 to the IDLE flag. After IDLE has been cleared, it cannot become set again until</div><div class="t m0 x83 h7 y40c0 ff2 fs4 fc0 sc0 ls0 ws0">after a new character has been received and RDRF has been set. IDLE is set only once even if the</div><div class="t m0 x83 h7 y40c1 ff2 fs4 fc0 sc0 ls0 ws0">receive line remains idle for an extended period.</div><div class="t m0 x83 h7 y40c2 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No idle line detected.</div><div class="t m0 x83 h7 y40c3 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Idle line was detected.</div><div class="t m0 x97 h7 y40c4 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x8b h7 y40c5 ff2 fs4 fc0 sc0 ls0">OR</div><div class="t m0 x83 h7 y40c4 ff2 fs4 fc0 sc0 ls0 ws0">Receiver Overrun Flag</div><div class="t m0 x83 h7 y40c6 ff2 fs4 fc0 sc0 ls0 ws0">OR is set when a new serial character is ready to be transferred to the receive data buffer, but the</div><div class="t m0 x83 h7 y40c7 ff2 fs4 fc0 sc0 ls0 ws0">previously received character has not been read from UART _D yet. In this case, the new character, and</div><div class="t m0 x83 h7 y40c8 ff2 fs4 fc0 sc0 ls0 ws0">all associated error information, is lost because there is no room to move it into UART _D. To clear OR,</div><div class="t m0 x83 h7 y40c9 ff2 fs4 fc0 sc0 ls0 ws0">write a logic 1 to the OR flag.</div><div class="t m0 x83 h7 y40ca ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No overrun.</div><div class="t m0 x83 h7 y40cb ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Receive overrun (new UART data lost).</div><div class="t m0 x97 h7 y40cc ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x8b h7 y40cd ff2 fs4 fc0 sc0 ls0">NF</div><div class="t m0 x83 h7 y40cc ff2 fs4 fc0 sc0 ls0 ws0">Noise Flag</div><div class="t m0 x83 h7 y378c ff2 fs4 fc0 sc0 ls0 ws0">The advanced sampling technique used in the receiver takes three samples in each of the received bits. If</div><div class="t m0 x83 h7 y40ce ff2 fs4 fc0 sc0 ls0 ws0">any of these samples disagrees with the rest of the samples within any bit time in the frame, the flag NF is</div><div class="t m0 x83 h7 y40cf ff2 fs4 fc0 sc0 ls0 ws0">set at the same time as RDRF is set for the character. To clear NF, write logic one to the NF.</div><div class="t m0 x83 h7 y40d0 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No noise detected.</div><div class="t m0 x83 h7 y3771 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Noise detected in the received character in UART _D.</div><div class="t m0 x97 h7 y40d1 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x8b h7 y40d2 ff2 fs4 fc0 sc0 ls0">FE</div><div class="t m0 x83 h7 y40d1 ff2 fs4 fc0 sc0 ls0 ws0">Framing Error Flag</div><div class="t m0 x83 h7 y40d3 ff2 fs4 fc0 sc0 ls0 ws0">FE is set at the same time as RDRF when the receiver detects a logic 0 where a stop bit was expected.</div><div class="t m0 x83 h7 y40d4 ff2 fs4 fc0 sc0 ls0 ws0">This suggests the receiver was not properly aligned to a character frame. To clear FE, write a logic one to</div><div class="t m0 x83 h7 y40d5 ff2 fs4 fc0 sc0 ls0 ws0">the FE flag.</div><div class="t m0 x83 h7 y40d6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No framing error detected. This does not guarantee the framing is correct.</div><div class="t m0 x83 h7 y40d7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Framing error.</div><div class="t m0 x97 h7 y40d8 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x8b h7 y40d9 ff2 fs4 fc0 sc0 ls0">PF</div><div class="t m0 x83 h7 y40d8 ff2 fs4 fc0 sc0 ls0 ws0">Parity Error Flag</div><div class="t m0 x83 h7 y40da ff2 fs4 fc0 sc0 ls0 ws0">PF is set at the same time as RDRF when parity is enabled (PE = 1) and the parity bit in the received</div><div class="t m0 x83 h7 y40db ff2 fs4 fc0 sc0 ls0 ws0">character does not agree with the expected parity value. To clear PF, write a logic one to the PF.</div><div class="t m0 x1b h7 y40dc ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">730<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
