0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/loren/Desktop/IngInf - Triennale/Terzo Anno/Reti Logiche/Progetto Reti logiche/test_finale.vhd,1625573403,vhdl,,,,project_tb,,,,,,,,
C:/Users/loren/project_reti/project_reti.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v,1625925259,verilog,,,,glbl;project_reti_logiche,,,,,,,,
