// Seed: 876649573
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  module_2(
      id_5
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always begin
    id_5 <= 1;
    id_1 = 1;
  end
  module_0(
      id_3, id_6, id_3, id_2
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1;
  supply1 id_2;
  supply0 id_3 = 1 + id_2;
  wire id_4;
  assign id_1 = (id_3);
endmodule
