
5. Printing statistics.

=== ACS ===

   Number of wires:                 20
   Number of wire bits:             64
   Number of public wires:          11
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                           16
     $eq                             6
     $gt                             8
     $logic_not                      2
     $mux                           17
     $pmux                           2
     $reduce_or                      5

=== bmc000 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc001 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc010 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc011 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc100 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc101 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc110 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== bmc111 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            2
     $xor                            2

=== decoder ===

   Number of wires:                128
   Number of wire bits:            623
   Number of public wires:          93
   Number of public wire bits:     388
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $add                           10
     $adff                          80
     $adffe                         10
     $and                           64
     $dff                           45
     $logic_and                      7
     $mux                          144
     $sdff                          10
     $sub                           10

=== mem ===

   Number of wires:                  9
   Number of wire bits:             62
   Number of public wires:           5
   Number of public wire bits:      28
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                  6
     $dff                            8
     $mux                           19

=== mem_disp ===

   Number of wires:                  9
   Number of wire bits:             27
   Number of public wires:           5
   Number of public wire bits:      14
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $mux                           12

=== tbu ===

   Number of wires:                 85
   Number of wire bits:            155
   Number of public wires:          13
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $adff                           3
     $and                           16
     $dff                            3
     $dlatch                         1
     $eq                            21
     $logic_and                      1
     $logic_not                      3
     $mux                           32
     $not                           17
     $pmux                          52
     $reduce_or                     16

=== design hierarchy ===

   decoder                           1
     ACS                             0
     bmc000                          0
     bmc001                          0
     bmc010                          0
     bmc011                          0
     bmc100                          0
     bmc101                          0
     bmc110                          0
     bmc111                          0
     mem                             0
     mem_disp                        0
     tbu                             0

   Number of wires:                128
   Number of wire bits:            623
   Number of public wires:          93
   Number of public wire bits:     388
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $add                           10
     $adff                          80
     $adffe                         10
     $and                           64
     $dff                           45
     $logic_and                      7
     $mux                          144
     $sdff                          10
     $sub                           10

