/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 25 10:46:55 2015
 *                 Full Compile MD5 Checksum  add20cb7888302c2ee8be1277223a4e4
 *                     (minus title and desc)
 *                 MD5 Checksum               f64b4ec86ad9ad7523e5d75b1dc732c5
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     126
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_AFEC_1_H__
#define BCHP_AFEC_1_H__

/***************************************************************************
 *AFEC_1 - AFEC Register Set
 ***************************************************************************/
#define BCHP_AFEC_1_RST                          0x00705000 /* [WO] AFEC core reset register */
#define BCHP_AFEC_1_CNTR_CTRL                    0x00705004 /* [WO] AFEC counter-control register */
#define BCHP_AFEC_1_TEST_CONFIG                  0x00705008 /* [RW] AFEC Test Configuration Register */
#define BCHP_AFEC_1_ACM_MODCOD_1                 0x00705030 /* [RW] ACM Controller MODCOD Configuration Register 1 */
#define BCHP_AFEC_1_ACM_MODCOD_2                 0x00705034 /* [RW] ACM Controller MODCOD Configuration Register 2 */
#define BCHP_AFEC_1_ACM_MODCOD_3                 0x00705038 /* [RW] ACM Controller MODCOD Configuration Register 3 */
#define BCHP_AFEC_1_ACM_MODCOD_4                 0x0070503c /* [RW] ACM Controller MODCOD Configuration Register 4 */
#define BCHP_AFEC_1_ACM_MODCOD_5                 0x00705040 /* [RW] ACM Controller MODCOD Configuration Register 5 */
#define BCHP_AFEC_1_ACM_MODCOD_6                 0x00705044 /* [RW] ACM Controller MODCOD Configuration Register 6 */
#define BCHP_AFEC_1_ACM_MODCOD_7                 0x00705048 /* [RW] ACM Controller MODCOD Configuration Register 7 */
#define BCHP_AFEC_1_ACM_MODCOD_8                 0x0070504c /* [RW] ACM Controller MODCOD Configuration Register 8 */
#define BCHP_AFEC_1_ACM_MODCOD_9                 0x00705050 /* [RW] ACM Controller MODCOD Configuration Register 9 */
#define BCHP_AFEC_1_ACM_MODCOD_10                0x00705054 /* [RW] ACM Controller MODCOD Configuration Register 10 */
#define BCHP_AFEC_1_ACM_MODCOD_11                0x00705058 /* [RW] ACM Controller MODCOD Configuration Register 11 */
#define BCHP_AFEC_1_ACM_MODCOD_12                0x0070505c /* [RW] ACM Controller MODCOD Configuration Register 12 */
#define BCHP_AFEC_1_ACM_MODCOD_13                0x00705060 /* [RW] ACM Controller MODCOD Configuration Register 13 */
#define BCHP_AFEC_1_ACM_MODCOD_14                0x00705064 /* [RW] ACM Controller MODCOD Configuration Register 14 */
#define BCHP_AFEC_1_ACM_MODCOD_15                0x00705068 /* [RW] ACM Controller MODCOD Configuration Register 15 */
#define BCHP_AFEC_1_ACM_MODCOD_16                0x0070506c /* [RW] ACM Controller MODCOD Configuration Register 16 */
#define BCHP_AFEC_1_ACM_MODCOD_17                0x00705070 /* [RW] ACM Controller MODCOD Configuration Register 17 */
#define BCHP_AFEC_1_ACM_MODCOD_18                0x00705074 /* [RW] ACM Controller MODCOD Configuration Register 18 */
#define BCHP_AFEC_1_ACM_MODCOD_19                0x00705078 /* [RW] ACM Controller MODCOD Configuration Register 19 */
#define BCHP_AFEC_1_ACM_MODCOD_20                0x0070507c /* [RW] ACM Controller MODCOD Configuration Register 20 */
#define BCHP_AFEC_1_ACM_MODCOD_21                0x00705080 /* [RW] ACM Controller MODCOD Configuration Register 21 */
#define BCHP_AFEC_1_ACM_MODCOD_22                0x00705084 /* [RW] ACM Controller MODCOD Configuration Register 22 */
#define BCHP_AFEC_1_ACM_MODCOD_23                0x00705088 /* [RW] ACM Controller MODCOD Configuration Register 23 */
#define BCHP_AFEC_1_ACM_MODCOD_24                0x0070508c /* [RW] ACM Controller MODCOD Configuration Register 24 */
#define BCHP_AFEC_1_ACM_MODCOD_25                0x00705090 /* [RW] ACM Controller MODCOD Configuration Register 25 */
#define BCHP_AFEC_1_ACM_MODCOD_26                0x00705094 /* [RW] ACM Controller MODCOD Configuration Register 26 */
#define BCHP_AFEC_1_ACM_MODCOD_27                0x00705098 /* [RW] ACM Controller MODCOD Configuration Register 27 */
#define BCHP_AFEC_1_ACM_MODCOD_28                0x0070509c /* [RW] ACM Controller MODCOD Configuration Register 28 */
#define BCHP_AFEC_1_ACM_MODCOD_29_EXT            0x007050a0 /* [RW] ACM Controller MODCOD Configuration Register 29 Extension */
#define BCHP_AFEC_1_ACM_MODCOD_29_LDPC0_EXT      0x007050a4 /* [RW] ACM Controller LDPC Configuration Register */
#define BCHP_AFEC_1_ACM_MODCOD_30_EXT            0x007050a8 /* [RW] ACM Controller MODCOD Configuration Register 30 Extension */
#define BCHP_AFEC_1_ACM_MODCOD_30_LDPC0_EXT      0x007050ac /* [RW] ACM Controller LDPC Configuration Register */
#define BCHP_AFEC_1_ACM_MODCOD_31_EXT            0x007050b0 /* [RW] ACM Controller MODCOD Configuration Register 31 Extension */
#define BCHP_AFEC_1_ACM_MODCOD_31_LDPC0_EXT      0x007050b4 /* [RW] ACM Controller LDPC Configuration Register */
#define BCHP_AFEC_1_ACM_SYM_CNT_0                0x007050b8 /* [RW] ACM Controller symbol counter */
#define BCHP_AFEC_1_ACM_SYM_CNT_1                0x007050bc /* [RW] ACM Controller symbol counter */
#define BCHP_AFEC_1_ACM_SYM_CNT_2                0x007050c0 /* [RW] ACM Controller symbol counter */
#define BCHP_AFEC_1_ACM_CYCLE_CNT_0              0x007050c4 /* [RW] ACM Controller LDPC clk counter for QPSK */
#define BCHP_AFEC_1_ACM_CYCLE_CNT_1              0x007050c8 /* [RW] ACM Controller LDPC clk counter for 8PSK */
#define BCHP_AFEC_1_ACM_CYCLE_CNT_2              0x007050cc /* [RW] ACM Controller LDPC clk counter for 16APSK */
#define BCHP_AFEC_1_ACM_CYCLE_CNT_3              0x007050d0 /* [RW] ACM Controller LDPC clk counter for 32APSK */
#define BCHP_AFEC_1_ACM_CYCLE_CNT_4              0x007050d4 /* [RW] ACM Controller LDPC clk counter for BPSK */
#define BCHP_AFEC_1_ACM_MISC_0                   0x007050d8 /* [RW] ACM Controller MISC_0 register */
#define BCHP_AFEC_1_ACM_MISC_1                   0x007050dc /* [RW] ACM Controller MISC_1 register */
#define BCHP_AFEC_1_ACM_MODCOD_OVERIDE           0x007050e0 /* [RW] ACM Controller MODCOD Overide Configuration Register */
#define BCHP_AFEC_1_ACM_MODCOD_STATS_CONFIG      0x007050ec /* [RW] ACM MODCOD statistics configuration block */
#define BCHP_AFEC_1_ACM_DONT_DEC_CNT             0x007050f0 /* [RO] ACM Dont decode counter */
#define BCHP_AFEC_1_ACM_LDPC_ITER_CNT            0x007050f4 /* [RO] ACM Iteration counter */
#define BCHP_AFEC_1_ACM_LDPC_FAIL_CNT            0x007050f8 /* [RO] ACM LDPC FAIL COUNTER */
#define BCHP_AFEC_1_ACM_LDPC_FRM_CNT             0x007050fc /* [RO] ACM LDPC FRAME COUNTER */
#define BCHP_AFEC_1_ACM_MAX_ITER_OVERIDE         0x00705104 /* [RW] ACM Controller MODCOD MAX_ITER_OVERIDE selection register */
#define BCHP_AFEC_1_LDPC_CONFIG_0                0x00705300 /* [RW] LDPC Configuration Register 0 */
#define BCHP_AFEC_1_LDPC_STATUS                  0x00705328 /* [RO] LDPC Status Register */
#define BCHP_AFEC_1_LDPC_MET_CRC                 0x0070532c /* [RO] Metric Generator Signature */
#define BCHP_AFEC_1_LDPC_EDGE_CRC                0x00705330 /* [RO] Edge Output Signature */
#define BCHP_AFEC_1_LDPC_PSL_CTL                 0x00705334 /* [RW] Power Saving Loop Control register */
#define BCHP_AFEC_1_LDPC_PSL_INT_THRES           0x00705338 /* [RW] PSL Integrator Threshold */
#define BCHP_AFEC_1_LDPC_PSL_INT                 0x0070533c /* [RW] PSL Integrator Value */
#define BCHP_AFEC_1_LDPC_PSL_AVE                 0x00705340 /* [RW] PSL Integrator Average Value */
#define BCHP_AFEC_1_LDPC_PSL_XCS                 0x00705344 /* [RO] PSL Excess Value */
#define BCHP_AFEC_1_LDPC_PSL_FILTER              0x00705348 /* [RW] PSL Filter for ACM */
#define BCHP_AFEC_1_LDPC_MEM_POWER               0x0070534c /* [RW] Dynamic memory shut down */
#define BCHP_AFEC_1_BCH_TPCTL                    0x007053bc /* [RW] BCH Block Testport Control Register */
#define BCHP_AFEC_1_BCH_TPSIG                    0x007053c0 /* [RO] BCH Block Signature Analyzer */
#define BCHP_AFEC_1_BCH_CTRL                     0x007053c4 /* [RW] BCH Decoder Control Register */
#define BCHP_AFEC_1_BCH_DECNBLK                  0x007053c8 /* [RO] BCH Number of Block Counter */
#define BCHP_AFEC_1_BCH_DECCBLK                  0x007053cc /* [RO] BCH Number of Corrected Block Counter */
#define BCHP_AFEC_1_BCH_DECBBLK                  0x007053d0 /* [RO] BCH Number of Bad Block Counter */
#define BCHP_AFEC_1_BCH_DECCBIT                  0x007053d4 /* [RO] BCH Number of Corrected Bit Counter */
#define BCHP_AFEC_1_BCH_DECMCOR                  0x007053d8 /* [RO] BCH Number of Miscorrected Block Counter */
#define BCHP_AFEC_1_BCH_BBHDR0                   0x007053dc /* [RO] BBHEADER Register 0 */
#define BCHP_AFEC_1_BCH_BBHDR1                   0x007053e0 /* [RO] BBHEADER Register 1 */
#define BCHP_AFEC_1_BCH_BBHDR2                   0x007053e4 /* [RO] BBHEADER Register 2 */
#define BCHP_AFEC_1_BCH_BBHDR3                   0x007053e8 /* [RW] BBHEADER Register 3 */
#define BCHP_AFEC_1_BCH_BBHDR4                   0x007053ec /* [RW] BBHEADER Register 4 */
#define BCHP_AFEC_1_BCH_BBHDR5                   0x007053f0 /* [RW] BBHEADER Register 5 */
#define BCHP_AFEC_1_BCH_MPLCK                    0x007053f4 /* [RW] MPEG Lock Detector Configuration Register */
#define BCHP_AFEC_1_BCH_MPCFG                    0x007053f8 /* [RW] MPEG Packetizer Configuration Register */
#define BCHP_AFEC_1_BCH_SMCFG                    0x007053fc /* [RW] Smoother FIFO Configuration Register */

#endif /* #ifndef BCHP_AFEC_1_H__ */

/* End of File */
