<stg><name>Bytes_flipping</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="168" op_0_bw="32">
<![CDATA[
entry:0 %data_flipped = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_flipped"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="178" op_0_bw="178" op_1_bw="178">
<![CDATA[
entry:2 %p_read_20 = read i178 @_ssdm_op_Read.ap_auto.i178, i178 %p_read

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:3 %store_ln44 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="168" op_1_bw="168">
<![CDATA[
entry:4 %store_ln41 = store i168 0, i168 %data_flipped

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln44 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_29 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:1 %icmp_ln44 = icmp_eq  i5 %i_29, i5 21

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:2 %i_30 = add i5 %i_29, i5 1

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln44 = br i1 %icmp_ln44, void %for.inc.split.i, void %Bytes_flipping.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="168" op_0_bw="168" op_1_bw="0">
<![CDATA[
for.inc.split.i:0 %data_flipped_load = load i168 %data_flipped

]]></Node>
<StgValue><ssdm name="data_flipped_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i:1 %specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split.i:2 %speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln41"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:3 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc.split.i:4 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_29, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split.i:5 %zext_ln46 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:6 %or_ln46 = or i8 %shl_ln, i8 7

]]></Node>
<StgValue><ssdm name="or_ln46"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split.i:7 %zext_ln46_1 = zext i8 %or_ln46

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="178" op_2_bw="32">
<![CDATA[
for.inc.split.i:8 %bit_select_i_i4_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln46

]]></Node>
<StgValue><ssdm name="bit_select_i_i4_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="168" op_0_bw="168" op_1_bw="168" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.split.i:9 %data_flipped_1 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_load, i32 %zext_ln46_1, i1 %bit_select_i_i4_i

]]></Node>
<StgValue><ssdm name="data_flipped_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:10 %or_ln47 = or i8 %shl_ln, i8 1

]]></Node>
<StgValue><ssdm name="or_ln47"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split.i:11 %zext_ln47 = zext i8 %or_ln47

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:12 %or_ln47_1 = or i8 %shl_ln, i8 6

]]></Node>
<StgValue><ssdm name="or_ln47_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split.i:13 %zext_ln47_1 = zext i8 %or_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="178" op_2_bw="32">
<![CDATA[
for.inc.split.i:14 %bit_select_i_i5_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln47

]]></Node>
<StgValue><ssdm name="bit_select_i_i5_i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="168" op_0_bw="168" op_1_bw="168" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.split.i:15 %data_flipped_2 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_1, i32 %zext_ln47_1, i1 %bit_select_i_i5_i

]]></Node>
<StgValue><ssdm name="data_flipped_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:16 %or_ln48 = or i8 %shl_ln, i8 2

]]></Node>
<StgValue><ssdm name="or_ln48"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split.i:17 %zext_ln48 = zext i8 %or_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:18 %or_ln48_1 = or i8 %shl_ln, i8 5

]]></Node>
<StgValue><ssdm name="or_ln48_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split.i:19 %zext_ln48_1 = zext i8 %or_ln48_1

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="178" op_2_bw="32">
<![CDATA[
for.inc.split.i:20 %bit_select_i_i6_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln48

]]></Node>
<StgValue><ssdm name="bit_select_i_i6_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="168" op_0_bw="168" op_1_bw="168" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.split.i:21 %data_flipped_3 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_2, i32 %zext_ln48_1, i1 %bit_select_i_i6_i

]]></Node>
<StgValue><ssdm name="data_flipped_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:22 %or_ln49 = or i8 %shl_ln, i8 3

]]></Node>
<StgValue><ssdm name="or_ln49"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split.i:23 %zext_ln49 = zext i8 %or_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:24 %or_ln49_1 = or i8 %shl_ln, i8 4

]]></Node>
<StgValue><ssdm name="or_ln49_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split.i:25 %zext_ln49_1 = zext i8 %or_ln49_1

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="178" op_2_bw="32">
<![CDATA[
for.inc.split.i:26 %bit_select_i_i7_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln49

]]></Node>
<StgValue><ssdm name="bit_select_i_i7_i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="168" op_0_bw="168" op_1_bw="168" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.split.i:27 %data_flipped_4 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_3, i32 %zext_ln49_1, i1 %bit_select_i_i7_i

]]></Node>
<StgValue><ssdm name="data_flipped_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="178" op_2_bw="32">
<![CDATA[
for.inc.split.i:28 %bit_select_i_i8_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln49_1

]]></Node>
<StgValue><ssdm name="bit_select_i_i8_i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="168" op_0_bw="168" op_1_bw="168" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.split.i:29 %data_flipped_5 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_4, i32 %zext_ln49, i1 %bit_select_i_i8_i

]]></Node>
<StgValue><ssdm name="data_flipped_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="178" op_2_bw="32">
<![CDATA[
for.inc.split.i:30 %bit_select_i_i1_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="bit_select_i_i1_i"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="168" op_0_bw="168" op_1_bw="168" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.split.i:31 %data_flipped_6 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_5, i32 %zext_ln48, i1 %bit_select_i_i1_i

]]></Node>
<StgValue><ssdm name="data_flipped_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="178" op_2_bw="32">
<![CDATA[
for.inc.split.i:32 %bit_select_i_i9_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="bit_select_i_i9_i"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="168" op_0_bw="168" op_1_bw="168" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.split.i:33 %data_flipped_7 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_6, i32 %zext_ln47, i1 %bit_select_i_i9_i

]]></Node>
<StgValue><ssdm name="data_flipped_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="178" op_2_bw="32">
<![CDATA[
for.inc.split.i:34 %bit_select_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="bit_select_i_i_i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="168" op_0_bw="168" op_1_bw="168" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.split.i:35 %data_flipped_8 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_7, i32 %zext_ln46, i1 %bit_select_i_i_i

]]></Node>
<StgValue><ssdm name="data_flipped_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:36 %store_ln44 = store i5 %i_30, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="168" op_1_bw="168" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:37 %store_ln41 = store i168 %data_flipped_8, i168 %data_flipped

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i:38 %br_ln44 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="168" op_0_bw="168" op_1_bw="0">
<![CDATA[
Bytes_flipping.exit:0 %data_flipped_load_1 = load i168 %data_flipped

]]></Node>
<StgValue><ssdm name="data_flipped_load_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="168">
<![CDATA[
Bytes_flipping.exit:1 %ret_ln501 = ret i168 %data_flipped_load_1

]]></Node>
<StgValue><ssdm name="ret_ln501"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
