// Seed: 1645508420
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output wand id_2,
    input tri id_3,
    output supply1 id_4,
    output uwire id_5
);
  wire id_7, id_8;
  parameter id_9[1 : 1] = 1 | 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd99
) (
    input supply1 id_0,
    input wire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 _id_4,
    input wand id_5,
    input wor id_6,
    input supply1 id_7,
    input tri1 id_8,
    output logic id_9,
    output tri id_10,
    output tri0 id_11,
    output supply0 id_12,
    input supply1 id_13
);
  logic id_15, id_16;
  final id_9 = id_8;
  wire [~^  -1 : id_4] id_17;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_10,
      id_5,
      id_11,
      id_11
  );
  parameter id_18 = -1'd0;
endmodule
