# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../extra_credit.srcs/sources_1/imports/new/Y_shift_register.v" \
"../../../../extra_credit.srcs/sources_1/imports/new/comparator.v" \
"../../../../extra_credit.srcs/sources_1/imports/new/divider.v" \
"../../../../extra_credit.srcs/sources_1/imports/new/divider_control_unit.v" \
"../../../../extra_credit.srcs/sources_1/imports/new/divider_data_path.v" \
"../../../../extra_credit.srcs/sources_1/imports/new/mux2.v" \
"../../../../extra_credit.srcs/sources_1/imports/new/shift_register.v" \
"../../../../extra_credit.srcs/sources_1/imports/new/subtractor.v" \
"../../../../extra_credit.srcs/sources_1/imports/new/ud_counter.v" \
"../../../../extra_credit.srcs/sim_1/imports/new/divider_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
