{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560966261546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560966261548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 14:44:21 2019 " "Processing started: Wed Jun 19 14:44:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560966261548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560966261548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NeanderProcessor -c NeanderProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off NeanderProcessor -c NeanderProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560966261549 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560966261883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula2-comportamento " "Found design unit 1: ula2-comportamento" {  } { { "ula2.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ula2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262544 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula2 " "Found entity 1: ula2" {  } { { "ula2.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ula2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560966262544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neander.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neander.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neander-comportamento " "Found design unit 1: neander-comportamento" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262546 ""} { "Info" "ISGN_ENTITY_NAME" "1 neander " "Found entity 1: neander" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560966262546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2to1-Multiplexador " "Found design unit 1: Mux2to1-Multiplexador" {  } { { "Mux2to1.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/Mux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262547 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/Mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560966262547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-comportamento " "Found design unit 1: memoria-comportamento" {  } { { "memoria.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/memoria.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262549 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/memoria.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560966262549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-comportamento " "Found design unit 1: main-comportamento" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262550 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560966262550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ckt " "Found design unit 1: ULA-ckt" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ULA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262551 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560966262551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/somador.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262552 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560966262552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bits-comportamento " "Found design unit 1: somador8bits-comportamento" {  } { { "somador8bits.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/somador8bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262553 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bits " "Found entity 1: somador8bits" {  } { { "somador8bits.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/somador8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560966262553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560966262553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560966262659 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opCod main.vhd(36) " "Verilog HDL or VHDL warning at main.vhd(36): object \"opCod\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560966262663 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endMemoria main.vhd(37) " "Verilog HDL or VHDL warning at main.vhd(37): object \"endMemoria\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560966262663 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inputData main.vhd(38) " "Verilog HDL or VHDL warning at main.vhd(38): object \"inputData\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560966262663 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc main.vhd(40) " "Verilog HDL or VHDL warning at main.vhd(40): object \"pc\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560966262663 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ri main.vhd(41) " "Verilog HDL or VHDL warning at main.vhd(41): object \"ri\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560966262663 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rrdm main.vhd(43) " "Verilog HDL or VHDL warning at main.vhd(43): object \"rrdm\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560966262664 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rrem main.vhd(44) " "Verilog HDL or VHDL warning at main.vhd(44): object \"rrem\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560966262664 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memo main.vhd(45) " "Verilog HDL or VHDL warning at main.vhd(45): object \"memo\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560966262664 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neander neander:neander1 " "Elaborating entity \"neander\" for hierarchy \"neander:neander1\"" {  } { { "main.vhd" "neander1" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560966262684 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "flagz_out neander.vhd(128) " "VHDL warning at neander.vhd(128): sensitivity list already contains flagz_out" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1560966262688 "|main|neander:neander1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flagn_out neander.vhd(175) " "VHDL Process Statement warning at neander.vhd(175): signal \"flagn_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560966262688 "|main|neander:neander1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_passy neander.vhd(259) " "VHDL Process Statement warning at neander.vhd(259): signal \"alu_passy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560966262688 "|main|neander:neander1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_add neander.vhd(259) " "VHDL Process Statement warning at neander.vhd(259): signal \"alu_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560966262688 "|main|neander:neander1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_or neander.vhd(259) " "VHDL Process Statement warning at neander.vhd(259): signal \"alu_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560966262688 "|main|neander:neander1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_and neander.vhd(259) " "VHDL Process Statement warning at neander.vhd(259): signal \"alu_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560966262688 "|main|neander:neander1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_not neander.vhd(259) " "VHDL Process Statement warning at neander.vhd(259): signal \"alu_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560966262688 "|main|neander:neander1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "proximoestado neander.vhd(128) " "VHDL Process Statement warning at neander.vhd(128): inferring latch(es) for signal or variable \"proximoestado\", which holds its previous value in one or more paths through the process" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560966262688 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doalunot neander.vhd(128) " "Inferred latch for \"proximoestado.doalunot\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262688 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dojump3 neander.vhd(128) " "Inferred latch for \"proximoestado.dojump3\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dojump2 neander.vhd(128) " "Inferred latch for \"proximoestado.dojump2\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dojump1 neander.vhd(128) " "Inferred latch for \"proximoestado.dojump1\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dontjump neander.vhd(128) " "Inferred latch for \"proximoestado.dontjump\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dostore5 neander.vhd(128) " "Inferred latch for \"proximoestado.dostore5\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dostore4 neander.vhd(128) " "Inferred latch for \"proximoestado.dostore4\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dostore3 neander.vhd(128) " "Inferred latch for \"proximoestado.dostore3\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dostore2 neander.vhd(128) " "Inferred latch for \"proximoestado.dostore2\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dostore1 neander.vhd(128) " "Inferred latch for \"proximoestado.dostore1\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop5and neander.vhd(128) " "Inferred latch for \"proximoestado.doaluop5and\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop5or neander.vhd(128) " "Inferred latch for \"proximoestado.doaluop5or\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop5add neander.vhd(128) " "Inferred latch for \"proximoestado.doaluop5add\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop5load neander.vhd(128) " "Inferred latch for \"proximoestado.doaluop5load\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop4 neander.vhd(128) " "Inferred latch for \"proximoestado.doaluop4\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop3 neander.vhd(128) " "Inferred latch for \"proximoestado.doaluop3\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop2 neander.vhd(128) " "Inferred latch for \"proximoestado.doaluop2\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop1 neander.vhd(128) " "Inferred latch for \"proximoestado.doaluop1\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.decod neander.vhd(128) " "Inferred latch for \"proximoestado.decod\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.fetch2 neander.vhd(128) " "Inferred latch for \"proximoestado.fetch2\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262689 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.fetch1 neander.vhd(128) " "Inferred latch for \"proximoestado.fetch1\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262690 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.fetch0 neander.vhd(128) " "Inferred latch for \"proximoestado.fetch0\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262690 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.init neander.vhd(128) " "Inferred latch for \"proximoestado.init\" at neander.vhd(128)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560966262690 "|main|neander:neander1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA neander:neander1\|ULA:ula1 " "Elaborating entity \"ULA\" for hierarchy \"neander:neander1\|ULA:ula1\"" {  } { { "neander.vhd" "ula1" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560966262691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador8bits neander:neander1\|ULA:ula1\|somador8bits:instanciaSomador " "Elaborating entity \"somador8bits\" for hierarchy \"neander:neander1\|ULA:ula1\|somador8bits:instanciaSomador\"" {  } { { "ULA.vhd" "instanciaSomador" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ULA.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560966262693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador neander:neander1\|ULA:ula1\|somador8bits:instanciaSomador\|somador:\\gen:0:uut " "Elaborating entity \"somador\" for hierarchy \"neander:neander1\|ULA:ula1\|somador8bits:instanciaSomador\|somador:\\gen:0:uut\"" {  } { { "somador8bits.vhd" "\\gen:0:uut" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/somador8bits.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560966262695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria neander:neander1\|memoria:memoria1 " "Elaborating entity \"memoria\" for hierarchy \"neander:neander1\|memoria:memoria1\"" {  } { { "neander.vhd" "memoria1" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560966262706 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|out_ac\[0\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|out_ac\[0\]\" feeding internal logic into a wire" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ULA.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560966262899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|out_ac\[1\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|out_ac\[1\]\" feeding internal logic into a wire" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ULA.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560966262899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|out_ac\[2\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|out_ac\[2\]\" feeding internal logic into a wire" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ULA.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560966262899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|out_ac\[3\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|out_ac\[3\]\" feeding internal logic into a wire" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ULA.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560966262899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|out_ac\[4\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|out_ac\[4\]\" feeding internal logic into a wire" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ULA.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560966262899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|out_ac\[5\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|out_ac\[5\]\" feeding internal logic into a wire" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ULA.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560966262899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|out_ac\[6\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|out_ac\[6\]\" feeding internal logic into a wire" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ULA.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560966262899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|out_ac\[7\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|out_ac\[7\]\" feeding internal logic into a wire" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ULA.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560966262899 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1560966262899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.doalunot_1051 " "Latch neander:neander1\|proximoestado.doalunot_1051 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[7\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[7\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 269 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560966263970 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560966263970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.fetch0_1354 " "Latch neander:neander1\|proximoestado.fetch0_1354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[3\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[3\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 269 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560966263970 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560966263970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.doaluop1_1294 " "Latch neander:neander1\|proximoestado.doaluop1_1294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[7\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[7\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 269 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560966263970 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560966263970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.dostore1_1186 " "Latch neander:neander1\|proximoestado.dostore1_1186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[7\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[7\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 269 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560966263970 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560966263970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.dojump1_1096 " "Latch neander:neander1\|proximoestado.dojump1_1096 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[5\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[5\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 269 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560966263970 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560966263970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.decod_1309 " "Latch neander:neander1\|proximoestado.decod_1309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[7\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[7\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 269 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560966263971 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560966263971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.dontjump_1111 " "Latch neander:neander1\|proximoestado.dontjump_1111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[5\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[5\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 269 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560966263971 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 128 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560966263971 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "memoria.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/memoria.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1560966263974 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1560966263974 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1560966264827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560966265052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265052 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[0\] " "No output dependent on input pin \"entrada\[0\]\"" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265199 "|main|entrada[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[1\] " "No output dependent on input pin \"entrada\[1\]\"" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265199 "|main|entrada[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[2\] " "No output dependent on input pin \"entrada\[2\]\"" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265199 "|main|entrada[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[3\] " "No output dependent on input pin \"entrada\[3\]\"" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265199 "|main|entrada[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[4\] " "No output dependent on input pin \"entrada\[4\]\"" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265199 "|main|entrada[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[5\] " "No output dependent on input pin \"entrada\[5\]\"" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265199 "|main|entrada[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[6\] " "No output dependent on input pin \"entrada\[6\]\"" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265199 "|main|entrada[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[7\] " "No output dependent on input pin \"entrada\[7\]\"" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265199 "|main|entrada[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[8\] " "No output dependent on input pin \"entrada\[8\]\"" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265199 "|main|entrada[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modo\[0\] " "No output dependent on input pin \"modo\[0\]\"" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265199 "|main|modo[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modo\[1\] " "No output dependent on input pin \"modo\[1\]\"" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265199 "|main|modo[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bntEnter " "No output dependent on input pin \"bntEnter\"" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265199 "|main|bntEnter"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btnFim " "No output dependent on input pin \"btnFim\"" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560966265199 "|main|btnFim"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1560966265199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "642 " "Implemented 642 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560966265200 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560966265200 ""} { "Info" "ICUT_CUT_TM_LCELLS" "619 " "Implemented 619 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560966265200 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560966265200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560966265214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 14:44:25 2019 " "Processing ended: Wed Jun 19 14:44:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560966265214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560966265214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560966265214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560966265214 ""}
