// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="postage_maxi_postage_maxi,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=3.906000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.851380,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=1253,HLS_SYN_LUT=3288,HLS_VERSION=2022_1}" *)

module postage_maxi (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        postage_TDATA,
        postage_TVALID,
        postage_TREADY,
        postage_TKEEP,
        postage_TSTRB,
        postage_TUSER,
        postage_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input  [31:0] postage_TDATA;
input   postage_TVALID;
output   postage_TREADY;
input  [3:0] postage_TKEEP;
input  [3:0] postage_TSTRB;
input  [2:0] postage_TUSER;
input  [0:0] postage_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] iq;
wire   [2:0] event_count_address0;
reg    event_count_ce0;
reg    event_count_we0;
wire   [15:0] event_count_d0;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state9;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state16;
reg   [0:0] have_burst_reg_428;
reg    postage_TDATA_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln126_fu_240_p2;
reg   [63:0] iq_read_reg_384;
wire    ap_CS_fsm_state2;
reg   [31:0] tmp_data_V_reg_395;
reg   [2:0] tmp_user_V_reg_400;
wire   [63:0] zext_ln587_fu_254_p1;
reg   [63:0] zext_ln587_reg_405;
wire   [9:0] mul_ln133_fu_263_p2;
reg   [9:0] mul_ln133_reg_412;
reg   [2:0] sample_count_addr_reg_418;
wire   [21:0] zext_ln133_1_fu_269_p1;
reg   [21:0] zext_ln133_1_reg_423;
wire    ap_CS_fsm_state4;
wire   [0:0] have_burst_fu_286_p2;
reg   [2:0] p_event_count_addr_reg_432;
wire    ap_CS_fsm_state5;
wire   [21:0] mul_ln136_fu_311_p2;
reg   [21:0] mul_ln136_reg_442;
wire    ap_CS_fsm_state7;
reg   [61:0] trunc_ln_reg_447;
wire    ap_CS_fsm_state8;
wire   [2:0] p_event_count_addr_1_gep_fu_206_p3;
reg   [9:0] buf_address0;
reg    buf_ce0;
reg    buf_we0;
reg   [31:0] buf_d0;
wire   [31:0] buf_q0;
reg   [2:0] sample_count_address0;
reg    sample_count_ce0;
reg    sample_count_we0;
reg   [7:0] sample_count_d0;
wire   [7:0] sample_count_q0;
reg   [2:0] p_event_count_address0;
reg    p_event_count_ce0;
reg    p_event_count_we0;
reg   [15:0] p_event_count_d0;
wire   [15:0] p_event_count_q0;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_start;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_done;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_idle;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_ready;
wire   [9:0] grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_buf_r_address0;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_buf_r_ce0;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_buf_r_we0;
wire   [31:0] grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_buf_r_d0;
wire   [2:0] grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_sample_count_address0;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_sample_count_ce0;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_sample_count_we0;
wire   [7:0] grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_sample_count_d0;
wire   [2:0] grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_p_event_count_address0;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_p_event_count_ce0;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_p_event_count_we0;
wire   [15:0] grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_p_event_count_d0;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_start;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_done;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_idle;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_ready;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWVALID;
wire   [63:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWADDR;
wire   [0:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWID;
wire   [31:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWLEN;
wire   [2:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWSIZE;
wire   [1:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWBURST;
wire   [1:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWLOCK;
wire   [3:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWCACHE;
wire   [2:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWPROT;
wire   [3:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWQOS;
wire   [3:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWREGION;
wire   [0:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWUSER;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WVALID;
wire   [31:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WDATA;
wire   [3:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WSTRB;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WLAST;
wire   [0:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WID;
wire   [0:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WUSER;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARVALID;
wire   [63:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARADDR;
wire   [0:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARID;
wire   [31:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARLEN;
wire   [2:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARSIZE;
wire   [1:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARBURST;
wire   [1:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARLOCK;
wire   [3:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARCACHE;
wire   [2:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARPROT;
wire   [3:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARQOS;
wire   [3:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARREGION;
wire   [0:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARUSER;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_RREADY;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_BREADY;
wire   [9:0] grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_buf_r_address0;
wire    grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_buf_r_ce0;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [31:0] gmem_AWLEN;
reg    gmem_WVALID;
wire    gmem_WREADY;
wire    gmem_ARREADY;
wire    gmem_RVALID;
wire   [31:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg    grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_start_reg;
reg    grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln133_3_fu_281_p1;
wire  signed [63:0] sext_ln136_fu_343_p1;
reg    ap_block_state16;
reg   [15:0] p_maxevents_fu_112;
wire   [15:0] p_maxevents_3_fu_358_p3;
wire    ap_CS_fsm_state17;
reg    ap_block_state3;
wire   [7:0] add_ln142_fu_292_p2;
wire   [15:0] add_ln139_fu_303_p2;
wire   [2:0] mul_ln133_fu_263_p0;
wire   [7:0] mul_ln133_fu_263_p1;
wire   [9:0] zext_ln133_2_fu_272_p1;
wire   [9:0] add_ln133_fu_276_p2;
wire   [2:0] mul_ln136_fu_311_p0;
wire   [19:0] mul_ln136_fu_311_p1;
wire   [24:0] grp_fu_370_p2;
wire   [63:0] zext_ln136_2_fu_319_p1;
wire   [63:0] add_ln136_fu_322_p2;
wire   [63:0] zext_ln136_1_fu_316_p1;
wire   [63:0] add_ln136_1_fu_327_p2;
wire   [0:0] icmp_ln144_fu_353_p2;
wire   [15:0] grp_fu_370_p0;
wire   [8:0] grp_fu_370_p1;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    regslice_both_postage_V_data_V_U_apdone_blk;
wire   [31:0] postage_TDATA_int_regslice;
wire    postage_TVALID_int_regslice;
reg    postage_TREADY_int_regslice;
wire    regslice_both_postage_V_data_V_U_ack_in;
wire    regslice_both_postage_V_keep_V_U_apdone_blk;
wire   [3:0] postage_TKEEP_int_regslice;
wire    regslice_both_postage_V_keep_V_U_vld_out;
wire    regslice_both_postage_V_keep_V_U_ack_in;
wire    regslice_both_postage_V_strb_V_U_apdone_blk;
wire   [3:0] postage_TSTRB_int_regslice;
wire    regslice_both_postage_V_strb_V_U_vld_out;
wire    regslice_both_postage_V_strb_V_U_ack_in;
wire    regslice_both_postage_V_user_V_U_apdone_blk;
wire   [2:0] postage_TUSER_int_regslice;
wire    regslice_both_postage_V_user_V_U_vld_out;
wire    regslice_both_postage_V_user_V_U_ack_in;
wire    regslice_both_postage_V_last_V_U_apdone_blk;
wire   [0:0] postage_TLAST_int_regslice;
wire    regslice_both_postage_V_last_V_U_vld_out;
wire    regslice_both_postage_V_last_V_U_ack_in;
wire   [24:0] grp_fu_370_p00;
wire   [9:0] mul_ln133_fu_263_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_start_reg = 1'b0;
#0 grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_start_reg = 1'b0;
end

postage_maxi_buf_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_address0),
    .ce0(buf_ce0),
    .we0(buf_we0),
    .d0(buf_d0),
    .q0(buf_q0)
);

postage_maxi_sample_count_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
sample_count_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sample_count_address0),
    .ce0(sample_count_ce0),
    .we0(sample_count_we0),
    .d0(sample_count_d0),
    .q0(sample_count_q0)
);

postage_maxi_p_event_count_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_event_count_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_event_count_address0),
    .ce0(p_event_count_ce0),
    .we0(p_event_count_we0),
    .d0(p_event_count_d0),
    .q0(p_event_count_q0)
);

postage_maxi_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2 grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_start),
    .ap_done(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_done),
    .ap_idle(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_idle),
    .ap_ready(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_ready),
    .buf_r_address0(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_buf_r_address0),
    .buf_r_ce0(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_buf_r_ce0),
    .buf_r_we0(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_buf_r_we0),
    .buf_r_d0(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_buf_r_d0),
    .sample_count_address0(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_sample_count_address0),
    .sample_count_ce0(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_sample_count_ce0),
    .sample_count_we0(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_sample_count_we0),
    .sample_count_d0(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_sample_count_d0),
    .p_event_count_address0(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_p_event_count_address0),
    .p_event_count_ce0(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_p_event_count_ce0),
    .p_event_count_we0(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_p_event_count_we0),
    .p_event_count_d0(grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_p_event_count_d0)
);

postage_maxi_postage_maxi_Pipeline_VITIS_LOOP_136_4 grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_start),
    .ap_done(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_done),
    .ap_idle(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_idle),
    .ap_ready(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_ready),
    .m_axi_gmem_AWVALID(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln136(trunc_ln_reg_447),
    .mul_ln133(mul_ln133_reg_412),
    .buf_r_address0(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_buf_r_address0),
    .buf_r_ce0(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_buf_r_ce0),
    .buf_r_q0(buf_q0)
);

postage_maxi_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .iq(iq),
    .event_count_address0(event_count_address0),
    .event_count_ce0(event_count_ce0),
    .event_count_we0(event_count_we0),
    .event_count_d0(event_count_d0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

postage_maxi_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 256 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWLEN(gmem_AWLEN),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WDATA),
    .I_WSTRB(grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

postage_maxi_mul_3ns_8ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_3ns_8ns_10_1_1_U10(
    .din0(mul_ln133_fu_263_p0),
    .din1(mul_ln133_fu_263_p1),
    .dout(mul_ln133_fu_263_p2)
);

postage_maxi_mul_3ns_20ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 22 ))
mul_3ns_20ns_22_1_1_U11(
    .din0(mul_ln136_fu_311_p0),
    .din1(mul_ln136_fu_311_p1),
    .dout(mul_ln136_fu_311_p2)
);

postage_maxi_mul_mul_16ns_9ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_mul_16ns_9ns_25_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_370_p0),
    .din1(grp_fu_370_p1),
    .ce(1'b1),
    .dout(grp_fu_370_p2)
);

postage_maxi_regslice_both #(
    .DataWidth( 32 ))
regslice_both_postage_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(postage_TDATA),
    .vld_in(postage_TVALID),
    .ack_in(regslice_both_postage_V_data_V_U_ack_in),
    .data_out(postage_TDATA_int_regslice),
    .vld_out(postage_TVALID_int_regslice),
    .ack_out(postage_TREADY_int_regslice),
    .apdone_blk(regslice_both_postage_V_data_V_U_apdone_blk)
);

postage_maxi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_postage_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(postage_TKEEP),
    .vld_in(postage_TVALID),
    .ack_in(regslice_both_postage_V_keep_V_U_ack_in),
    .data_out(postage_TKEEP_int_regslice),
    .vld_out(regslice_both_postage_V_keep_V_U_vld_out),
    .ack_out(postage_TREADY_int_regslice),
    .apdone_blk(regslice_both_postage_V_keep_V_U_apdone_blk)
);

postage_maxi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_postage_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(postage_TSTRB),
    .vld_in(postage_TVALID),
    .ack_in(regslice_both_postage_V_strb_V_U_ack_in),
    .data_out(postage_TSTRB_int_regslice),
    .vld_out(regslice_both_postage_V_strb_V_U_vld_out),
    .ack_out(postage_TREADY_int_regslice),
    .apdone_blk(regslice_both_postage_V_strb_V_U_apdone_blk)
);

postage_maxi_regslice_both #(
    .DataWidth( 3 ))
regslice_both_postage_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(postage_TUSER),
    .vld_in(postage_TVALID),
    .ack_in(regslice_both_postage_V_user_V_U_ack_in),
    .data_out(postage_TUSER_int_regslice),
    .vld_out(regslice_both_postage_V_user_V_U_vld_out),
    .ack_out(postage_TREADY_int_regslice),
    .apdone_blk(regslice_both_postage_V_user_V_U_apdone_blk)
);

postage_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_postage_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(postage_TLAST),
    .vld_in(postage_TVALID),
    .ack_in(regslice_both_postage_V_last_V_U_ack_in),
    .data_out(postage_TLAST_int_regslice),
    .vld_out(regslice_both_postage_V_last_V_U_vld_out),
    .ack_out(postage_TREADY_int_regslice),
    .apdone_blk(regslice_both_postage_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_start_reg <= 1'b1;
        end else if ((grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_ready == 1'b1)) begin
            grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_start_reg <= 1'b1;
        end else if ((grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_ready == 1'b1)) begin
            grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_maxevents_fu_112 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_maxevents_fu_112 <= p_maxevents_3_fu_358_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        have_burst_reg_428 <= have_burst_fu_286_p2;
        zext_ln133_1_reg_423[2 : 0] <= zext_ln133_1_fu_269_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        iq_read_reg_384 <= iq;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln126_fu_240_p2 == 1'd1))) begin
        mul_ln133_reg_412 <= mul_ln133_fu_263_p2;
        sample_count_addr_reg_418 <= zext_ln587_fu_254_p1;
        tmp_data_V_reg_395 <= postage_TDATA_int_regslice;
        tmp_user_V_reg_400 <= postage_TUSER_int_regslice;
        zext_ln587_reg_405[2 : 0] <= zext_ln587_fu_254_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mul_ln136_reg_442 <= mul_ln136_fu_311_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (have_burst_fu_286_p2 == 1'd1))) begin
        p_event_count_addr_reg_432 <= zext_ln587_reg_405;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln_reg_447 <= {{add_ln136_1_fu_327_p2[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if (((gmem_BVALID == 1'b0) & (have_burst_reg_428 == 1'd1))) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((postage_TVALID_int_regslice == 1'b0) & (icmp_ln126_fu_240_p2 == 1'd1))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((postage_TVALID_int_regslice == 1'b0) & (icmp_ln126_fu_240_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln126_fu_240_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((postage_TVALID_int_regslice == 1'b0) & (icmp_ln126_fu_240_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln126_fu_240_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_address0 = zext_ln133_3_fu_281_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buf_address0 = grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_buf_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_address0 = grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_buf_r_address0;
    end else begin
        buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buf_ce0 = grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_buf_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_ce0 = grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_buf_r_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_d0 = tmp_data_V_reg_395;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_d0 = grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_buf_r_d0;
    end else begin
        buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_we0 = grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_buf_r_we0;
    end else begin
        buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        event_count_ce0 = 1'b1;
    end else begin
        event_count_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        event_count_we0 = 1'b1;
    end else begin
        event_count_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        gmem_AWADDR = sext_ln136_fu_343_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_AWADDR = grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        gmem_AWLEN = 32'd90;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_AWLEN = grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_AWVALID = grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem_BVALID == 1'b0) & (have_burst_reg_428 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (have_burst_reg_428 == 1'd1))) begin
        gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_BREADY = grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_WVALID = grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (have_burst_reg_428 == 1'd1))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_event_count_address0 = p_event_count_addr_1_gep_fu_206_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        p_event_count_address0 = p_event_count_addr_reg_432;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_event_count_address0 = zext_ln587_reg_405;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_event_count_address0 = grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_p_event_count_address0;
    end else begin
        p_event_count_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (~((gmem_BVALID == 1'b0) & (have_burst_reg_428 == 1'd1)) & (1'b1 == ap_CS_fsm_state16)))) begin
        p_event_count_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_event_count_ce0 = grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_p_event_count_ce0;
    end else begin
        p_event_count_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_event_count_d0 = add_ln139_fu_303_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_event_count_d0 = grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_p_event_count_d0;
    end else begin
        p_event_count_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_event_count_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_event_count_we0 = grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_p_event_count_we0;
    end else begin
        p_event_count_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln126_fu_240_p2 == 1'd1))) begin
        postage_TDATA_blk_n = postage_TVALID_int_regslice;
    end else begin
        postage_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((postage_TVALID_int_regslice == 1'b0) & (icmp_ln126_fu_240_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln126_fu_240_p2 == 1'd1))) begin
        postage_TREADY_int_regslice = 1'b1;
    end else begin
        postage_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (have_burst_fu_286_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state4) & (have_burst_fu_286_p2 == 1'd1)))) begin
        sample_count_address0 = sample_count_addr_reg_418;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_count_address0 = zext_ln587_fu_254_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_count_address0 = grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_sample_count_address0;
    end else begin
        sample_count_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((postage_TVALID_int_regslice == 1'b0) & (icmp_ln126_fu_240_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state4) & (have_burst_fu_286_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state4) & (have_burst_fu_286_p2 == 1'd1)))) begin
        sample_count_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_count_ce0 = grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_sample_count_ce0;
    end else begin
        sample_count_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (have_burst_fu_286_p2 == 1'd1))) begin
        sample_count_d0 = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (have_burst_fu_286_p2 == 1'd0))) begin
        sample_count_d0 = add_ln142_fu_292_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_count_d0 = grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_sample_count_d0;
    end else begin
        sample_count_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (have_burst_fu_286_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state4) & (have_burst_fu_286_p2 == 1'd1)))) begin
        sample_count_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_count_we0 = grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_sample_count_we0;
    end else begin
        sample_count_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((postage_TVALID_int_regslice == 1'b0) & (icmp_ln126_fu_240_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln126_fu_240_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((postage_TVALID_int_regslice == 1'b0) & (icmp_ln126_fu_240_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln126_fu_240_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (have_burst_fu_286_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if ((~((gmem_BVALID == 1'b0) & (have_burst_reg_428 == 1'd1)) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln133_fu_276_p2 = (mul_ln133_reg_412 + zext_ln133_2_fu_272_p1);

assign add_ln136_1_fu_327_p2 = (add_ln136_fu_322_p2 + zext_ln136_1_fu_316_p1);

assign add_ln136_fu_322_p2 = (zext_ln136_2_fu_319_p1 + iq_read_reg_384);

assign add_ln139_fu_303_p2 = (p_event_count_q0 + 16'd1);

assign add_ln142_fu_292_p2 = (sample_count_q0 + 8'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state16 = ((gmem_BVALID == 1'b0) & (have_burst_reg_428 == 1'd1));
end

always @ (*) begin
    ap_block_state3 = ((postage_TVALID_int_regslice == 1'b0) & (icmp_ln126_fu_240_p2 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign event_count_address0 = zext_ln587_reg_405;

assign event_count_d0 = (p_event_count_q0 + 16'd1);

assign grp_fu_370_p0 = grp_fu_370_p00;

assign grp_fu_370_p00 = p_event_count_q0;

assign grp_fu_370_p1 = 25'd360;

assign grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_start = grp_postage_maxi_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2_fu_213_ap_start_reg;

assign grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_start = grp_postage_maxi_Pipeline_VITIS_LOOP_136_4_fu_223_ap_start_reg;

assign have_burst_fu_286_p2 = ((sample_count_q0 == 8'd89) ? 1'b1 : 1'b0);

assign icmp_ln126_fu_240_p2 = ((p_maxevents_fu_112 < 16'd1000) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_353_p2 = ((p_maxevents_fu_112 > p_event_count_q0) ? 1'b1 : 1'b0);

assign mul_ln133_fu_263_p0 = mul_ln133_fu_263_p00;

assign mul_ln133_fu_263_p00 = postage_TUSER_int_regslice;

assign mul_ln133_fu_263_p1 = 10'd90;

assign mul_ln136_fu_311_p0 = zext_ln133_1_reg_423;

assign mul_ln136_fu_311_p1 = 22'd360000;

assign p_event_count_addr_1_gep_fu_206_p3 = zext_ln587_reg_405;

assign p_maxevents_3_fu_358_p3 = ((icmp_ln144_fu_353_p2[0:0] == 1'b1) ? p_maxevents_fu_112 : p_event_count_q0);

assign postage_TREADY = regslice_both_postage_V_data_V_U_ack_in;

assign sext_ln136_fu_343_p1 = $signed(trunc_ln_reg_447);

assign zext_ln133_1_fu_269_p1 = tmp_user_V_reg_400;

assign zext_ln133_2_fu_272_p1 = sample_count_q0;

assign zext_ln133_3_fu_281_p1 = add_ln133_fu_276_p2;

assign zext_ln136_1_fu_316_p1 = mul_ln136_reg_442;

assign zext_ln136_2_fu_319_p1 = grp_fu_370_p2;

assign zext_ln587_fu_254_p1 = postage_TUSER_int_regslice;

always @ (posedge ap_clk) begin
    zext_ln587_reg_405[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln133_1_reg_423[21:3] <= 19'b0000000000000000000;
end


reg find_kernel_block = 0;
// synthesis translate_off
`include "postage_maxi_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //postage_maxi

