<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/soc_system_v5_hps_0_hps_io_border_memory.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/soc_system_v5_hps_0_hps_io_border_hps_io.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/soc_system_v5_hps_0_hps_io_border.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/soc_system_v5_avalon_st_adapter_001_timing_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="timing_adapter_0" />
 <file
   path="simulation/submodules/soc_system_v5_avalon_st_adapter_timing_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="timing_adapter_0" />
 <file
   path="simulation/submodules/soc_system_v5_avalon_st_adapter_data_format_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="simulation/submodules/soc_system_v5_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="simulation/submodules/soc_system_v5_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_avalon_st_adapter_008.vhd"
   type="VHDL"
   library="avalon_st_adapter_008" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
   type="SDC"
   library="crosser" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_mux_009.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_009" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_009" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_mux_007.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_007" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_007" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_mux_006.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_006" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_006" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_demux_014.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_014" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_demux_012.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_012" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_demux_009.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_009" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_demux_008.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_008" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_demux_005.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_005" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_mux_012.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_012" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_012" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_mux_009.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_009" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_009" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_mux_008.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_008" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_008" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_mux_005.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_005" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_005" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_demux_009.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_009" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_demux_007.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_007" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_demux_006.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_006" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_002" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_054.sv"
   type="SYSTEM_VERILOG"
   library="router_054" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_042.sv"
   type="SYSTEM_VERILOG"
   library="router_042" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_041.sv"
   type="SYSTEM_VERILOG"
   library="router_041" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_025.sv"
   type="SYSTEM_VERILOG"
   library="router_025" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_023.sv"
   type="SYSTEM_VERILOG"
   library="router_023" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_022.sv"
   type="SYSTEM_VERILOG"
   library="router_022" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_021.sv"
   type="SYSTEM_VERILOG"
   library="router_021" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_020.sv"
   type="SYSTEM_VERILOG"
   library="router_020" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_018.sv"
   type="SYSTEM_VERILOG"
   library="router_018" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_013.sv"
   type="SYSTEM_VERILOG"
   library="router_013" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_012.sv"
   type="SYSTEM_VERILOG"
   library="router_012" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_011.sv"
   type="SYSTEM_VERILOG"
   library="router_011" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_010.sv"
   type="SYSTEM_VERILOG"
   library="router_010" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_009.sv"
   type="SYSTEM_VERILOG"
   library="router_009" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_007.sv"
   type="SYSTEM_VERILOG"
   library="router_007" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_006.sv"
   type="SYSTEM_VERILOG"
   library="router_006" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="fifo_dummy64_in_in_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="fifo_dummy64_in_in_agent" />
 <file
   path="simulation/submodules/altera_merlin_axi_master_ni.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="fifo_dummy64_in_in_translator" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="master_secure_master_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="master_secure_master_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="master_secure_master_cmd_width_adapter" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_vfr_vga_avalon_master_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_vfr_vga_avalon_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="alt_vip_vfr_vga_avalon_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="alt_vip_vfr_vga_avalon_master_limiter" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_axi_slave_ni.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="hps_0_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_vfr_vga_avalon_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_vfr_vga_avalon_master_translator" />
 <file
   path="simulation/submodules/soc_system_v5_nmr_parameters_samples_per_echo.v"
   type="VERILOG"
   library="samples_per_echo" />
 <file
   path="simulation/submodules/soc_system_v5_nmr_parameters_delay_t1.v"
   type="VERILOG"
   library="delay_t1" />
 <file
   path="simulation/submodules/soc_system_v5_nmr_parameters_delay_nosig.v"
   type="VERILOG"
   library="delay_nosig" />
 <file
   path="simulation/submodules/soc_system_v5_nmr_parameters_adc_val_sub.v"
   type="VERILOG"
   library="adc_val_sub" />
 <file
   path="simulation/submodules/soc_system_v5_master_non_sec_p2b_adapter.sv"
   type="SYSTEM_VERILOG"
   library="p2b_adapter" />
 <file
   path="simulation/submodules/soc_system_v5_master_non_sec_b2p_adapter.sv"
   type="SYSTEM_VERILOG"
   library="b2p_adapter" />
 <file
   path="simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="p2b" />
 <file
   path="simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fifo" />
 <file
   path="simulation/submodules/soc_system_v5_master_non_sec_timing_adt.sv"
   type="SYSTEM_VERILOG"
   library="timing_adt" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/soc_system_v5_hps_0_hps_io.v"
   type="VERILOG"
   library="hps_io" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/questa_mvc_svapi.svh"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_common_axi.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_master.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_slave.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/soc_system_v5_hps_0_fpga_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/soc_system_v5_avalon_st_adapter_001.vhd"
   type="VHDL"
   library="avalon_st_adapter_001" />
 <file
   path="simulation/submodules/soc_system_v5_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/soc_system_v5_irq_mapper_001.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper_001" />
 <file
   path="simulation/submodules/soc_system_v5_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/soc_system_v5_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/soc_system_v5_sysid_qsys.v"
   type="VERILOG"
   library="sysid_qsys" />
 <file
   path="simulation/submodules/soc_system_v5_switches.v"
   type="VERILOG"
   library="switches" />
 <file
   path="simulation/submodules/soc_system_v5_spi_afe_relays.v"
   type="VERILOG"
   library="spi_afe_relays" />
 <file
   path="simulation/submodules/soc_system_v5_sdram.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="simulation/submodules/soc_system_v5_sdram_test_component.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="simulation/submodules/soc_system_v5_nmr_sys_pll.vo"
   type="VERILOG"
   library="nmr_sys_pll" />
 <file
   path="simulation/submodules/soc_system_v5_nmr_parameters.vhd"
   type="VHDL"
   library="nmr_parameters" />
 <file
   path="simulation/submodules/soc_system_v5_master_non_sec.vhd"
   type="VHDL"
   library="master_non_sec" />
 <file
   path="simulation/submodules/soc_system_v5_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="simulation/submodules/altera_avalon_i2c.v"
   type="VERILOG"
   library="i2c_ext" />
 <file
   path="simulation/submodules/altera_avalon_i2c_csr.v"
   type="VERILOG"
   library="i2c_ext" />
 <file
   path="simulation/submodules/altera_avalon_i2c_clk_cnt.v"
   type="VERILOG"
   library="i2c_ext" />
 <file
   path="simulation/submodules/altera_avalon_i2c_condt_det.v"
   type="VERILOG"
   library="i2c_ext" />
 <file
   path="simulation/submodules/altera_avalon_i2c_condt_gen.v"
   type="VERILOG"
   library="i2c_ext" />
 <file
   path="simulation/submodules/altera_avalon_i2c_fifo.v"
   type="VERILOG"
   library="i2c_ext" />
 <file
   path="simulation/submodules/altera_avalon_i2c_mstfsm.v"
   type="VERILOG"
   library="i2c_ext" />
 <file
   path="simulation/submodules/altera_avalon_i2c_rxshifter.v"
   type="VERILOG"
   library="i2c_ext" />
 <file
   path="simulation/submodules/altera_avalon_i2c_txshifter.v"
   type="VERILOG"
   library="i2c_ext" />
 <file
   path="simulation/submodules/altera_avalon_i2c_spksupp.v"
   type="VERILOG"
   library="i2c_ext" />
 <file
   path="simulation/submodules/altera_avalon_i2c_txout.v"
   type="VERILOG"
   library="i2c_ext" />
 <file
   path="simulation/submodules/soc_system_v5_hps_0.v"
   type="VERILOG"
   library="hps_0" />
 <file
   path="simulation/submodules/soc_system_v5_gp_pll.vo"
   type="VERILOG"
   library="gp_pll" />
 <file
   path="simulation/submodules/soc_system_v5_fifo_dummy64_out.v"
   type="VERILOG"
   library="fifo_dummy64_out" />
 <file
   path="simulation/submodules/soc_system_v5_fifo_dummy64_in.v"
   type="VERILOG"
   library="fifo_dummy64_in" />
 <file
   path="simulation/submodules/soc_system_v5_fifo_dummy.v"
   type="VERILOG"
   library="fifo_dummy" />
 <file
   path="simulation/submodules/soc_system_v5_dma_fifo.v"
   type="VERILOG"
   library="dma_fifo" />
 <file
   path="simulation/submodules/soc_system_v5_dma_dummy.v"
   type="VERILOG"
   library="dma_dummy" />
 <file
   path="simulation/submodules/soc_system_v5_dma_dconvq.v"
   type="VERILOG"
   library="dma_dconvq" />
 <file
   path="simulation/submodules/soc_system_v5_dma_dconvi.v"
   type="VERILOG"
   library="dma_dconvi" />
 <file
   path="simulation/submodules/dspba_library_package.vhd"
   type="VHDL"
   library="dconv_fir" />
 <file
   path="simulation/submodules/dspba_library.vhd"
   type="VHDL"
   library="dconv_fir" />
 <file
   path="simulation/submodules/auk_dspip_math_pkg_hpfir.vhd"
   type="VHDL"
   library="dconv_fir" />
 <file
   path="simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd"
   type="VHDL"
   library="dconv_fir" />
 <file
   path="simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
   type="VHDL"
   library="dconv_fir" />
 <file
   path="simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
   type="VHDL"
   library="dconv_fir" />
 <file
   path="simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
   type="VHDL"
   library="dconv_fir" />
 <file
   path="simulation/submodules/auk_dspip_roundsat_hpfir.vhd"
   type="VHDL"
   library="dconv_fir" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir_rtl_core_rm.hex"
   type="HEX"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir_rtl_core.vhd"
   type="VHDL"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir_ast.vhd"
   type="VHDL"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir.vhd"
   type="VHDL"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir_nativelink.tcl"
   type="OTHER"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir_msim.tcl"
   type="OTHER"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir_tb.vhd"
   type="VHDL"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir_mlab.m"
   type="OTHER"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir_model.m"
   type="OTHER"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir_coef_int.txt"
   type="OTHER"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir_coef_reload.txt"
   type="OTHER"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir_coef_reload_rtl.txt"
   type="OTHER"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir_input.txt"
   type="OTHER"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fir_param.txt"
   type="OTHER"
   library="dconv_fir" />
 <file
   path="simulation/submodules/soc_system_v5_dconv_fifo_mem.v"
   type="VERILOG"
   library="dconv_fifo_mem" />
 <file
   path="simulation/submodules/soc_system_v5_dac_grad.v"
   type="VERILOG"
   library="dac_grad" />
 <file
   path="simulation/submodules/soc_system_v5_ctrl_in.v"
   type="VERILOG"
   library="ctrl_in" />
 <file
   path="simulation/submodules/soc_system_v5_aux_cnt_out.v"
   type="VERILOG"
   library="aux_cnt_out" />
 <file
   path="simulation/submodules/altera_pll_reconfig_top.v"
   type="VERILOG"
   library="analyzer_pll_reconfig" />
 <file
   path="simulation/submodules/altera_pll_reconfig_core.v"
   type="VERILOG"
   library="analyzer_pll_reconfig" />
 <file
   path="simulation/submodules/altera_std_synchronizer.v"
   type="VERILOG"
   library="analyzer_pll_reconfig" />
 <file
   path="simulation/submodules/soc_system_v5_analyzer_pll.vo"
   type="VERILOG"
   library="analyzer_pll" />
 <file
   path="simulation/submodules/soc_system_v5_alt_vip_vfr_vga.vho"
   type="VHDL"
   library="alt_vip_vfr_vga" />
 <file
   path="simulation/submodules/soc_system_v5_alt_vip_itc_0.vho"
   type="VHDL"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/soc_system_v5_adc_fifo_mem.v"
   type="VERILOG"
   library="adc_fifo_mem" />
 <file
   path="simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="adc_fifo_dc" />
 <file
   path="simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="adc_fifo_dc" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="adc_fifo_dc" />
 <file path="simulation/soc_system_v5.vhd" type="VHDL" />
 <file path="simulation/soc_system_v5_rst_controller.vhd" type="VHDL" />
 <file path="simulation/soc_system_v5_rst_controller_002.vhd" type="VHDL" />
 <file path="simulation/soc_system_v5_adc_fifo_dc.vhd" type="VHDL" />
 <file path="simulation/soc_system_v5_dconv_fifo_dc.vhd" type="VHDL" />
 <topLevel name="soc_system_v5" />
 <deviceFamily name="cyclonev" />
 <modelMap controllerPath="soc_system_v5.hps_0" modelPath="soc_system_v5.hps_0" />
 <modelMap
   controllerPath="soc_system_v5.hps_0.fpga_interfaces"
   modelPath="soc_system_v5.hps_0.fpga_interfaces" />
 <modelMap
   controllerPath="soc_system_v5.hps_0.hps_io"
   modelPath="soc_system_v5.hps_0.hps_io" />
</simPackage>
