<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5d3d2d01852aa6232654d626c2d9d2df"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a543e7d4c441377aaeccc67b839b4e0d2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6729dd2590215a897248060d31a6222f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a6729dd2590215a897248060d31a6222f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543e7d4c441377aaeccc67b839b4e0d2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a543e7d4c441377aaeccc67b839b4e0d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9133bc29e9d72d78691b86e7f73ed7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a6b9133bc29e9d72d78691b86e7f73ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d3d2d01852aa6232654d626c2d9d2df"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5d3d2d01852aa6232654d626c2d9d2df">EAX</a></td></tr>
<tr class="separator:a5d3d2d01852aa6232654d626c2d9d2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1aea4d285ecb07c44e055bde66ae3e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab5f2ebf41151e316c7bd58aa8ac072ad"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa8570f8ecdbab20c27ee21550500e0b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:aa8570f8ecdbab20c27ee21550500e0b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#aa8570f8ecdbab20c27ee21550500e0b4">More...</a><br /></td></tr>
<tr class="separator:aa8570f8ecdbab20c27ee21550500e0b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366089624552adcf0deb227998b9e55e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a366089624552adcf0deb227998b9e55e"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a366089624552adcf0deb227998b9e55e">More...</a><br /></td></tr>
<tr class="separator:a366089624552adcf0deb227998b9e55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb07899732886fa3cb50decc983a05ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:afb07899732886fa3cb50decc983a05ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#afb07899732886fa3cb50decc983a05ed">More...</a><br /></td></tr>
<tr class="separator:afb07899732886fa3cb50decc983a05ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f046819daf72dd30b91c71bf8d37037"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a2f046819daf72dd30b91c71bf8d37037"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a2f046819daf72dd30b91c71bf8d37037">More...</a><br /></td></tr>
<tr class="separator:a2f046819daf72dd30b91c71bf8d37037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8518542c91141af928695ab7d51b3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a3a8518542c91141af928695ab7d51b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a3a8518542c91141af928695ab7d51b3c">More...</a><br /></td></tr>
<tr class="separator:a3a8518542c91141af928695ab7d51b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3fbee61e5103e24f2d0e48906fc9be0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:ab3fbee61e5103e24f2d0e48906fc9be0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#ab3fbee61e5103e24f2d0e48906fc9be0">More...</a><br /></td></tr>
<tr class="separator:ab3fbee61e5103e24f2d0e48906fc9be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b2753999aa6451c3db92b7df406e49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a12b2753999aa6451c3db92b7df406e49"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a12b2753999aa6451c3db92b7df406e49">More...</a><br /></td></tr>
<tr class="separator:a12b2753999aa6451c3db92b7df406e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d87280ff736d288834bbcee67e46ab4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a5d87280ff736d288834bbcee67e46ab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a5d87280ff736d288834bbcee67e46ab4">More...</a><br /></td></tr>
<tr class="separator:a5d87280ff736d288834bbcee67e46ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5749af017388777d78bda5b3dd29e61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:aa5749af017388777d78bda5b3dd29e61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#aa5749af017388777d78bda5b3dd29e61">More...</a><br /></td></tr>
<tr class="separator:aa5749af017388777d78bda5b3dd29e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f54c84022101b3d15bb195d6b7d983b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a4f54c84022101b3d15bb195d6b7d983b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a4f54c84022101b3d15bb195d6b7d983b">More...</a><br /></td></tr>
<tr class="separator:a4f54c84022101b3d15bb195d6b7d983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f23424c569e9046a0c285383218b538"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a2f23424c569e9046a0c285383218b538"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a2f23424c569e9046a0c285383218b538">More...</a><br /></td></tr>
<tr class="separator:a2f23424c569e9046a0c285383218b538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6937b1485c5e76ae52b2e99768e95b1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a6937b1485c5e76ae52b2e99768e95b1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a6937b1485c5e76ae52b2e99768e95b1e">More...</a><br /></td></tr>
<tr class="separator:a6937b1485c5e76ae52b2e99768e95b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a300050ebcf4d799e334a2e5df65b07da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a300050ebcf4d799e334a2e5df65b07da"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a300050ebcf4d799e334a2e5df65b07da">More...</a><br /></td></tr>
<tr class="separator:a300050ebcf4d799e334a2e5df65b07da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a89dab2753430c5a64ac19af04a706"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a21a89dab2753430c5a64ac19af04a706"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a21a89dab2753430c5a64ac19af04a706">More...</a><br /></td></tr>
<tr class="separator:a21a89dab2753430c5a64ac19af04a706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9fae965dba030e33aa470508aa26d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a5b9fae965dba030e33aa470508aa26d0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a5b9fae965dba030e33aa470508aa26d0">More...</a><br /></td></tr>
<tr class="separator:a5b9fae965dba030e33aa470508aa26d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8901646b4d99bd17c236d8c371aba5c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a8901646b4d99bd17c236d8c371aba5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a8901646b4d99bd17c236d8c371aba5c3">More...</a><br /></td></tr>
<tr class="separator:a8901646b4d99bd17c236d8c371aba5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098510fa1473f0805bf0c2bd0abb8d7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a098510fa1473f0805bf0c2bd0abb8d7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a098510fa1473f0805bf0c2bd0abb8d7c">More...</a><br /></td></tr>
<tr class="separator:a098510fa1473f0805bf0c2bd0abb8d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6640c93f80e287091c8dbd883fe91786"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a6640c93f80e287091c8dbd883fe91786"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a6640c93f80e287091c8dbd883fe91786">More...</a><br /></td></tr>
<tr class="separator:a6640c93f80e287091c8dbd883fe91786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20548a59517f82041ddd9809cf0cd8d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a20548a59517f82041ddd9809cf0cd8d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a20548a59517f82041ddd9809cf0cd8d1">More...</a><br /></td></tr>
<tr class="separator:a20548a59517f82041ddd9809cf0cd8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0bd98874b0a9c288f910f7630d3af9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a9e0bd98874b0a9c288f910f7630d3af9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a9e0bd98874b0a9c288f910f7630d3af9">More...</a><br /></td></tr>
<tr class="separator:a9e0bd98874b0a9c288f910f7630d3af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9795dc4bc73e837a7e063097097a991"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:ad9795dc4bc73e837a7e063097097a991"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#ad9795dc4bc73e837a7e063097097a991">More...</a><br /></td></tr>
<tr class="separator:ad9795dc4bc73e837a7e063097097a991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951c69022e8df7738db0b4e0fc5a0c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a951c69022e8df7738db0b4e0fc5a0c98"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a951c69022e8df7738db0b4e0fc5a0c98">More...</a><br /></td></tr>
<tr class="separator:a951c69022e8df7738db0b4e0fc5a0c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f6c67fcda99e7302de5ff5dbf4e378"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a99f6c67fcda99e7302de5ff5dbf4e378"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a99f6c67fcda99e7302de5ff5dbf4e378">More...</a><br /></td></tr>
<tr class="separator:a99f6c67fcda99e7302de5ff5dbf4e378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f5d20b45cfba1b71685207f8a8cb53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:ae6f5d20b45cfba1b71685207f8a8cb53"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#ae6f5d20b45cfba1b71685207f8a8cb53">More...</a><br /></td></tr>
<tr class="separator:ae6f5d20b45cfba1b71685207f8a8cb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c3b5aa98989090d8bd1e9a74850dda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a04c3b5aa98989090d8bd1e9a74850dda"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a04c3b5aa98989090d8bd1e9a74850dda">More...</a><br /></td></tr>
<tr class="separator:a04c3b5aa98989090d8bd1e9a74850dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0156076fa246ba8bc4fb0e8ebf70516"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:ac0156076fa246ba8bc4fb0e8ebf70516"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#ac0156076fa246ba8bc4fb0e8ebf70516">More...</a><br /></td></tr>
<tr class="separator:ac0156076fa246ba8bc4fb0e8ebf70516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcdf881b898e0d75699436f905a9da6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:adcdf881b898e0d75699436f905a9da6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#adcdf881b898e0d75699436f905a9da6a">More...</a><br /></td></tr>
<tr class="separator:adcdf881b898e0d75699436f905a9da6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7b59f4d3e86b9a60a749997497cf08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a8f7b59f4d3e86b9a60a749997497cf08"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a8f7b59f4d3e86b9a60a749997497cf08">More...</a><br /></td></tr>
<tr class="separator:a8f7b59f4d3e86b9a60a749997497cf08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6ddb6beaa9d2cbc1d05aba696ec8b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:abf6ddb6beaa9d2cbc1d05aba696ec8b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#abf6ddb6beaa9d2cbc1d05aba696ec8b5">More...</a><br /></td></tr>
<tr class="separator:abf6ddb6beaa9d2cbc1d05aba696ec8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aab4c46285149d4bb8b7ad82120fcfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a6aab4c46285149d4bb8b7ad82120fcfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a6aab4c46285149d4bb8b7ad82120fcfb">More...</a><br /></td></tr>
<tr class="separator:a6aab4c46285149d4bb8b7ad82120fcfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7537e795f87c12b0f23b5e53caca65c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a7537e795f87c12b0f23b5e53caca65c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a7537e795f87c12b0f23b5e53caca65c8">More...</a><br /></td></tr>
<tr class="separator:a7537e795f87c12b0f23b5e53caca65c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1849a64f04afec0d509c2d1d1030eb77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a1849a64f04afec0d509c2d1d1030eb77"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../da/de3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d216.html#a1849a64f04afec0d509c2d1d1030eb77">More...</a><br /></td></tr>
<tr class="separator:a1849a64f04afec0d509c2d1d1030eb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f2ebf41151e316c7bd58aa8ac072ad"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab5f2ebf41151e316c7bd58aa8ac072ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0764798e6ddd6f4e755f84fd39e6fcb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a0764798e6ddd6f4e755f84fd39e6fcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1aea4d285ecb07c44e055bde66ae3e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aaf1aea4d285ecb07c44e055bde66ae3e">EBX</a></td></tr>
<tr class="separator:aaf1aea4d285ecb07c44e055bde66ae3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84894b872e262dfaead7ebab5a00773"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a445e57d88d1c1fbccb6f933080705bb5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aae9b9303d816653544c31cf6600d5a34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:aae9b9303d816653544c31cf6600d5a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#aae9b9303d816653544c31cf6600d5a34">More...</a><br /></td></tr>
<tr class="separator:aae9b9303d816653544c31cf6600d5a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9526c1a8db328adc2c2f10b0278ce0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a5f9526c1a8db328adc2c2f10b0278ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a5f9526c1a8db328adc2c2f10b0278ce0">More...</a><br /></td></tr>
<tr class="separator:a5f9526c1a8db328adc2c2f10b0278ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9281a95c27a2b2d23674349b4f4bf1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:ac9281a95c27a2b2d23674349b4f4bf1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#ac9281a95c27a2b2d23674349b4f4bf1c">More...</a><br /></td></tr>
<tr class="separator:ac9281a95c27a2b2d23674349b4f4bf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c0ed21e44164e58e8296a8da872255"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a55c0ed21e44164e58e8296a8da872255"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a55c0ed21e44164e58e8296a8da872255">More...</a><br /></td></tr>
<tr class="separator:a55c0ed21e44164e58e8296a8da872255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d97d071d3fc1b11ede65defb0633f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:af5d97d071d3fc1b11ede65defb0633f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#af5d97d071d3fc1b11ede65defb0633f9">More...</a><br /></td></tr>
<tr class="separator:af5d97d071d3fc1b11ede65defb0633f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c782992819ea12077ef3a578d91cfa5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a4c782992819ea12077ef3a578d91cfa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a4c782992819ea12077ef3a578d91cfa5">More...</a><br /></td></tr>
<tr class="separator:a4c782992819ea12077ef3a578d91cfa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38702b26a6473b0df9ce63a86a1605a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a38702b26a6473b0df9ce63a86a1605a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a38702b26a6473b0df9ce63a86a1605a0">More...</a><br /></td></tr>
<tr class="separator:a38702b26a6473b0df9ce63a86a1605a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83831b4854f406239cd46f5bfd4106e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a83831b4854f406239cd46f5bfd4106e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a83831b4854f406239cd46f5bfd4106e8">More...</a><br /></td></tr>
<tr class="separator:a83831b4854f406239cd46f5bfd4106e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ef835cff42112ce4a0321d700b313a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a4ef835cff42112ce4a0321d700b313a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a4ef835cff42112ce4a0321d700b313a7">More...</a><br /></td></tr>
<tr class="separator:a4ef835cff42112ce4a0321d700b313a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab509ad7d1e51df455e8395e426c95f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a9ab509ad7d1e51df455e8395e426c95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a9ab509ad7d1e51df455e8395e426c95f">More...</a><br /></td></tr>
<tr class="separator:a9ab509ad7d1e51df455e8395e426c95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf1fbef59441ce4094a219ad5e5df11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a9bf1fbef59441ce4094a219ad5e5df11"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a9bf1fbef59441ce4094a219ad5e5df11">More...</a><br /></td></tr>
<tr class="separator:a9bf1fbef59441ce4094a219ad5e5df11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5486109743a214a312395e0a3381c59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:ab5486109743a214a312395e0a3381c59"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#ab5486109743a214a312395e0a3381c59">More...</a><br /></td></tr>
<tr class="separator:ab5486109743a214a312395e0a3381c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e8aafb3139ba75cd4bd6a892ac3b49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a23e8aafb3139ba75cd4bd6a892ac3b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a23e8aafb3139ba75cd4bd6a892ac3b49">More...</a><br /></td></tr>
<tr class="separator:a23e8aafb3139ba75cd4bd6a892ac3b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d96b15702f8398f60c463602ffbdef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a4d96b15702f8398f60c463602ffbdef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a4d96b15702f8398f60c463602ffbdef3">More...</a><br /></td></tr>
<tr class="separator:a4d96b15702f8398f60c463602ffbdef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3268b0bdac350c9b596ecee07a291452"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a3268b0bdac350c9b596ecee07a291452"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a3268b0bdac350c9b596ecee07a291452">More...</a><br /></td></tr>
<tr class="separator:a3268b0bdac350c9b596ecee07a291452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103daa65dcaf6cd31dc477c34fdb710f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a103daa65dcaf6cd31dc477c34fdb710f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a103daa65dcaf6cd31dc477c34fdb710f">More...</a><br /></td></tr>
<tr class="separator:a103daa65dcaf6cd31dc477c34fdb710f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608fed6d1c1e7ed1fc2e78d67f7afbc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a608fed6d1c1e7ed1fc2e78d67f7afbc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a608fed6d1c1e7ed1fc2e78d67f7afbc6">More...</a><br /></td></tr>
<tr class="separator:a608fed6d1c1e7ed1fc2e78d67f7afbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c4ddf33b209bc4275329944b2936d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:aa9c4ddf33b209bc4275329944b2936d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#aa9c4ddf33b209bc4275329944b2936d9">More...</a><br /></td></tr>
<tr class="separator:aa9c4ddf33b209bc4275329944b2936d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a4dc2fcce931f5d53ecd029107f240"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a66a4dc2fcce931f5d53ecd029107f240"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a66a4dc2fcce931f5d53ecd029107f240">More...</a><br /></td></tr>
<tr class="separator:a66a4dc2fcce931f5d53ecd029107f240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab8806a0c05afe0e5b390e74436188d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:aeab8806a0c05afe0e5b390e74436188d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#aeab8806a0c05afe0e5b390e74436188d">More...</a><br /></td></tr>
<tr class="separator:aeab8806a0c05afe0e5b390e74436188d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9899e51a75d784b701081281511dc43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:ae9899e51a75d784b701081281511dc43"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#ae9899e51a75d784b701081281511dc43">More...</a><br /></td></tr>
<tr class="separator:ae9899e51a75d784b701081281511dc43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8b47907afc1abc667ce68ac54f7e72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:adc8b47907afc1abc667ce68ac54f7e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#adc8b47907afc1abc667ce68ac54f7e72">More...</a><br /></td></tr>
<tr class="separator:adc8b47907afc1abc667ce68ac54f7e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2165cea8de41af90630671995b2a155e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a2165cea8de41af90630671995b2a155e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a2165cea8de41af90630671995b2a155e">More...</a><br /></td></tr>
<tr class="separator:a2165cea8de41af90630671995b2a155e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77058dc5ef40a0f3bf2aeae4bceead5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a77058dc5ef40a0f3bf2aeae4bceead5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a77058dc5ef40a0f3bf2aeae4bceead5d">More...</a><br /></td></tr>
<tr class="separator:a77058dc5ef40a0f3bf2aeae4bceead5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0de9d3aed17332a210b4c148eba9461"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:ad0de9d3aed17332a210b4c148eba9461"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#ad0de9d3aed17332a210b4c148eba9461">More...</a><br /></td></tr>
<tr class="separator:ad0de9d3aed17332a210b4c148eba9461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7d4415ebbafe51590d3d62ca75b856"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a4e7d4415ebbafe51590d3d62ca75b856"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a4e7d4415ebbafe51590d3d62ca75b856">More...</a><br /></td></tr>
<tr class="separator:a4e7d4415ebbafe51590d3d62ca75b856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009fc69022b4bc3f940416c32037dde9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a009fc69022b4bc3f940416c32037dde9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d0/d74/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d208_1_1_0d221.html#a009fc69022b4bc3f940416c32037dde9">More...</a><br /></td></tr>
<tr class="separator:a009fc69022b4bc3f940416c32037dde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445e57d88d1c1fbccb6f933080705bb5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a445e57d88d1c1fbccb6f933080705bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2bf167dffc344223df1c7f80c1bd49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a2f2bf167dffc344223df1c7f80c1bd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84894b872e262dfaead7ebab5a00773"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ab84894b872e262dfaead7ebab5a00773">ECX</a></td></tr>
<tr class="separator:ab84894b872e262dfaead7ebab5a00773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2b4065fb5fe8db94128305e8436689"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3d613fc5398302a3814a747234a243ee"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9ac2d237dcc7272f41f4af1aa3ee6074"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a9ac2d237dcc7272f41f4af1aa3ee6074"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a9ac2d237dcc7272f41f4af1aa3ee6074">More...</a><br /></td></tr>
<tr class="separator:a9ac2d237dcc7272f41f4af1aa3ee6074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fede3003f586f791bfe54f19680931"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a69fede3003f586f791bfe54f19680931"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a69fede3003f586f791bfe54f19680931">More...</a><br /></td></tr>
<tr class="separator:a69fede3003f586f791bfe54f19680931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dea4e6d5e96231f313f5e45ada4dcb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a8dea4e6d5e96231f313f5e45ada4dcb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a8dea4e6d5e96231f313f5e45ada4dcb5">More...</a><br /></td></tr>
<tr class="separator:a8dea4e6d5e96231f313f5e45ada4dcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1530535acaed1aa7aa059337e21e8a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:ae1530535acaed1aa7aa059337e21e8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#ae1530535acaed1aa7aa059337e21e8a4">More...</a><br /></td></tr>
<tr class="separator:ae1530535acaed1aa7aa059337e21e8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65be8e665ea87f9d06ff852dd6ca5328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a65be8e665ea87f9d06ff852dd6ca5328"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a65be8e665ea87f9d06ff852dd6ca5328">More...</a><br /></td></tr>
<tr class="separator:a65be8e665ea87f9d06ff852dd6ca5328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa3d069077297ba681640619efe5fc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a6aa3d069077297ba681640619efe5fc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a6aa3d069077297ba681640619efe5fc4">More...</a><br /></td></tr>
<tr class="separator:a6aa3d069077297ba681640619efe5fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b884e718edb4b86cf435f66b2608be8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a2b884e718edb4b86cf435f66b2608be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a2b884e718edb4b86cf435f66b2608be8">More...</a><br /></td></tr>
<tr class="separator:a2b884e718edb4b86cf435f66b2608be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a143fc5e31a1382d403e025d1ccd09ceb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a143fc5e31a1382d403e025d1ccd09ceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a143fc5e31a1382d403e025d1ccd09ceb">More...</a><br /></td></tr>
<tr class="separator:a143fc5e31a1382d403e025d1ccd09ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3e2fc895bb7cbbd14b265be0c51355"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a5e3e2fc895bb7cbbd14b265be0c51355"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a5e3e2fc895bb7cbbd14b265be0c51355">More...</a><br /></td></tr>
<tr class="separator:a5e3e2fc895bb7cbbd14b265be0c51355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada9ef87676d92021278aaf3d3f525b1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:ada9ef87676d92021278aaf3d3f525b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#ada9ef87676d92021278aaf3d3f525b1a">More...</a><br /></td></tr>
<tr class="separator:ada9ef87676d92021278aaf3d3f525b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1cbfbc2127081069e100697aa4b99d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a7e1cbfbc2127081069e100697aa4b99d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a7e1cbfbc2127081069e100697aa4b99d">More...</a><br /></td></tr>
<tr class="separator:a7e1cbfbc2127081069e100697aa4b99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8309cf9f6c9648f95430a666aa74388"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:af8309cf9f6c9648f95430a666aa74388"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#af8309cf9f6c9648f95430a666aa74388">More...</a><br /></td></tr>
<tr class="separator:af8309cf9f6c9648f95430a666aa74388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d09160926e845784f728e9fda141fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a81d09160926e845784f728e9fda141fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a81d09160926e845784f728e9fda141fb">More...</a><br /></td></tr>
<tr class="separator:a81d09160926e845784f728e9fda141fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ccef770303aae3745a8a5c3f71b5e04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a6ccef770303aae3745a8a5c3f71b5e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a6ccef770303aae3745a8a5c3f71b5e04">More...</a><br /></td></tr>
<tr class="separator:a6ccef770303aae3745a8a5c3f71b5e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff11e46e7a0229b9963d8d6d65753ff6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:aff11e46e7a0229b9963d8d6d65753ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#aff11e46e7a0229b9963d8d6d65753ff6">More...</a><br /></td></tr>
<tr class="separator:aff11e46e7a0229b9963d8d6d65753ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30ac2bf55405fffd03587e7e25256dbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a30ac2bf55405fffd03587e7e25256dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a30ac2bf55405fffd03587e7e25256dbf">More...</a><br /></td></tr>
<tr class="separator:a30ac2bf55405fffd03587e7e25256dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ef39301c3e3f16f1866a7c2e908aa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:aa7ef39301c3e3f16f1866a7c2e908aa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#aa7ef39301c3e3f16f1866a7c2e908aa6">More...</a><br /></td></tr>
<tr class="separator:aa7ef39301c3e3f16f1866a7c2e908aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb185f2c4f897a1cf11bdd7322df2b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:acbb185f2c4f897a1cf11bdd7322df2b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#acbb185f2c4f897a1cf11bdd7322df2b6">More...</a><br /></td></tr>
<tr class="separator:acbb185f2c4f897a1cf11bdd7322df2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8345030d004300f6d1d9d8759e1957b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:ab8345030d004300f6d1d9d8759e1957b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#ab8345030d004300f6d1d9d8759e1957b">More...</a><br /></td></tr>
<tr class="separator:ab8345030d004300f6d1d9d8759e1957b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34296c0428728da89278addbf687ba7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a34296c0428728da89278addbf687ba7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a34296c0428728da89278addbf687ba7d">More...</a><br /></td></tr>
<tr class="separator:a34296c0428728da89278addbf687ba7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c1475a955526ea6b5b9c6e30074dfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a95c1475a955526ea6b5b9c6e30074dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a95c1475a955526ea6b5b9c6e30074dfc">More...</a><br /></td></tr>
<tr class="separator:a95c1475a955526ea6b5b9c6e30074dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897bc376e63c27483204efb9d2221bfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a897bc376e63c27483204efb9d2221bfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a897bc376e63c27483204efb9d2221bfa">More...</a><br /></td></tr>
<tr class="separator:a897bc376e63c27483204efb9d2221bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeceb868e57bd46c1d5df8e26ddb793ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:aeceb868e57bd46c1d5df8e26ddb793ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#aeceb868e57bd46c1d5df8e26ddb793ad">More...</a><br /></td></tr>
<tr class="separator:aeceb868e57bd46c1d5df8e26ddb793ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91762f20822184e7d9b004714c9b5bac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a91762f20822184e7d9b004714c9b5bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a91762f20822184e7d9b004714c9b5bac">More...</a><br /></td></tr>
<tr class="separator:a91762f20822184e7d9b004714c9b5bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a754324f36efae623fb71cfa8af47c7ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a754324f36efae623fb71cfa8af47c7ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a754324f36efae623fb71cfa8af47c7ff">More...</a><br /></td></tr>
<tr class="separator:a754324f36efae623fb71cfa8af47c7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257798fbfb0aeb04b6e42987b3cbfb1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a257798fbfb0aeb04b6e42987b3cbfb1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a257798fbfb0aeb04b6e42987b3cbfb1a">More...</a><br /></td></tr>
<tr class="separator:a257798fbfb0aeb04b6e42987b3cbfb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7df0d09416c0f1ccbf766e1fc7a2bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:abc7df0d09416c0f1ccbf766e1fc7a2bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#abc7df0d09416c0f1ccbf766e1fc7a2bf">More...</a><br /></td></tr>
<tr class="separator:abc7df0d09416c0f1ccbf766e1fc7a2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc725aae9d2c6899ea5d701854fe066d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:afc725aae9d2c6899ea5d701854fe066d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#afc725aae9d2c6899ea5d701854fe066d">More...</a><br /></td></tr>
<tr class="separator:afc725aae9d2c6899ea5d701854fe066d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab63e53ebdfb023809bf27a638fb9d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a2ab63e53ebdfb023809bf27a638fb9d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a2ab63e53ebdfb023809bf27a638fb9d1">More...</a><br /></td></tr>
<tr class="separator:a2ab63e53ebdfb023809bf27a638fb9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7530031e7e13807a26c5d30ea1af5b48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a7530031e7e13807a26c5d30ea1af5b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d4/dfb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d213_1_1_0d223.html#a7530031e7e13807a26c5d30ea1af5b48">More...</a><br /></td></tr>
<tr class="separator:a7530031e7e13807a26c5d30ea1af5b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d613fc5398302a3814a747234a243ee"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3d613fc5398302a3814a747234a243ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f4ca53ae686c01738be49b4faf00f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ac5f4ca53ae686c01738be49b4faf00f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2b4065fb5fe8db94128305e8436689"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abd2b4065fb5fe8db94128305e8436689">EDX</a></td></tr>
<tr class="separator:abd2b4065fb5fe8db94128305e8436689"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5d3d2d01852aa6232654d626c2d9d2df">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aaf1aea4d285ecb07c44e055bde66ae3e">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ab84894b872e262dfaead7ebab5a00773">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abd2b4065fb5fe8db94128305e8436689">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a5d3d2d01852aa6232654d626c2d9d2df"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5d3d2d01852aa6232654d626c2d9d2df">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@203 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_aaf1aea4d285ecb07c44e055bde66ae3e"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aaf1aea4d285ecb07c44e055bde66ae3e">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@205 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ab84894b872e262dfaead7ebab5a00773"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ab84894b872e262dfaead7ebab5a00773">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@208 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_abd2b4065fb5fe8db94128305e8436689"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abd2b4065fb5fe8db94128305e8436689">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@213 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5d3d2d01852aa6232654d626c2d9d2df">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aaf1aea4d285ecb07c44e055bde66ae3e">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ab84894b872e262dfaead7ebab5a00773">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abd2b4065fb5fe8db94128305e8436689">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00219">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a5d3d2d01852aa6232654d626c2d9d2df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d3d2d01852aa6232654d626c2d9d2df">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="aaf1aea4d285ecb07c44e055bde66ae3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1aea4d285ecb07c44e055bde66ae3e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00219">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="ab84894b872e262dfaead7ebab5a00773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84894b872e262dfaead7ebab5a00773">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00219">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="abd2b4065fb5fe8db94128305e8436689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd2b4065fb5fe8db94128305e8436689">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
