
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _134_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003999    0.023137    0.013051    2.513051 v rst (in)
                                                         rst (net)
                      0.023147    0.000000    2.513051 v input51/A (sky130_fd_sc_hd__clkbuf_4)
     5    0.058400    0.217815    0.355634    2.868685 v input51/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net51 (net)
                      0.218277    0.008356    2.877041 v fanout91/A (sky130_fd_sc_hd__clkbuf_2)
     9    0.036445    0.255925    0.415922    3.292963 v fanout91/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net91 (net)
                      0.255925    0.000891    3.293854 v fanout90/A (sky130_fd_sc_hd__buf_2)
     6    0.036288    0.174166    0.438624    3.732477 v fanout90/X (sky130_fd_sc_hd__buf_2)
                                                         net90 (net)
                      0.174167    0.000941    3.733418 v fanout89/A (sky130_fd_sc_hd__buf_2)
     6    0.032414    0.158597    0.387367    4.120786 v fanout89/X (sky130_fd_sc_hd__buf_2)
                                                         net89 (net)
                      0.158677    0.003285    4.124071 v _109_/A (sky130_fd_sc_hd__inv_2)
     1    0.005678    0.069367    0.119233    4.243304 ^ _109_/Y (sky130_fd_sc_hd__inv_2)
                                                         _039_ (net)
                      0.069368    0.000325    4.243628 ^ _134_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                              4.243628   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.079660    0.575184    0.413865    5.413866 ^ clk (in)
                                                         clk (net)
                      0.578080    0.000000    5.413866 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.127980    0.220146    0.554926    5.968791 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.221967    0.015290    5.984081 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.064133    0.126392    0.343639    6.327721 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.127014    0.006102    6.333823 ^ _134_/CLK (sky130_fd_sc_hd__dfrtp_4)
                                 -0.050000    6.283823   clock uncertainty
                                  0.000000    6.283823   clock reconvergence pessimism
                                  0.463177    6.747000   library recovery time
                                              6.747000   data required time
---------------------------------------------------------------------------------------------
                                              6.747000   data required time
                                             -4.243628   data arrival time
---------------------------------------------------------------------------------------------
                                              2.503371   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _120_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.500000    2.500000   clock clk (fall edge)
                                  0.000000    2.500000   clock source latency
     2    0.078722    0.340140    0.255091    2.755091 v clk (in)
                                                         clk (net)
                      0.344918    0.000000    2.755091 v clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.124176    0.155843    0.475185    3.230276 v clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.159291    0.017989    3.248265 v clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.107727    0.139335    0.372655    3.620920 v clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.188711    0.013891    3.634811 v mem_i1/clk1 (ram256x16)
     1    0.004453    0.003585    0.308325    3.943136 v mem_i1/dout1[8] (ram256x16)
                                                         sine_out_temp1[8] (net)
                      0.002689    0.000192    3.943328 v wire69/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.146856    1.004803    0.802651    4.745979 v wire69/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net69 (net)
                      1.012583    0.072411    4.818390 v _071_/A1 (sky130_fd_sc_hd__mux2_1)
     3    0.017880    0.240165    1.233544    6.051933 v _071_/X (sky130_fd_sc_hd__mux2_1)
                                                         _014_ (net)
                      0.240176    0.001893    6.053826 v _120_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.053826   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.079660    0.575184    0.413865    5.413866 ^ clk (in)
                                                         clk (net)
                      0.578080    0.000000    5.413866 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.127980    0.220146    0.554926    5.968791 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.221967    0.015290    5.984081 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.064133    0.126392    0.343639    6.327721 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.127337    0.007922    6.335642 ^ _120_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.050000    6.285643   clock uncertainty
                                  0.000000    6.285643   clock reconvergence pessimism
                                 -0.332183    5.953460   library setup time
                                              5.953460   data required time
---------------------------------------------------------------------------------------------
                                              5.953460   data required time
                                             -6.053826   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.100367   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _120_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.500000    2.500000   clock clk (fall edge)
                                  0.000000    2.500000   clock source latency
     2    0.078722    0.340140    0.255091    2.755091 v clk (in)
                                                         clk (net)
                      0.344918    0.000000    2.755091 v clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.124176    0.155843    0.475185    3.230276 v clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.159291    0.017989    3.248265 v clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.107727    0.139335    0.372655    3.620920 v clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.188711    0.013891    3.634811 v mem_i1/clk1 (ram256x16)
     1    0.004453    0.003585    0.308325    3.943136 v mem_i1/dout1[8] (ram256x16)
                                                         sine_out_temp1[8] (net)
                      0.002689    0.000192    3.943328 v wire69/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.146856    1.004803    0.802651    4.745979 v wire69/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net69 (net)
                      1.012583    0.072411    4.818390 v _071_/A1 (sky130_fd_sc_hd__mux2_1)
     3    0.017880    0.240165    1.233544    6.051933 v _071_/X (sky130_fd_sc_hd__mux2_1)
                                                         _014_ (net)
                      0.240176    0.001893    6.053826 v _120_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.053826   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.079660    0.575184    0.413865    5.413866 ^ clk (in)
                                                         clk (net)
                      0.578080    0.000000    5.413866 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.127980    0.220146    0.554926    5.968791 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.221967    0.015290    5.984081 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.064133    0.126392    0.343639    6.327721 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.127337    0.007922    6.335642 ^ _120_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.050000    6.285643   clock uncertainty
                                  0.000000    6.285643   clock reconvergence pessimism
                                 -0.332183    5.953460   library setup time
                                              5.953460   data required time
---------------------------------------------------------------------------------------------
                                              5.953460   data required time
                                             -6.053826   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.100367   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
ANTENNA__071__A1/DIODE                  0.750000    1.229358   -0.479358 (VIOLATED)
_071_/A1                                0.750000    1.229359   -0.479359 (VIOLATED)
ANTENNA_wire69_X/DIODE                  0.750000    1.222915   -0.472915 (VIOLATED)
wire69/X                                0.750000    1.222901   -0.472901 (VIOLATED)
ANTENNA__072__A1/DIODE                  0.750000    1.170853   -0.420853 (VIOLATED)
_072_/A1                                0.750000    1.170854   -0.420854 (VIOLATED)
ANTENNA_wire68_X/DIODE                  0.750000    1.165098   -0.415098 (VIOLATED)
wire68/X                                0.750000    1.165084   -0.415085 (VIOLATED)
ANTENNA__070__A1/DIODE                  0.750000    1.127759   -0.377759 (VIOLATED)
_070_/A1                                0.750000    1.127759   -0.377759 (VIOLATED)
ANTENNA__075__A1/DIODE                  0.750000    1.126484   -0.376484 (VIOLATED)
_075_/A1                                0.750000    1.126484   -0.376484 (VIOLATED)
ANTENNA_wire70_X/DIODE                  0.750000    1.122269   -0.372269 (VIOLATED)
wire70/X                                0.750000    1.122256   -0.372256 (VIOLATED)
ANTENNA_wire80_X/DIODE                  0.750000    1.121321   -0.371321 (VIOLATED)
wire80/X                                0.750000    1.121308   -0.371308 (VIOLATED)
_067_/A1                                0.750000    1.113397   -0.363397 (VIOLATED)
ANTENNA__067__A1/DIODE                  0.750000    1.113396   -0.363396 (VIOLATED)
ANTENNA_wire73_X/DIODE                  0.750000    1.108576   -0.358576 (VIOLATED)
wire73/X                                0.750000    1.108564   -0.358565 (VIOLATED)
_066_/A1                                0.750000    1.082550   -0.332550 (VIOLATED)
ANTENNA__066__A1/DIODE                  0.750000    1.082549   -0.332549 (VIOLATED)
ANTENNA_wire74_X/DIODE                  0.750000    1.077793   -0.327793 (VIOLATED)
wire74/X                                0.750000    1.077782   -0.327782 (VIOLATED)
_073_/A1                                0.750000    1.057923   -0.307923 (VIOLATED)
ANTENNA__073__A1/DIODE                  0.750000    1.057922   -0.307922 (VIOLATED)
ANTENNA_wire82_X/DIODE                  0.750000    1.052326   -0.302326 (VIOLATED)
wire82/X                                0.750000    1.052314   -0.302314 (VIOLATED)
mem_i1/addr0[1]                         0.500000    0.802046   -0.302046 (VIOLATED)
ANTENNA__076__A1/DIODE                  0.750000    1.049416   -0.299416 (VIOLATED)
_076_/A1                                0.750000    1.049416   -0.299416 (VIOLATED)
ANTENNA_wire79_X/DIODE                  0.750000    1.044995   -0.294995 (VIOLATED)
wire79/X                                0.750000    1.044983   -0.294983 (VIOLATED)
mem_i1/addr1[1]                         0.500000    0.793683   -0.293683 (VIOLATED)
_074_/A1                                0.750000    1.043460   -0.293460 (VIOLATED)
ANTENNA__074__A1/DIODE                  0.750000    1.043460   -0.293460 (VIOLATED)
ANTENNA_wire81_X/DIODE                  0.750000    1.038926   -0.288926 (VIOLATED)
wire81/X                                0.750000    1.038914   -0.288914 (VIOLATED)
mem_i0/addr1[1]                         0.500000    0.784348   -0.284348 (VIOLATED)
_068_/A1                                0.750000    0.986167   -0.236167 (VIOLATED)
ANTENNA__068__A1/DIODE                  0.750000    0.986166   -0.236166 (VIOLATED)
ANTENNA_wire72_X/DIODE                  0.750000    0.982020   -0.232020 (VIOLATED)
wire72/X                                0.750000    0.982010   -0.232010 (VIOLATED)
mem_i0/addr1[5]                         0.500000    0.686631   -0.186631 (VIOLATED)
mem_i1/addr1[5]                         0.500000    0.681215   -0.181215 (VIOLATED)
mem_i0/addr1[6]                         0.500000    0.677782   -0.177782 (VIOLATED)
mem_i0/addr1[7]                         0.500000    0.672249   -0.172249 (VIOLATED)
mem_i1/addr1[6]                         0.500000    0.671448   -0.171448 (VIOLATED)
mem_i1/addr1[7]                         0.500000    0.666851   -0.166851 (VIOLATED)
_078_/A1                                0.750000    0.885488   -0.135488 (VIOLATED)
ANTENNA__078__A1/DIODE                  0.750000    0.885488   -0.135488 (VIOLATED)
ANTENNA_wire77_X/DIODE                  0.750000    0.881700   -0.131700 (VIOLATED)
wire77/X                                0.750000    0.881690   -0.131690 (VIOLATED)
mem_i1/addr1[0]                         0.500000    0.628691   -0.128691 (VIOLATED)
ANTENNA__077__A1/DIODE                  0.750000    0.874836   -0.124836 (VIOLATED)
_077_/A1                                0.750000    0.874836   -0.124836 (VIOLATED)
ANTENNA_wire78_X/DIODE                  0.750000    0.871585   -0.121585 (VIOLATED)
wire78/X                                0.750000    0.871575   -0.121575 (VIOLATED)
_069_/A1                                0.750000    0.858806   -0.108806 (VIOLATED)
ANTENNA__069__A1/DIODE                  0.750000    0.858805   -0.108805 (VIOLATED)
ANTENNA_wire71_X/DIODE                  0.750000    0.853869   -0.103869 (VIOLATED)
wire71/X                                0.750000    0.853860   -0.103860 (VIOLATED)
mem_i0/addr1[3]                         0.500000    0.572392   -0.072391 (VIOLATED)
mem_i1/addr1[3]                         0.500000    0.572209   -0.072209 (VIOLATED)
mem_i0/addr1[2]                         0.500000    0.560842   -0.060842 (VIOLATED)
mem_i1/addr1[2]                         0.500000    0.560202   -0.060202 (VIOLATED)
mem_i0/addr1[0]                         0.500000    0.512310   -0.012310 (VIOLATED)
_065_/A1                                0.750000    0.758354   -0.008354 (VIOLATED)
ANTENNA__065__A1/DIODE                  0.750000    0.758353   -0.008353 (VIOLATED)
ANTENNA_wire75_X/DIODE                  0.750000    0.756113   -0.006113 (VIOLATED)
wire75/X                                0.750000    0.756105   -0.006105 (VIOLATED)
_064_/A1                                0.750000    0.750584   -0.000584 (VIOLATED)
ANTENNA__064__A1/DIODE                  0.750000    0.750583   -0.000583 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_0__f_clk/X                       6     21    -15 (VIOLATED)
clkbuf_2_1__f_clk/X                       6     19    -13 (VIOLATED)
clkbuf_2_3__f_clk/X                       6     15     -9 (VIOLATED)
_129_/Q                                   6     13     -7 (VIOLATED)
_133_/Q                                   6     13     -7 (VIOLATED)
clkbuf_2_2__f_clk/X                       6     13     -7 (VIOLATED)
fanout84/X                                6     13     -7 (VIOLATED)
fanout86/X                                6     13     -7 (VIOLATED)
fanout87/X                                6     13     -7 (VIOLATED)
_130_/Q                                   6     11     -5 (VIOLATED)
_134_/Q                                   6     11     -5 (VIOLATED)
_131_/Q                                   6      9     -3 (VIOLATED)
_135_/Q                                   6      9     -3 (VIOLATED)
clkbuf_0_clk/X                            6      9     -3 (VIOLATED)
fanout91/X                                6      9     -3 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
mem_i1/dout1[0]                         0.027560    0.083048   -0.055488 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload2/Y
 mem_i0_93/HI
 mem_i1_94/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 73
max fanout violation count 15
max cap violation count 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
