fir_compiler_r.vhd,vhdl,xil_defaultlib,../../../../tpu.srcs/sources_1/ip/fir_compiler_r/sim/fir_compiler_r.vhd,incdir="../../../../tpu.srcs/sources_1/ip/fir_compiler_r/cmodel"
glbl.v,Verilog,xil_defaultlib,glbl.v
