{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522533528901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522533528901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 31 17:58:48 2018 " "Processing started: Sat Mar 31 17:58:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522533528901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522533528901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phase2 -c phase2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off phase2 -c phase2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522533528901 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522533529359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/thirtytwobitripplecarrysubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/thirtytwobitripplecarrysubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtyTwoBitRippleCarrySubtractor-behaviour " "Found design unit 1: thirtyTwoBitRippleCarrySubtractor-behaviour" {  } { { "../CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529890 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitRippleCarrySubtractor " "Found entity 1: thirtyTwoBitRippleCarrySubtractor" {  } { { "../CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/thirtytwobitripplecarryadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/thirtytwobitripplecarryadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtyTwoBitRippleCarryAdder-bdf_type " "Found design unit 1: thirtyTwoBitRippleCarryAdder-bdf_type" {  } { { "../CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529893 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitRippleCarryAdder " "Found entity 1: thirtyTwoBitRippleCarryAdder" {  } { { "../CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftrotatecomponent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftrotatecomponent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRotateComponent-behaviour " "Found design unit 1: shiftRotateComponent-behaviour" {  } { { "../CPU_Design_Alu/ALU/shiftRotateComponent.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRotateComponent.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529896 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRotateComponent " "Found entity 1: shiftRotateComponent" {  } { { "../CPU_Design_Alu/ALU/shiftRotateComponent.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRotateComponent.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftrightarithmetic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftrightarithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRightArithmetic-behaviour " "Found design unit 1: shiftRightArithmetic-behaviour" {  } { { "../CPU_Design_Alu/ALU/shiftRightArithmetic.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRightArithmetic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529900 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRightArithmetic " "Found entity 1: shiftRightArithmetic" {  } { { "../CPU_Design_Alu/ALU/shiftRightArithmetic.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRightArithmetic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRight-behaviour " "Found design unit 1: shiftRight-behaviour" {  } { { "../CPU_Design_Alu/ALU/shiftRight.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRight.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529903 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRight " "Found entity 1: shiftRight" {  } { { "../CPU_Design_Alu/ALU/shiftRight.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRight.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft-behaviour " "Found design unit 1: shiftLeft-behaviour" {  } { { "../CPU_Design_Alu/ALU/shiftLeft.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftLeft.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529906 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "../CPU_Design_Alu/ALU/shiftLeft.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftLeft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/rotateright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/rotateright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotateRight-behaviour " "Found design unit 1: rotateRight-behaviour" {  } { { "../CPU_Design_Alu/ALU/rotateRight.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateRight.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529909 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotateRight " "Found entity 1: rotateRight" {  } { { "../CPU_Design_Alu/ALU/rotateRight.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateRight.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/rotateleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/rotateleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotateLeft-behaviour " "Found design unit 1: rotateLeft-behaviour" {  } { { "../CPU_Design_Alu/ALU/rotateLeft.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateLeft.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529912 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotateLeft " "Found entity 1: rotateLeft" {  } { { "../CPU_Design_Alu/ALU/rotateLeft.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateLeft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orGate-behaviour " "Found design unit 1: orGate-behaviour" {  } { { "../CPU_Design_Alu/ALU/orGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/orGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529915 ""} { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "../CPU_Design_Alu/ALU/orGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/orGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notGate-behaviour " "Found design unit 1: notGate-behaviour" {  } { { "../CPU_Design_Alu/ALU/notGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/notGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529919 ""} { "Info" "ISGN_ENTITY_NAME" "1 notGate " "Found entity 1: notGate" {  } { { "../CPU_Design_Alu/ALU/notGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/notGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/neggate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/neggate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negGate-behaviour " "Found design unit 1: negGate-behaviour" {  } { { "../CPU_Design_Alu/ALU/negGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/negGate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529922 ""} { "Info" "ISGN_ENTITY_NAME" "1 negGate " "Found entity 1: negGate" {  } { { "../CPU_Design_Alu/ALU/negGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/negGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-behaviour " "Found design unit 1: fullAdder-behaviour" {  } { { "../CPU_Design_Alu/ALU/fullAdder.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/fullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529925 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../CPU_Design_Alu/ALU/fullAdder.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/encoder32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/encoder32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32bits-behavioural " "Found design unit 1: encoder32bits-behavioural" {  } { { "../CPU_Design_Alu/ALU/encoder32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529928 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32bits " "Found entity 1: encoder32bits" {  } { { "../CPU_Design_Alu/ALU/encoder32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Found design unit 1: divider-SYN" {  } { { "../CPU_Design_Alu/ALU/divider.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529932 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "../CPU_Design_Alu/ALU/divider.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/booth_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/booth_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_multiplier-behaviour " "Found design unit 1: booth_multiplier-behaviour" {  } { { "../CPU_Design_Alu/ALU/booth_multiplier.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/booth_multiplier.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529935 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_multiplier " "Found entity 1: booth_multiplier" {  } { { "../CPU_Design_Alu/ALU/booth_multiplier.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/booth_multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andGate-behaviour " "Found design unit 1: andGate-behaviour" {  } { { "../CPU_Design_Alu/ALU/andGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/andGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529939 ""} { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "../CPU_Design_Alu/ALU/andGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/andGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/multiplexer32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/multiplexer32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer32bits-behavioural " "Found design unit 1: multiplexer32bits-behavioural" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529943 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer32bits " "Found entity 1: multiplexer32bits" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/zregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/zregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zRegister-behaviour " "Found design unit 1: zRegister-behaviour" {  } { { "../CPU_Design_Alu/ALU/zRegister.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/zRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529946 ""} { "Info" "ISGN_ENTITY_NAME" "1 zRegister " "Found entity 1: zRegister" {  } { { "../CPU_Design_Alu/ALU/zRegister.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/zRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529950 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-arc " "Found design unit 1: reg_32-arc" {  } { { "reg_32.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529953 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexermdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexermdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexerMDR-behaviour " "Found design unit 1: multiplexerMDR-behaviour" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529959 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexerMDR " "Found entity 1: multiplexerMDR" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529963 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodelogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeLogic-behaviour " "Found design unit 1: selectAndEncodeLogic-behaviour" {  } { { "selectAndEncodeLogic.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529967 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeLogic " "Found entity 1: selectAndEncodeLogic" {  } { { "selectAndEncodeLogic.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16bits-behavioural " "Found design unit 1: decoder16bits-behavioural" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529970 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder16bits " "Found entity 1: decoder16bits" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent1-behaviour " "Found design unit 1: selectAndEncodeSubComponent1-behaviour" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529974 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent1 " "Found entity 1: selectAndEncodeSubComponent1" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent2-behaviour " "Found design unit 1: selectAndEncodeSubComponent2-behaviour" {  } { { "selectAndEncodeSubComponent2.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529978 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent2 " "Found entity 1: selectAndEncodeSubComponent2" {  } { { "selectAndEncodeSubComponent2.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectencode_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectencode_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectEncode_tb-behaviour " "Found design unit 1: selectEncode_tb-behaviour" {  } { { "selectEncode_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectEncode_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529982 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectEncode_tb " "Found entity 1: selectEncode_tb" {  } { { "selectEncode_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectEncode_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent1_tb-behaviour " "Found design unit 1: selectAndEncodeSubComponent1_tb-behaviour" {  } { { "selectAndEncodeSubComponent1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529986 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent1_tb " "Found entity 1: selectAndEncodeSubComponent1_tb" {  } { { "selectAndEncodeSubComponent1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_IR-arc " "Found design unit 1: reg_IR-arc" {  } { { "reg_IR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529990 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_IR " "Found entity 1: reg_IR" {  } { { "reg_IR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ir_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_ir_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_IR_tb-behaviour " "Found design unit 1: reg_IR_tb-behaviour" {  } { { "reg_IR_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529994 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_IR_tb " "Found entity 1: reg_IR_tb" {  } { { "reg_IR_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFF-behaviour " "Found design unit 1: conFF-behaviour" {  } { { "conFF.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529997 ""} { "Info" "ISGN_ENTITY_NAME" "1 conFF " "Found entity 1: conFF" {  } { { "conFF.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533529997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533529997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conffsubcomponent1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conffsubcomponent1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFFSubComponent1-behaviour " "Found design unit 1: conFFSubComponent1-behaviour" {  } { { "conFFSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530020 ""} { "Info" "ISGN_ENTITY_NAME" "1 conFFSubComponent1 " "Found entity 1: conFFSubComponent1" {  } { { "conFFSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_Zero-behaviour " "Found design unit 1: reg_Zero-behaviour" {  } { { "reg_Zero.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530024 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_Zero " "Found entity 1: reg_Zero" {  } { { "reg_Zero.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate_32vs1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate_32vs1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andGate_32vs1-behaviour " "Found design unit 1: andGate_32vs1-behaviour" {  } { { "andGate_32vs1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530029 ""} { "Info" "ISGN_ENTITY_NAME" "1 andGate_32vs1 " "Found entity 1: andGate_32vs1" {  } { { "andGate_32vs1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4bits-behavioural " "Found design unit 1: decoder4bits-behavioural" {  } { { "decoder4bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530032 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder4bits " "Found entity 1: decoder4bits" {  } { { "decoder4bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-behaviour " "Found design unit 1: flipFlop-behaviour" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530036 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent3-behaviour " "Found design unit 1: selectAndEncodeSubComponent3-behaviour" {  } { { "selectAndEncodeSubComponent3.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530039 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent3 " "Found entity 1: selectAndEncodeSubComponent3" {  } { { "selectAndEncodeSubComponent3.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_zero_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_zero_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_Zero_tb-behaviour " "Found design unit 1: reg_Zero_tb-behaviour" {  } { { "reg_Zero_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530042 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_Zero_tb " "Found entity 1: reg_Zero_tb" {  } { { "reg_Zero_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate_32vs1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate_32vs1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate_31vs1_tb-behaviour " "Found design unit 1: andgate_31vs1_tb-behaviour" {  } { { "andGate_32vs1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530046 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate_31vs1_tb " "Found entity 1: andgate_31vs1_tb" {  } { { "andGate_32vs1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regzero_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regzero_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regZero_tb-behaviour " "Found design unit 1: regZero_tb-behaviour" {  } { { "regZero_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regZero_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530049 ""} { "Info" "ISGN_ENTITY_NAME" "1 regZero_tb " "Found entity 1: regZero_tb" {  } { { "regZero_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regZero_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFF_tb-behaviour " "Found design unit 1: conFF_tb-behaviour" {  } { { "conFF_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530053 ""} { "Info" "ISGN_ENTITY_NAME" "1 conFF_tb " "Found entity 1: conFF_tb" {  } { { "conFF_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conffsubcomponent1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conffsubcomponent1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFFSubComponent1_tb-behaviour " "Found design unit 1: conFFSubComponent1_tb-behaviour" {  } { { "conFFSubComponent1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530056 ""} { "Info" "ISGN_ENTITY_NAME" "1 conFFSubComponent1_tb " "Found entity 1: conFFSubComponent1_tb" {  } { { "conFFSubComponent1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop_tb-behaviour " "Found design unit 1: flipFlop_tb-behaviour" {  } { { "flipFlop_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530060 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop_tb " "Found entity 1: flipFlop_tb" {  } { { "flipFlop_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-datapath_arc " "Found design unit 1: datapath-datapath_arc" {  } { { "../CPU_Design_Main/datapath.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530063 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../CPU_Design_Main/datapath.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behaviour " "Found design unit 1: registerFile-behaviour" {  } { { "../CPU_Design_Main/registerFile.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/registerFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530068 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../CPU_Design_Main/registerFile.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/registerFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/ram_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/ram_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_tb-behaviour " "Found design unit 1: ram_tb-behaviour" {  } { { "../CPU_Design_Main/ram_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/ram_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530074 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "../CPU_Design_Main/ram_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/ram_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_n-SYN " "Found design unit 1: ram_n-SYN" {  } { { "../CPU_Design_Main/ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530081 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_n " "Found entity 1: ram_n" {  } { { "../CPU_Design_Main/ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/memorysubsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/memorysubsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memorySubsystem-behaviour " "Found design unit 1: memorySubsystem-behaviour" {  } { { "../CPU_Design_Main/memorySubsystem.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530085 ""} { "Info" "ISGN_ENTITY_NAME" "1 memorySubsystem " "Found entity 1: memorySubsystem" {  } { { "../CPU_Design_Main/memorySubsystem.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/regmar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/regmar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regMAR-arc " "Found design unit 1: regMAR-arc" {  } { { "../CPU_Design_Main/regMAR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/regMAR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530089 ""} { "Info" "ISGN_ENTITY_NAME" "1 regMAR " "Found entity 1: regMAR" {  } { { "../CPU_Design_Main/regMAR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/regMAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/memorysubsystem_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/memorysubsystem_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memorySubsystem_tb-behaviour " "Found design unit 1: memorySubsystem_tb-behaviour" {  } { { "../CPU_Design_Main/memorySubsystem_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530094 ""} { "Info" "ISGN_ENTITY_NAME" "1 memorySubsystem_tb " "Found entity 1: memorySubsystem_tb" {  } { { "../CPU_Design_Main/memorySubsystem_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/datapath_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/datapath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_tb-datapath_tb_arc " "Found design unit 1: datapath_tb-datapath_tb_arc" {  } { { "../CPU_Design_Main/datapath_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530098 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "../CPU_Design_Main/datapath_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcincrement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcincrement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcIncrement-behaviour " "Found design unit 1: pcIncrement-behaviour" {  } { { "pcIncrement.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/pcIncrement.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530103 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcIncrement " "Found entity 1: pcIncrement" {  } { { "pcIncrement.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/pcIncrement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regPC-arc " "Found design unit 1: regPC-arc" {  } { { "regPC.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regPC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530106 ""} { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "regPC.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regPC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_units.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_units.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_Units-behaviour " "Found design unit 1: IO_Units-behaviour" {  } { { "IO_units.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/IO_units.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530111 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_Units " "Found entity 1: IO_Units" {  } { { "IO_units.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/IO_units.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522533530261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registerFileOutSig datapath.vhd(173) " "Verilog HDL or VHDL warning at datapath.vhd(173): object \"registerFileOutSig\" assigned a value but never read" {  } { { "../CPU_Design_Main/datapath.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522533530265 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regPC regPC:U0 " "Elaborating entity \"regPC\" for hierarchy \"regPC:U0\"" {  } { { "../CPU_Design_Main/datapath.vhd" "U0" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32 reg_32:U1 " "Elaborating entity \"reg_32\" for hierarchy \"reg_32:U1\"" {  } { { "../CPU_Design_Main/datapath.vhd" "U1" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorySubsystem memorySubsystem:U2 " "Elaborating entity \"memorySubsystem\" for hierarchy \"memorySubsystem:U2\"" {  } { { "../CPU_Design_Main/datapath.vhd" "U2" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexerMDR memorySubsystem:U2\|multiplexerMDR:U0 " "Elaborating entity \"multiplexerMDR\" for hierarchy \"memorySubsystem:U2\|multiplexerMDR:U0\"" {  } { { "../CPU_Design_Main/memorySubsystem.vhd" "U0" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530378 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[0\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[0\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530379 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[1\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[1\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530379 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[2\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[2\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[3\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[3\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[4\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[4\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[5\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[5\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[6\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[6\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[7\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[7\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[8\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[8\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[9\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[9\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[10\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[10\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[11\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[11\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[12\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[12\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[13\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[13\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[14\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[14\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[15\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[15\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[16\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[16\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[17\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[17\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530380 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[18\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[18\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[19\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[19\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[20\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[20\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[21\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[21\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[22\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[22\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[23\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[23\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[24\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[24\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[25\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[25\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[26\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[26\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[27\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[27\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[28\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[28\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[29\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[29\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[30\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[30\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRMuxOut\[31\] multiplexerMDR.vhd(14) " "Inferred latch for \"MDRMuxOut\[31\]\" at multiplexerMDR.vhd(14)" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530381 "|datapath|memorySubsystem:U17|multiplexerMDR:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMAR memorySubsystem:U2\|regMAR:U2 " "Elaborating entity \"regMAR\" for hierarchy \"memorySubsystem:U2\|regMAR:U2\"" {  } { { "../CPU_Design_Main/memorySubsystem.vhd" "U2" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram memorySubsystem:U2\|ram:U3 " "Elaborating entity \"ram\" for hierarchy \"memorySubsystem:U2\|ram:U3\"" {  } { { "../CPU_Design_Main/memorySubsystem.vhd" "U3" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component " "Instantiated megafunction \"memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ramInitialization.mif " "Parameter \"init_file\" = \"ramInitialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530450 ""}  } { { "ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522533530450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ral1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ral1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ral1 " "Found entity 1: altsyncram_ral1" {  } { { "db/altsyncram_ral1.tdf" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/altsyncram_ral1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ral1 memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\|altsyncram_ral1:auto_generated " "Elaborating entity \"altsyncram_ral1\" for hierarchy \"memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\|altsyncram_ral1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ihb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ihb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ihb2 " "Found entity 1: altsyncram_ihb2" {  } { { "db/altsyncram_ihb2.tdf" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/altsyncram_ihb2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533530610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533530610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ihb2 memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\|altsyncram_ral1:auto_generated\|altsyncram_ihb2:altsyncram1 " "Elaborating entity \"altsyncram_ihb2\" for hierarchy \"memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\|altsyncram_ral1:auto_generated\|altsyncram_ihb2:altsyncram1\"" {  } { { "db/altsyncram_ral1.tdf" "altsyncram1" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/altsyncram_ral1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\|altsyncram_ral1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\|altsyncram_ral1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ral1.tdf" "mgl_prim2" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/altsyncram_ral1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\|altsyncram_ral1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\|altsyncram_ral1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ral1.tdf" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/altsyncram_ral1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522533530748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\|altsyncram_ral1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\|altsyncram_ral1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 512 " "Parameter \"NUMWORDS\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 9 " "Parameter \"WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530748 ""}  } { { "db/altsyncram_ral1.tdf" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/altsyncram_ral1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522533530748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\|altsyncram_ral1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memorySubsystem:U2\|ram:U3\|altsyncram:altsyncram_component\|altsyncram_ral1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_Units IO_Units:U3 " "Elaborating entity \"IO_Units\" for hierarchy \"IO_Units:U3\"" {  } { { "../CPU_Design_Main/datapath.vhd" "U3" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:U6 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:U6\"" {  } { { "../CPU_Design_Main/datapath.vhd" "U6" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_Zero registerFile:U6\|reg_Zero:U0 " "Elaborating entity \"reg_Zero\" for hierarchy \"registerFile:U6\|reg_Zero:U0\"" {  } { { "../CPU_Design_Main/registerFile.vhd" "U0" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/registerFile.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate_32vs1 registerFile:U6\|reg_Zero:U0\|andGate_32vs1:U1 " "Elaborating entity \"andGate_32vs1\" for hierarchy \"registerFile:U6\|reg_Zero:U0\|andGate_32vs1:U1\"" {  } { { "reg_Zero.vhd" "U1" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zRegister zRegister:U8 " "Elaborating entity \"zRegister\" for hierarchy \"zRegister:U8\"" {  } { { "../CPU_Design_Main/datapath.vhd" "U8" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder32bits encoder32bits:U9 " "Elaborating entity \"encoder32bits\" for hierarchy \"encoder32bits:U9\"" {  } { { "../CPU_Design_Main/datapath.vhd" "U9" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530874 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] encoder32bits.vhd(16) " "Inferred latch for \"output\[0\]\" at encoder32bits.vhd(16)" {  } { { "../CPU_Design_Alu/ALU/encoder32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530876 "|datapath|encoder32bits:U11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] encoder32bits.vhd(16) " "Inferred latch for \"output\[1\]\" at encoder32bits.vhd(16)" {  } { { "../CPU_Design_Alu/ALU/encoder32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530876 "|datapath|encoder32bits:U11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] encoder32bits.vhd(16) " "Inferred latch for \"output\[2\]\" at encoder32bits.vhd(16)" {  } { { "../CPU_Design_Alu/ALU/encoder32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530876 "|datapath|encoder32bits:U11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] encoder32bits.vhd(16) " "Inferred latch for \"output\[3\]\" at encoder32bits.vhd(16)" {  } { { "../CPU_Design_Alu/ALU/encoder32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530876 "|datapath|encoder32bits:U11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] encoder32bits.vhd(16) " "Inferred latch for \"output\[4\]\" at encoder32bits.vhd(16)" {  } { { "../CPU_Design_Alu/ALU/encoder32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530876 "|datapath|encoder32bits:U11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer32bits multiplexer32bits:U10 " "Elaborating entity \"multiplexer32bits\" for hierarchy \"multiplexer32bits:U10\"" {  } { { "../CPU_Design_Main/datapath.vhd" "U10" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530879 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R0 multiplexer32bits.vhd(23) " "VHDL Process Statement warning at multiplexer32bits.vhd(23): signal \"BusMuxIn_R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530882 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R1 multiplexer32bits.vhd(24) " "VHDL Process Statement warning at multiplexer32bits.vhd(24): signal \"BusMuxIn_R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530882 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R2 multiplexer32bits.vhd(25) " "VHDL Process Statement warning at multiplexer32bits.vhd(25): signal \"BusMuxIn_R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530882 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R3 multiplexer32bits.vhd(26) " "VHDL Process Statement warning at multiplexer32bits.vhd(26): signal \"BusMuxIn_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530882 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R4 multiplexer32bits.vhd(27) " "VHDL Process Statement warning at multiplexer32bits.vhd(27): signal \"BusMuxIn_R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530882 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R5 multiplexer32bits.vhd(28) " "VHDL Process Statement warning at multiplexer32bits.vhd(28): signal \"BusMuxIn_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530882 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R6 multiplexer32bits.vhd(29) " "VHDL Process Statement warning at multiplexer32bits.vhd(29): signal \"BusMuxIn_R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530882 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R7 multiplexer32bits.vhd(30) " "VHDL Process Statement warning at multiplexer32bits.vhd(30): signal \"BusMuxIn_R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530882 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R8 multiplexer32bits.vhd(31) " "VHDL Process Statement warning at multiplexer32bits.vhd(31): signal \"BusMuxIn_R8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530882 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R9 multiplexer32bits.vhd(32) " "VHDL Process Statement warning at multiplexer32bits.vhd(32): signal \"BusMuxIn_R9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530882 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R10 multiplexer32bits.vhd(33) " "VHDL Process Statement warning at multiplexer32bits.vhd(33): signal \"BusMuxIn_R10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R11 multiplexer32bits.vhd(34) " "VHDL Process Statement warning at multiplexer32bits.vhd(34): signal \"BusMuxIn_R11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R12 multiplexer32bits.vhd(35) " "VHDL Process Statement warning at multiplexer32bits.vhd(35): signal \"BusMuxIn_R12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R13 multiplexer32bits.vhd(36) " "VHDL Process Statement warning at multiplexer32bits.vhd(36): signal \"BusMuxIn_R13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R14 multiplexer32bits.vhd(37) " "VHDL Process Statement warning at multiplexer32bits.vhd(37): signal \"BusMuxIn_R14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_R15 multiplexer32bits.vhd(38) " "VHDL Process Statement warning at multiplexer32bits.vhd(38): signal \"BusMuxIn_R15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_HI multiplexer32bits.vhd(39) " "VHDL Process Statement warning at multiplexer32bits.vhd(39): signal \"BusMuxIn_HI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_LO multiplexer32bits.vhd(40) " "VHDL Process Statement warning at multiplexer32bits.vhd(40): signal \"BusMuxIn_LO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_Zhigh multiplexer32bits.vhd(41) " "VHDL Process Statement warning at multiplexer32bits.vhd(41): signal \"BusMuxIn_Zhigh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_Zlow multiplexer32bits.vhd(42) " "VHDL Process Statement warning at multiplexer32bits.vhd(42): signal \"BusMuxIn_Zlow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_PC multiplexer32bits.vhd(43) " "VHDL Process Statement warning at multiplexer32bits.vhd(43): signal \"BusMuxIn_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_MDR multiplexer32bits.vhd(44) " "VHDL Process Statement warning at multiplexer32bits.vhd(44): signal \"BusMuxIn_MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BusMuxIn_InPort multiplexer32bits.vhd(45) " "VHDL Process Statement warning at multiplexer32bits.vhd(45): signal \"BusMuxIn_InPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_sign_extended multiplexer32bits.vhd(46) " "VHDL Process Statement warning at multiplexer32bits.vhd(46): signal \"C_sign_extended\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530883 "|datapath|multiplexer32bits:U12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:U11 " "Elaborating entity \"ALU\" for hierarchy \"ALU:U11\"" {  } { { "../CPU_Design_Main/datapath.vhd" "U11" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530886 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wastedCarryInAdd ALU.vhd(37) " "VHDL Signal Declaration warning at ALU.vhd(37): used explicit default value for signal \"wastedCarryInAdd\" because signal was never assigned a value" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1522533530889 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wastedCarryOutAdd ALU.vhd(37) " "Verilog HDL or VHDL warning at ALU.vhd(37): object \"wastedCarryOutAdd\" assigned a value but never read" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wastedCarryInNeg ALU.vhd(37) " "VHDL Signal Declaration warning at ALU.vhd(37): used explicit default value for signal \"wastedCarryInNeg\" because signal was never assigned a value" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wastedCarryInSub ALU.vhd(37) " "VHDL Signal Declaration warning at ALU.vhd(37): used explicit default value for signal \"wastedCarryInSub\" because signal was never assigned a value" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wastedCarryOutNeg ALU.vhd(39) " "Verilog HDL or VHDL warning at ALU.vhd(39): object \"wastedCarryOutNeg\" assigned a value but never read" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wastedCarryOutSub ALU.vhd(39) " "Verilog HDL or VHDL warning at ALU.vhd(39): object \"wastedCarryOutSub\" assigned a value but never read" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wastedCarryInPC ALU.vhd(37) " "VHDL Signal Declaration warning at ALU.vhd(37): used explicit default value for signal \"wastedCarryInPC\" because signal was never assigned a value" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wastedCarryOutPC ALU.vhd(40) " "Verilog HDL or VHDL warning at ALU.vhd(40): object \"wastedCarryOutPC\" assigned a value but never read" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nothing ALU.vhd(43) " "VHDL Signal Declaration warning at ALU.vhd(43): used explicit default value for signal \"nothing\" because signal was never assigned a value" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "everything ALU.vhd(44) " "VHDL Signal Declaration warning at ALU.vhd(44): used explicit default value for signal \"everything\" because signal was never assigned a value" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "everything ALU.vhd(262) " "VHDL Process Statement warning at ALU.vhd(262): signal \"everything\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nothing ALU.vhd(264) " "VHDL Process Statement warning at ALU.vhd(264): signal \"nothing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "everything ALU.vhd(268) " "VHDL Process Statement warning at ALU.vhd(268): signal \"everything\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nothing ALU.vhd(270) " "VHDL Process Statement warning at ALU.vhd(270): signal \"nothing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chooseSignage ALU.vhd(276) " "VHDL Process Statement warning at ALU.vhd(276): signal \"chooseSignage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530890 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chooseSignage ALU.vhd(277) " "VHDL Process Statement warning at ALU.vhd(277): signal \"chooseSignage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nothing ALU.vhd(280) " "VHDL Process Statement warning at ALU.vhd(280): signal \"nothing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nothing ALU.vhd(281) " "VHDL Process Statement warning at ALU.vhd(281): signal \"nothing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nothing ALU.vhd(282) " "VHDL Process Statement warning at ALU.vhd(282): signal \"nothing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nothing ALU.vhd(283) " "VHDL Process Statement warning at ALU.vhd(283): signal \"nothing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nothing ALU.vhd(284) " "VHDL Process Statement warning at ALU.vhd(284): signal \"nothing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nothing ALU.vhd(285) " "VHDL Process Statement warning at ALU.vhd(285): signal \"nothing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nothing ALU.vhd(286) " "VHDL Process Statement warning at ALU.vhd(286): signal \"nothing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nothing ALU.vhd(287) " "VHDL Process Statement warning at ALU.vhd(287): signal \"nothing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nothing ALU.vhd(288) " "VHDL Process Statement warning at ALU.vhd(288): signal \"nothing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pcResult ALU.vhd(288) " "VHDL Process Statement warning at ALU.vhd(288): signal \"pcResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nothing ALU.vhd(289) " "VHDL Process Statement warning at ALU.vhd(289): signal \"nothing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "notResult ALU.vhd(289) " "VHDL Process Statement warning at ALU.vhd(289): signal \"notResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chooseSignage ALU.vhd(259) " "VHDL Process Statement warning at ALU.vhd(259): inferring latch(es) for signal or variable \"chooseSignage\", which holds its previous value in one or more paths through the process" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[0\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[0\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[1\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[1\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530891 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[2\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[2\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[3\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[3\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[4\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[4\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[5\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[5\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[6\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[6\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[7\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[7\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[8\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[8\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[9\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[9\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[10\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[10\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[11\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[11\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[12\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[12\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[13\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[13\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[14\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[14\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[15\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[15\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[16\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[16\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[17\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[17\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[18\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[18\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530892 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[19\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[19\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530893 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[20\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[20\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530893 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[21\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[21\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530893 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[22\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[22\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530893 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[23\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[23\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530893 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[24\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[24\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530893 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[25\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[25\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530893 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[26\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[26\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530893 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[27\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[27\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530893 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[28\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[28\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530893 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[29\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[29\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530893 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[30\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[30\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530893 "|datapath|ALU:U12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chooseSignage\[31\] ALU.vhd(259) " "Inferred latch for \"chooseSignage\[31\]\" at ALU.vhd(259)" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533530893 "|datapath|ALU:U12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtyTwoBitRippleCarryAdder ALU:U11\|thirtyTwoBitRippleCarryAdder:U0 " "Elaborating entity \"thirtyTwoBitRippleCarryAdder\" for hierarchy \"ALU:U11\|thirtyTwoBitRippleCarryAdder:U0\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U0" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ALU:U11\|thirtyTwoBitRippleCarryAdder:U0\|fullAdder:U0 " "Elaborating entity \"fullAdder\" for hierarchy \"ALU:U11\|thirtyTwoBitRippleCarryAdder:U0\|fullAdder:U0\"" {  } { { "../CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd" "U0" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate ALU:U11\|andGate:U1 " "Elaborating entity \"andGate\" for hierarchy \"ALU:U11\|andGate:U1\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U1" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate ALU:U11\|orGate:U2 " "Elaborating entity \"orGate\" for hierarchy \"ALU:U11\|orGate:U2\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U2" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notGate ALU:U11\|notGate:U3 " "Elaborating entity \"notGate\" for hierarchy \"ALU:U11\|notGate:U3\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U3" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negGate ALU:U11\|negGate:U4 " "Elaborating entity \"negGate\" for hierarchy \"ALU:U11\|negGate:U4\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U4" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533530991 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "increment negGate.vhd(14) " "VHDL Signal Declaration warning at negGate.vhd(14): used explicit default value for signal \"increment\" because signal was never assigned a value" {  } { { "../CPU_Design_Alu/ALU/negGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/negGate.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1522533530992 "|datapath|ALU:U13|negGate:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft ALU:U11\|shiftLeft:U5 " "Elaborating entity \"shiftLeft\" for hierarchy \"ALU:U11\|shiftLeft:U5\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U5" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight ALU:U11\|shiftRight:U6 " "Elaborating entity \"shiftRight\" for hierarchy \"ALU:U11\|shiftRight:U6\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U6" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRightArithmetic ALU:U11\|shiftRightArithmetic:U7 " "Elaborating entity \"shiftRightArithmetic\" for hierarchy \"ALU:U11\|shiftRightArithmetic:U7\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U7" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateLeft ALU:U11\|rotateLeft:U8 " "Elaborating entity \"rotateLeft\" for hierarchy \"ALU:U11\|rotateLeft:U8\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U8" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateRight ALU:U11\|rotateRight:U9 " "Elaborating entity \"rotateRight\" for hierarchy \"ALU:U11\|rotateRight:U9\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U9" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtyTwoBitRippleCarrySubtractor ALU:U11\|thirtyTwoBitRippleCarrySubtractor:U10 " "Elaborating entity \"thirtyTwoBitRippleCarrySubtractor\" for hierarchy \"ALU:U11\|thirtyTwoBitRippleCarrySubtractor:U10\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U10" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531123 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wastedCarryIn thirtyTwoBitRippleCarrySubtractor.vhd(20) " "VHDL Signal Declaration warning at thirtyTwoBitRippleCarrySubtractor.vhd(20): used explicit default value for signal \"wastedCarryIn\" because signal was never assigned a value" {  } { { "../CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1522533531124 "|datapath|ALU:U13|thirtyTwoBitRippleCarrySubtractor:U10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wastedCarryOut thirtyTwoBitRippleCarrySubtractor.vhd(21) " "Verilog HDL or VHDL warning at thirtyTwoBitRippleCarrySubtractor.vhd(21): object \"wastedCarryOut\" assigned a value but never read" {  } { { "../CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522533531124 "|datapath|ALU:U13|thirtyTwoBitRippleCarrySubtractor:U10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider ALU:U11\|divider:U11 " "Elaborating entity \"divider\" for hierarchy \"ALU:U11\|divider:U11\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U11" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../CPU_Design_Alu/ALU/divider.vhd" "LPM_DIVIDE_component" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../CPU_Design_Alu/ALU/divider.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522533531334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531334 ""}  } { { "../CPU_Design_Alu/ALU/divider.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522533531334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hjp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hjp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hjp " "Found entity 1: lpm_divide_hjp" {  } { { "db/lpm_divide_hjp.tdf" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/lpm_divide_hjp.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533531404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533531404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_hjp ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated " "Elaborating entity \"lpm_divide_hjp\" for hierarchy \"ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_39h " "Found entity 1: sign_div_unsign_39h" {  } { { "db/sign_div_unsign_39h.tdf" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/sign_div_unsign_39h.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533531428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533531428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_39h ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider " "Elaborating entity \"sign_div_unsign_39h\" for hierarchy \"ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\"" {  } { { "db/lpm_divide_hjp.tdf" "divider" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/lpm_divide_hjp.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533531535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533531535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_t8f ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider " "Elaborating entity \"alt_u_div_t8f\" for hierarchy \"ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\"" {  } { { "db/sign_div_unsign_39h.tdf" "divider" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/sign_div_unsign_39h.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533531632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533531632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unc ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0 " "Elaborating entity \"add_sub_unc\" for hierarchy \"ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_0" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/alt_u_div_t8f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533531703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533531703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vnc ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1 " "Elaborating entity \"add_sub_vnc\" for hierarchy \"ALU:U11\|divider:U11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_1" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/db/alt_u_div_t8f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_multiplier ALU:U11\|booth_multiplier:U12 " "Elaborating entity \"booth_multiplier\" for hierarchy \"ALU:U11\|booth_multiplier:U12\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U12" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcIncrement ALU:U11\|pcIncrement:U13 " "Elaborating entity \"pcIncrement\" for hierarchy \"ALU:U11\|pcIncrement:U13\"" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "U13" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531722 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "increment pcIncrement.vhd(14) " "VHDL Signal Declaration warning at pcIncrement.vhd(14): used explicit default value for signal \"increment\" because signal was never assigned a value" {  } { { "pcIncrement.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/pcIncrement.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1522533531723 "|datapath|ALU:U12|pcIncrement:U13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conFF conFF:U12 " "Elaborating entity \"conFF\" for hierarchy \"conFF:U12\"" {  } { { "../CPU_Design_Main/datapath.vhd" "U12" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4bits conFF:U12\|decoder4bits:U0 " "Elaborating entity \"decoder4bits\" for hierarchy \"conFF:U12\|decoder4bits:U0\"" {  } { { "conFF.vhd" "U0" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531810 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] decoder4bits.vhd(16) " "Inferred latch for \"output\[0\]\" at decoder4bits.vhd(16)" {  } { { "decoder4bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531811 "|datapath|conFF:U15|decoder4bits:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] decoder4bits.vhd(16) " "Inferred latch for \"output\[1\]\" at decoder4bits.vhd(16)" {  } { { "decoder4bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531811 "|datapath|conFF:U15|decoder4bits:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] decoder4bits.vhd(16) " "Inferred latch for \"output\[2\]\" at decoder4bits.vhd(16)" {  } { { "decoder4bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531812 "|datapath|conFF:U15|decoder4bits:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] decoder4bits.vhd(16) " "Inferred latch for \"output\[3\]\" at decoder4bits.vhd(16)" {  } { { "decoder4bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531812 "|datapath|conFF:U15|decoder4bits:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conFFSubComponent1 conFF:U12\|conFFSubComponent1:U1 " "Elaborating entity \"conFFSubComponent1\" for hierarchy \"conFF:U12\|conFFSubComponent1:U1\"" {  } { { "conFF.vhd" "U1" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop conFF:U12\|flipFlop:U2 " "Elaborating entity \"flipFlop\" for hierarchy \"conFF:U12\|flipFlop:U2\"" {  } { { "conFF.vhd" "U2" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectAndEncodeLogic selectAndEncodeLogic:U13 " "Elaborating entity \"selectAndEncodeLogic\" for hierarchy \"selectAndEncodeLogic:U13\"" {  } { { "../CPU_Design_Main/datapath.vhd" "U13" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectAndEncodeSubComponent1 selectAndEncodeLogic:U13\|selectAndEncodeSubComponent1:U0 " "Elaborating entity \"selectAndEncodeSubComponent1\" for hierarchy \"selectAndEncodeLogic:U13\|selectAndEncodeSubComponent1:U0\"" {  } { { "selectAndEncodeLogic.vhd" "U0" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531824 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] selectAndEncodeSubComponent1.vhd(19) " "Inferred latch for \"output\[0\]\" at selectAndEncodeSubComponent1.vhd(19)" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531825 "|datapath|selectAndEncodeLogic:U16|selectAndEncodeSubComponent1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] selectAndEncodeSubComponent1.vhd(19) " "Inferred latch for \"output\[1\]\" at selectAndEncodeSubComponent1.vhd(19)" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531825 "|datapath|selectAndEncodeLogic:U16|selectAndEncodeSubComponent1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] selectAndEncodeSubComponent1.vhd(19) " "Inferred latch for \"output\[2\]\" at selectAndEncodeSubComponent1.vhd(19)" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531825 "|datapath|selectAndEncodeLogic:U16|selectAndEncodeSubComponent1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] selectAndEncodeSubComponent1.vhd(19) " "Inferred latch for \"output\[3\]\" at selectAndEncodeSubComponent1.vhd(19)" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531825 "|datapath|selectAndEncodeLogic:U16|selectAndEncodeSubComponent1:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder16bits selectAndEncodeLogic:U13\|decoder16bits:U1 " "Elaborating entity \"decoder16bits\" for hierarchy \"selectAndEncodeLogic:U13\|decoder16bits:U1\"" {  } { { "selectAndEncodeLogic.vhd" "U1" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531828 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] decoder16bits.vhd(16) " "Inferred latch for \"output\[0\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531829 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] decoder16bits.vhd(16) " "Inferred latch for \"output\[1\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531829 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] decoder16bits.vhd(16) " "Inferred latch for \"output\[2\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531829 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] decoder16bits.vhd(16) " "Inferred latch for \"output\[3\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531829 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] decoder16bits.vhd(16) " "Inferred latch for \"output\[4\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531829 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] decoder16bits.vhd(16) " "Inferred latch for \"output\[5\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531829 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] decoder16bits.vhd(16) " "Inferred latch for \"output\[6\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531830 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] decoder16bits.vhd(16) " "Inferred latch for \"output\[7\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531830 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] decoder16bits.vhd(16) " "Inferred latch for \"output\[8\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531830 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] decoder16bits.vhd(16) " "Inferred latch for \"output\[9\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531830 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] decoder16bits.vhd(16) " "Inferred latch for \"output\[10\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531830 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] decoder16bits.vhd(16) " "Inferred latch for \"output\[11\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531830 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] decoder16bits.vhd(16) " "Inferred latch for \"output\[12\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531830 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] decoder16bits.vhd(16) " "Inferred latch for \"output\[13\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531830 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] decoder16bits.vhd(16) " "Inferred latch for \"output\[14\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531830 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] decoder16bits.vhd(16) " "Inferred latch for \"output\[15\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522533531830 "|datapath|selectAndEncodeLogic:U16|decoder16bits:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectAndEncodeSubComponent2 selectAndEncodeLogic:U13\|selectAndEncodeSubComponent2:U2 " "Elaborating entity \"selectAndEncodeSubComponent2\" for hierarchy \"selectAndEncodeLogic:U13\|selectAndEncodeSubComponent2:U2\"" {  } { { "selectAndEncodeLogic.vhd" "U2" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectAndEncodeSubComponent3 selectAndEncodeLogic:U13\|selectAndEncodeSubComponent3:U3 " "Elaborating entity \"selectAndEncodeSubComponent3\" for hierarchy \"selectAndEncodeLogic:U13\|selectAndEncodeSubComponent3:U3\"" {  } { { "selectAndEncodeLogic.vhd" "U3" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522533531837 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1522533532895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522533533360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 31 17:58:53 2018 " "Processing ended: Sat Mar 31 17:58:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522533533360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522533533360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522533533360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522533533360 ""}
