DP_LANE_ALIGN_STATUS_UPDATED	,	V_91
DP_TRAIN_PRE_EMPHASIS_SHIFT	,	V_100
DP_LINK_BW_5_4	,	V_123
DP_TRAIN_MAX_PRE_EMPHASIS_REACHED	,	V_111
dev	,	V_10
MODE_OK	,	V_157
dp_get_dp_link_rate_coded	,	F_24
radeon_dp_get_link_status	,	F_37
AUX_NATIVE_WRITE	,	V_47
ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN1	,	V_165
ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN2	,	V_167
ProcessAuxChannelTransaction	,	V_17
DP_PANEL_MODE_EXTERNAL_DP_MODE	,	V_148
adapter	,	V_57
DP_LINK_STATUS_SIZE	,	V_80
scratch	,	V_22
EIO	,	V_38
i2c_algo_dp_aux_data	,	V_61
convert_bpc_to_bpp	,	F_20
i2c_adapter	,	V_56
delay	,	V_7
dp_channel_eq_ok	,	F_16
enc_id	,	V_171
dp_i2c_bus	,	V_48
AUX_I2C_REPLY_DEFER	,	V_78
con_priv	,	V_43
DP_TRAINING_PATTERN_SET	,	V_172
train_set	,	V_101
ATOM_DP_CONFIG_DIG1_ENCODER	,	V_198
display_info	,	V_129
radeon_dp_link_train_ce	,	F_45
DP_TRAIN_VOLTAGE_SWING_SHIFT	,	V_97
radeon_dp_aux_native_write	,	F_6
AUX_I2C_WRITE	,	V_69
EBUSY	,	V_37
rdev	,	V_12
COMMAND	,	V_16
ucHPD_ID	,	V_32
DP_ADJUST_VOLTAGE_SWING_LANE1_SHIFT	,	V_95
hpd	,	V_33
to_radeon_encoder	,	F_47
radeon_dp_link_train	,	F_46
clock_recovery	,	V_186
ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN3	,	V_169
u8	,	T_1
address	,	V_40
radeon_dp_link_train_cr	,	F_43
AUX_NATIVE_READ	,	V_52
DP_ADJUST_VOLTAGE_SWING_LANE0_SHIFT	,	V_96
uint32_t	,	V_34
i	,	V_84
radeon_dp_set_link_config	,	F_34
l	,	V_86
"aux_i2c defer\n"	,	L_9
lane_status	,	V_88
rtp	,	V_163
p	,	V_103
"displayport link status failed\n"	,	L_17
r	,	V_81
DP_ADJUST_REQUEST_LANE0_1	,	V_94
DP_LANE_COUNT_SET	,	V_179
s	,	V_85
algo_data	,	V_62
ATOM_DP_ACTION_TRAINING_START	,	V_182
v	,	V_102
radeon_dp_aux_native_read	,	F_8
MODE_I2C_READ	,	V_67
v1	,	V_23
v2	,	V_31
tp	,	V_162
DP_LINK_BW_SET	,	V_180
DP_TRAIN_PRE_EMPHASIS_MASK	,	V_113
DRM_DEBUG_KMS	,	F_5
dig	,	V_194
radeon_device	,	V_11
dp_lane_count	,	V_155
ATOM_DP_ACTION_TRAINING_COMPLETE	,	V_185
mdelay	,	F_44
ack	,	V_8
DP_LINK_BW_1_62	,	V_121
link_status	,	V_79
radeon_i2c_chan	,	V_1
DP_CHANNEL_EQ_BITS	,	V_93
CONNECTOR_OBJECT_ID_eDP	,	V_154
AUX_NATIVE_REPLY_ACK	,	V_50
rec	,	V_28
reg	,	V_54
ATOM_ENCODER_CMD_DP_LINK_TRAINING_COMPLETE	,	V_184
"aux_ch invalid native reply 0x%02x\n"	,	L_7
reply_bytes	,	V_66
dp_get_adjust_request_voltage	,	F_17
send_bytes	,	V_4
reply	,	V_64
DP_DPCD_REV	,	V_144
ASIC_IS_DCE4	,	F_3
recv_size	,	V_6
ASIC_IS_DCE5	,	F_48
ret	,	V_44
"%02x "	,	L_15
drm_display_mode	,	V_151
"clock recovery reached max voltage\n"	,	L_19
DP_TRAIN_VOLTAGE_SWING_MASK	,	V_112
"dp_aux_ch timeout\n"	,	L_1
radeon_connector	,	V_39
DP_ADJUST_PRE_EMPHASIS_LANE1_SHIFT	,	V_98
mode_info	,	V_20
ETIMEDOUT	,	V_36
dp_sink_type	,	V_152
radeon_read_dpcd_reg	,	F_10
DRM_ERROR	,	F_12
DP_PRE_EMPHASIS_MAX	,	V_110
radeon_dp_set_tp	,	F_40
atom_execute_table	,	F_4
lane_count	,	V_87
dp_get_adjust_train	,	F_19
ucLinkClock	,	V_138
ATOM_DP_CONFIG_LINK_A	,	V_201
ATOM_DP_CONFIG_LINK_B	,	V_200
dp_get_lane_status	,	F_14
radeon_dp_mode_valid_helper	,	F_36
this_v	,	V_104
"channel eq failed\n"	,	L_24
lpAuxRequest	,	V_24
this_p	,	V_105
"aux i2c too many retries, giving up\n"	,	L_11
lane_align	,	V_90
retry	,	V_65
dp_link_status	,	F_13
ucConfig	,	V_139
dp_clock	,	V_135
MODE_I2C_STOP	,	V_70
EPROTO	,	V_53
voltage	,	V_187
radeon_dp_link_train_info	,	V_158
atombios_dig_transmitter_setup	,	F_39
dev_private	,	V_13
DP_TPS3_SUPPORTED	,	V_203
atom_context	,	V_21
DP_TRAINING_PATTERN_DISABLE	,	V_183
"clock recovery failed\n"	,	L_21
DP_TRAINING_LANE0_SET	,	V_161
MODE_I2C_WRITE	,	V_72
DP_LANE0_1_STATUS	,	V_82
CONNECTOR_OBJECT_ID_DISPLAYPORT	,	V_153
i2c_id	,	V_29
ucLaneNum	,	V_141
dp_info	,	V_159
base	,	V_18
DP_DPCD_SIZE	,	V_119
tries	,	V_188
ucStatus	,	V_142
AUX_I2C_READ	,	V_68
DP_MAX_LANE_COUNT_MASK	,	V_125
DP_TRAINING_AUX_RD_INTERVAL	,	V_202
dp_get_max_lane_number	,	F_23
DP_ENCODER_SERVICE_PARAMETERS	,	T_3
ucChannelID	,	V_27
ATOM_DP_ACTION_GET_SINK_TYPE	,	V_143
drm_device	,	V_9
"clock recovery tried 5 times\n"	,	L_20
DP_ADJUST_PRE_EMPHASIS_LANE0_SHIFT	,	V_99
DPEncoderService	,	V_137
tmp	,	V_173
DP_MAX_LANE_COUNT	,	V_124
action	,	V_134
dig_connector	,	V_42
DP_PANEL_MODE_INTERNAL_DP1_MODE	,	V_149
lane_num	,	V_116
tp3_supported	,	V_191
val	,	V_55
DP_LANE_CR_DONE	,	V_89
ATOM_DP_ACTION_TRAINING_PATTERN_SEL	,	V_170
index	,	V_15
"using signal parameters: voltage %s pre_emph %s\n"	,	L_13
link_rate	,	V_115
"channel eq at voltage %d pre-emphasis %d\n"	,	L_25
encoder	,	V_146
"DPCD: "	,	L_14
connector	,	V_127
radeon_connector_atom_dig	,	V_41
ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH	,	V_160
"aux_ch failed %d\n"	,	L_4
radeon_dp_i2c_aux_ch	,	F_11
DP_LINK_BW_2_7	,	V_122
DP_SPREAD_AMP_0_5	,	V_177
dp_get_adjust_request_pre_emphasis	,	F_18
DP_SET_POWER	,	V_174
"aux_ch native defer\n"	,	L_6
radeon_dp_link_train_finish	,	F_42
GetIndexIntoMasterTable	,	F_2
"requested signal parameters: lane %d voltage %s pre_emph %s\n"	,	L_12
max_link_rate	,	V_130
AUX_NATIVE_REPLY_DEFER	,	V_51
u16	,	T_2
DP_MAX_LINK_RATE	,	V_120
radeon_dp_link_train_init	,	F_41
ATOM_ENCODER_CMD_DP_LINK_TRAINING_START	,	V_181
DP_TRAIN_MAX_SWING_REACHED	,	V_109
AUX_I2C_REPLY_MASK	,	V_75
ucconfig	,	V_136
"link status %02x %02x %02x %02x %02x %02x\n"	,	L_18
write_byte	,	V_59
"aux_ch native nack\n"	,	L_5
radeon_dp_get_dp_lane_number	,	F_25
recv_bytes	,	V_19
radeon_dp_getsinktype	,	F_30
udelay	,	F_7
chan	,	V_2
"\n"	,	L_16
lpDataOut	,	V_25
msg	,	V_45
channel_eq	,	V_190
ucDelay	,	V_30
radeon_dp_update_vs_emph	,	F_38
msg_bytes	,	V_46
read_byte	,	V_60
radeon_connector_is_dp12_capable	,	F_28
linkb	,	V_199
dp_get_max_link_rate	,	F_22
AUX_NATIVE_REPLY_MASK	,	V_49
mode	,	V_58
AUX_I2C_REPLY_NACK	,	V_77
drm_encoder	,	V_145
ucDataOutLen	,	V_26
ATOM_ENCODER_CMD_SETUP_PANEL_MODE	,	V_150
ATOM_DP_CONFIG_DIG2_ENCODER	,	V_197
radeon_encoder_atom_dig	,	V_193
pix_clock	,	V_128
DP_VOLTAGE_MAX	,	V_108
radeon_dp_set_panel_mode	,	F_32
panel_mode	,	V_147
radeon_dp_encoder_service	,	F_29
radeon_process_aux_ch	,	F_1
"aux_i2c nack\n"	,	L_8
DP_INTERLANE_ALIGN_DONE	,	V_92
DP_LANE_COUNT_ENHANCED_FRAME_EN	,	V_178
"channel eq failed: 5 tries\n"	,	L_23
auxch	,	V_63
radeon_encoder	,	V_192
AUX_I2C_MOT	,	V_71
done	,	V_204
dp_get_max_dp_pix_clock	,	F_21
AUX_I2C_REPLY_ACK	,	V_76
EREMOTEIO	,	V_74
dp_clock_recovery_ok	,	F_15
send	,	V_3
atombios_dig_encoder_setup	,	F_33
dpcd	,	V_118
voltage_names	,	V_106
DP_DOWNSPREAD_CTRL	,	V_176
drm_connector	,	V_126
ucReplyStatus	,	V_35
radeon_dp_get_dp_link_clock	,	F_26
to_radeon_connector	,	F_35
recv	,	V_5
pre_emph_names	,	V_107
bpc	,	V_114
"clock recovery at voltage %d pre-emphasis %d\n"	,	L_22
enc_priv	,	V_195
max_pix_clock	,	V_133
aux_channel_transaction	,	V_14
lane	,	V_83
rd_interval	,	V_189
radeon_dp_getdpcd	,	F_31
dig_encoder	,	V_196
ucAction	,	V_140
"aux_i2c invalid reply 0x%02x\n"	,	L_10
bpp	,	V_117
"dp_aux_ch error\n"	,	L_3
DP_TRAINING_PATTERN_1	,	V_164
DP_TRAINING_PATTERN_2	,	V_166
DP_TRAINING_PATTERN_3	,	V_168
max_lane_num	,	V_131
MODE_CLOCK_HIGH	,	V_156
DP_SET_POWER_D0	,	V_175
max_dp_pix_clock	,	V_132
"dp_aux_ch flags not zero\n"	,	L_2
radeon_connector_encoder_is_dp_bridge	,	F_27
radeon_write_dpcd_reg	,	F_9
AUX_NATIVE_REPLY_NACK	,	V_73
