
*** Running vivado
    with args -log Synth_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Synth_Top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Synth_Top.tcl -notrace
Command: synth_design -top Synth_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18282 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1374.723 ; gain = 10.914 ; free physical = 10780 ; free virtual = 14933
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Synth_Top' [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/new/Synth_Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/imports/new/wavegen_lut.v:3]
WARNING: [Synth 8-5788] Register theta_reg in module lut is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/imports/new/wavegen_lut.v:69]
WARNING: [Synth 8-5788] Register direction_reg in module lut is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/imports/new/wavegen_lut.v:70]
WARNING: [Synth 8-5788] Register cos_sign_reg in module lut is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/imports/new/wavegen_lut.v:71]
WARNING: [Synth 8-5788] Register sin_sign_reg in module lut is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/imports/new/wavegen_lut.v:72]
INFO: [Synth 8-6155] done synthesizing module 'lut' (1#1) [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/imports/new/wavegen_lut.v:3]
INFO: [Synth 8-6157] synthesizing module 'PWM_signal' [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/imports/new/PWM_signal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PWM_signal' (2#1) [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/imports/new/PWM_signal.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/imports/1_1_ALS_SPI/debouncer.v:1]
	Parameter confirm_time bound to: 100 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/imports/1_1_ALS_SPI/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/imports/1_1_ALS_SPI/debouncer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Synth_Top' (4#1) [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/new/Synth_Top.v:23]
WARNING: [Synth 8-3917] design Synth_Top has port gain driven by constant 1
WARNING: [Synth 8-3917] design Synth_Top has port shutdown_l driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1420.473 ; gain = 56.664 ; free physical = 10790 ; free virtual = 14943
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1420.473 ; gain = 56.664 ; free physical = 10791 ; free virtual = 14945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1420.473 ; gain = 56.664 ; free physical = 10791 ; free virtual = 14945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc]
Finished Parsing XDC File [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Synth_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Synth_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.895 ; gain = 0.000 ; free physical = 10543 ; free virtual = 14696
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.895 ; gain = 0.000 ; free physical = 10544 ; free virtual = 14697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.895 ; gain = 0.000 ; free physical = 10544 ; free virtual = 14697
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.895 ; gain = 0.000 ; free physical = 10544 ; free virtual = 14697
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10619 ; free virtual = 14772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10619 ; free virtual = 14772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10621 ; free virtual = 14774
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/imports/new/wavegen_lut.v:86]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10611 ; free virtual = 14765
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	  15 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Synth_Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  15 Input     19 Bit        Muxes := 1     
Module lut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module PWM_signal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "db1/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "db1/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Synth_Top has port gain driven by constant 1
WARNING: [Synth 8-3917] design Synth_Top has port shutdown_l driven by constant 1
INFO: [Synth 8-3886] merging instance 'N_reg[0]' (FD) to 'N_reg[31]'
INFO: [Synth 8-3886] merging instance 'N_reg[19]' (FD) to 'N_reg[31]'
INFO: [Synth 8-3886] merging instance 'N_reg[20]' (FD) to 'N_reg[31]'
INFO: [Synth 8-3886] merging instance 'N_reg[21]' (FD) to 'N_reg[31]'
INFO: [Synth 8-3886] merging instance 'N_reg[22]' (FD) to 'N_reg[31]'
INFO: [Synth 8-3886] merging instance 'N_reg[23]' (FD) to 'N_reg[31]'
INFO: [Synth 8-3886] merging instance 'N_reg[24]' (FD) to 'N_reg[31]'
INFO: [Synth 8-3886] merging instance 'N_reg[25]' (FD) to 'N_reg[31]'
INFO: [Synth 8-3886] merging instance 'N_reg[26]' (FD) to 'N_reg[31]'
INFO: [Synth 8-3886] merging instance 'N_reg[27]' (FD) to 'N_reg[31]'
INFO: [Synth 8-3886] merging instance 'N_reg[28]' (FD) to 'N_reg[31]'
INFO: [Synth 8-3886] merging instance 'N_reg[29]' (FD) to 'N_reg[31]'
INFO: [Synth 8-3886] merging instance 'N_reg[30]' (FD) to 'N_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\N_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10598 ; free virtual = 14753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|lut         | mem        | 32x7          | LUT            | 
|lut         | mem        | 32x7          | LUT            | 
|Synth_Top   | T1/mem     | 32x7          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10474 ; free virtual = 14630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10472 ; free virtual = 14628
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\T1/rst_l_reg ) from module (Synth_Top) as it has self-loop and (\T1/rst_l_reg__1 ) is actual driver [/home/phoenix8899/Sine_Synth/Sine_Synth.srcs/sources_1/imports/new/wavegen_lut.v:64]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10472 ; free virtual = 14627
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10471 ; free virtual = 14627
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10471 ; free virtual = 14627
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10471 ; free virtual = 14627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10471 ; free virtual = 14627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10471 ; free virtual = 14627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10471 ; free virtual = 14627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |     5|
|4     |LUT2   |    17|
|5     |LUT3   |    10|
|6     |LUT4   |    51|
|7     |LUT5   |     3|
|8     |LUT6   |    17|
|9     |FDCE   |     8|
|10    |FDPE   |     7|
|11    |FDRE   |   100|
|12    |IBUF   |     2|
|13    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   245|
|2     |  T1     |lut        |    41|
|3     |  db1    |debouncer  |    58|
|4     |  sig1   |PWM_signal |    19|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10471 ; free virtual = 14627
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1768.895 ; gain = 56.664 ; free physical = 10525 ; free virtual = 14681
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1768.895 ; gain = 405.086 ; free physical = 10525 ; free virtual = 14681
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.895 ; gain = 0.000 ; free physical = 10469 ; free virtual = 14624
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1768.895 ; gain = 405.172 ; free physical = 10525 ; free virtual = 14680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.895 ; gain = 0.000 ; free physical = 10525 ; free virtual = 14680
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/phoenix8899/Sine_Synth/Sine_Synth.runs/synth_1/Synth_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Synth_Top_utilization_synth.rpt -pb Synth_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 15:43:15 2019...
