$comment
	File created using the following command:
		vcd file LogicalStep_Lab3.msim.vcd -direction
$end
$date
	Fri Mar 12 12:47:31 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab3_top_vlg_vec_tst $end
$var reg 1 ! clk_in $end
$var reg 4 " pb [3:0] $end
$var reg 8 # sw [7:0] $end
$var wire 1 $ leds [11] $end
$var wire 1 % leds [10] $end
$var wire 1 & leds [9] $end
$var wire 1 ' leds [8] $end
$var wire 1 ( leds [7] $end
$var wire 1 ) leds [6] $end
$var wire 1 * leds [5] $end
$var wire 1 + leds [4] $end
$var wire 1 , leds [3] $end
$var wire 1 - leds [2] $end
$var wire 1 . leds [1] $end
$var wire 1 / leds [0] $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 7 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 8 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 9 leds[0]~output_o $end
$var wire 1 : leds[1]~output_o $end
$var wire 1 ; leds[2]~output_o $end
$var wire 1 < leds[3]~output_o $end
$var wire 1 = leds[4]~output_o $end
$var wire 1 > leds[5]~output_o $end
$var wire 1 ? leds[6]~output_o $end
$var wire 1 @ leds[7]~output_o $end
$var wire 1 A leds[8]~output_o $end
$var wire 1 B leds[9]~output_o $end
$var wire 1 C leds[10]~output_o $end
$var wire 1 D leds[11]~output_o $end
$var wire 1 E pb[3]~input_o $end
$var wire 1 F sw[6]~input_o $end
$var wire 1 G sw[2]~input_o $end
$var wire 1 H Target_Temp|temp_out[2]~1_combout $end
$var wire 1 I sw[3]~input_o $end
$var wire 1 J sw[7]~input_o $end
$var wire 1 K Target_Temp|temp_out[3]~0_combout $end
$var wire 1 L clk_in~input_o $end
$var wire 1 M clk_in~inputclkctrl_outclk $end
$var wire 1 N pb[1]~input_o $end
$var wire 1 O pb[2]~input_o $end
$var wire 1 P pb[0]~input_o $end
$var wire 1 Q Control_Energy|BLOWER~2_combout $end
$var wire 1 R Comparator|AGTB~0_combout $end
$var wire 1 S sw[1]~input_o $end
$var wire 1 T sw[5]~input_o $end
$var wire 1 U Target_Temp|temp_out[1]~2_combout $end
$var wire 1 V sw[0]~input_o $end
$var wire 1 W sw[4]~input_o $end
$var wire 1 X Target_Temp|temp_out[0]~3_combout $end
$var wire 1 Y HVAC_Sim|counter:cnt[0]~3_combout $end
$var wire 1 Z HVAC_Sim|counter:cnt[0]~q $end
$var wire 1 [ Comparator|AGTB~1_combout $end
$var wire 1 \ HVAC_Sim|counter:cnt[0]~0_combout $end
$var wire 1 ] HVAC_Sim|counter:cnt[0]~1_combout $end
$var wire 1 ^ Comparator|comp0|AEQB~0_combout $end
$var wire 1 _ Comparator|AEQB~0_combout $end
$var wire 1 ` HVAC_Sim|counter:cnt[0]~2_combout $end
$var wire 1 a HVAC_Sim|Add0~1_cout $end
$var wire 1 b HVAC_Sim|Add0~2_combout $end
$var wire 1 c HVAC_Sim|counter:cnt[1]~0_combout $end
$var wire 1 d HVAC_Sim|counter:cnt[1]~q $end
$var wire 1 e HVAC_Sim|Add0~3 $end
$var wire 1 f HVAC_Sim|Add0~4_combout $end
$var wire 1 g HVAC_Sim|counter:cnt[2]~q $end
$var wire 1 h Comparator|ALTB~2_combout $end
$var wire 1 i HVAC_Sim|counter~0_combout $end
$var wire 1 j Comparator|ALTB~1_combout $end
$var wire 1 k HVAC_Sim|counter~1_combout $end
$var wire 1 l HVAC_Sim|Add0~5 $end
$var wire 1 m HVAC_Sim|Add0~6_combout $end
$var wire 1 n HVAC_Sim|counter:cnt[3]~q $end
$var wire 1 o Comparator|ALTB~0_combout $end
$var wire 1 p Comparator|ALTB~3_combout $end
$var wire 1 q Comparator|AGTB~2_combout $end
$var wire 1 r Control_Energy|BLOWER~combout $end
$var wire 1 s Tester1|TEST_PASS~3_combout $end
$var wire 1 t Tester1|TEST_PASS~4_combout $end
$var wire 1 u Tester1|TEST_PASS~5_combout $end
$var wire 1 v Tester1|TEST_PASS~7_combout $end
$var wire 1 w Tester1|TEST_PASS~6_combout $end
$var wire 1 x Tester1|TEST_PASS~8_combout $end
$var wire 1 y Tester1|TEST_PASS~0_combout $end
$var wire 1 z Tester1|TEST_PASS~1_combout $end
$var wire 1 { Tester1|TEST_PASS~2_combout $end
$var wire 1 | Tester1|TEST_PASS~9_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
bx "
b1000 #
x/
x.
0-
x,
x+
x*
0)
x(
0'
0&
0%
0$
00
11
x2
13
14
15
06
z7
z8
x9
x:
0;
x<
x=
x>
0?
x@
0A
0B
0C
0D
xE
0F
0G
0H
1I
0J
xK
xL
xM
xN
xO
xP
xQ
0R
0S
0T
0U
0V
0W
0X
xY
0Z
0[
0\
0]
0^
x_
x`
0a
xb
xc
0d
1e
xf
0g
xh
1i
0j
xk
0l
xm
0n
xo
xp
0q
xr
0s
0t
0u
0v
1w
0x
0y
0z
0{
0|
$end
#62500
b11000 #
1W
x^
xX
xj
#125000
b111000 #
b101000 #
1T
0W
xU
0^
0X
#187500
b111000 #
1W
x^
xX
#250000
b1111000 #
b1011000 #
b1001000 #
1F
0T
0W
xH
0U
0^
0X
0j
#312500
b1011000 #
1W
x^
xX
xj
#375000
b1111000 #
b1101000 #
1T
0W
xU
0^
0X
#437500
b1111000 #
1W
x^
xX
#500000
b11111000 #
b10111000 #
b10011000 #
b10001000 #
1J
0F
0T
0W
1K
0H
0U
0^
0X
1o
0h
0j
1k
1_
1p
19
0:
0b
0.
1/
0m
0f
0c
#562500
b10011000 #
1W
x^
xX
xj
#625000
b10111000 #
b10101000 #
1T
0W
xU
0^
0X
#687500
b10111000 #
1W
x^
xX
#750000
b11111000 #
b11011000 #
b11001000 #
1F
0T
0W
xH
0U
0^
0X
0j
#812500
b11011000 #
1W
x^
xX
xj
#875000
b11111000 #
b11101000 #
1T
0W
xU
0^
0X
#937500
b11111000 #
1W
x^
xX
#1000000
