
---------- Begin Simulation Statistics ----------
final_tick                                44057652000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78591                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    78918                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   805.13                       # Real time elapsed on the host
host_tick_rate                               54720853                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63276488                       # Number of instructions simulated
sim_ops                                      63539446                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044058                       # Number of seconds simulated
sim_ticks                                 44057652000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.709613                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               11288431                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13326033                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2818941                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         12486362                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            932651                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         939215                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6564                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15463921                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         4000                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65824                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1517456                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8106852                       # Number of branches committed
system.cpu0.commit.bw_lim_events               372757                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197957                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       21169973                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52853543                       # Number of instructions committed
system.cpu0.commit.committedOps              52919342                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     82928392                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.638133                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.114755                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     53388846     64.38%     64.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15512815     18.71%     83.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8749666     10.55%     93.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3674092      4.43%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       569735      0.69%     98.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       450769      0.54%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        97906      0.12%     99.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       111806      0.13%     99.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       372757      0.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     82928392                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603955                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50307653                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5139733                       # Number of loads committed
system.cpu0.commit.membars                     131666                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131675      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39930159     75.45%     75.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5139999      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2066956      3.91%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52919342                       # Class of committed instruction
system.cpu0.commit.refs                       7272542                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52853543                       # Number of Instructions Simulated
system.cpu0.committedOps                     52919342                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.644013                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.644013                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             23104770                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1301742                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            10001852                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              80395138                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15662480                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 44908044                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1517785                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2548439                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               924241                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15463921                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11121125                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     70216319                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               102311                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          146                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      90320394                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  96                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          121                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5638578                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.177967                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          13081349                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          12221082                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.039457                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          86117320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.049573                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.302759                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                35632632     41.38%     41.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                29757869     34.56%     75.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11251008     13.06%     89.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4601218      5.34%     94.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1759182      2.04%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1412826      1.64%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1698901      1.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     855      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2829      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            86117320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11369800                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3526663                       # number of floating regfile writes
system.cpu0.idleCycles                         774581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1657362                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11044296                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.797188                       # Inst execution rate
system.cpu0.iew.exec_refs                    10460924                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2692422                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               20721133                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7971399                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66483                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           437739                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3256539                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           74088813                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              7768502                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1495167                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             69269210                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                121232                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                94598                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1517785                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               354970                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         5988                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          210748                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1732                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          358                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          109                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2831666                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1123730                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           358                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        72410                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1584952                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 52990785                       # num instructions consuming a value
system.cpu0.iew.wb_count                     68664688                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.822537                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 43586894                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.790231                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      68726686                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                79719905                       # number of integer regfile reads
system.cpu0.int_regfile_writes               52412436                       # number of integer regfile writes
system.cpu0.ipc                              0.608268                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.608268                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131836      0.19%      0.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             53337022     75.37%     75.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6166      0.01%     75.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8249      0.01%     75.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1699388      2.40%     77.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3141332      4.44%     82.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             975634      1.38%     83.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            847879      1.20%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             7860870     11.11%     96.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2690128      3.80%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          65837      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              70764378                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                6730179                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           13460286                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      6667943                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           7891347                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     296888                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004195                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 254692     85.79%     85.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6048      2.04%     87.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  11041      3.72%     91.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     91.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    3      0.00%     91.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   63      0.02%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     91.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 22239      7.49%     99.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2796      0.94%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              64199251                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         214655064                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     61996745                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         87367170                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  73890556                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 70764378                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198257                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       21169467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           172387                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           300                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5983143                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     86117320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.821721                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.144826                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           44676716     51.88%     51.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23733280     27.56%     79.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11818092     13.72%     93.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2573930      2.99%     96.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1632306      1.90%     98.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1212681      1.41%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             270708      0.31%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             140609      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              58998      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       86117320                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.814396                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           505678                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          158904                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7971399                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3256539                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9997467                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                        86891901                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1223405                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               22133760                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43416077                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                683419                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                18398537                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                 99693                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7768                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            102308883                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              77820385                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           62896733                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 42946420                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                131678                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1517785                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1097739                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19480651                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         11797576                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        90511307                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         23079                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               565                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1535191                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           562                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   156643195                       # The number of ROB reads
system.cpu0.rob.rob_writes                  151367810                       # The number of ROB writes
system.cpu0.timesIdled                          10528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  141                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.141941                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1027728                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1080205                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           181141                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1339551                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10670                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          13405                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2735                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1632969                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1804                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65656                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           174667                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    919859                       # Number of branches committed
system.cpu1.commit.bw_lim_events                22595                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197208                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1543884                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3787465                       # Number of instructions committed
system.cpu1.commit.committedOps               3853183                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     22822489                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168833                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.658170                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     20810676     91.18%     91.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1056630      4.63%     95.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       391180      1.71%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       382804      1.68%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       120567      0.53%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        28491      0.12%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6524      0.03%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3022      0.01%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        22595      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     22822489                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17156                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3578663                       # Number of committed integer instructions.
system.cpu1.commit.loads                       984610                       # Number of loads committed
system.cpu1.commit.membars                     131330                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131330      3.41%      3.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2316853     60.13%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1050260     27.26%     90.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        354048      9.19%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3853183                       # Class of committed instruction
system.cpu1.commit.refs                       1404332                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3787465                       # Number of Instructions Simulated
system.cpu1.committedOps                      3853183                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.122923                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.122923                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             18500561                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 6604                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              946374                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6082665                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  987681                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3247935                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                174867                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                12372                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               196703                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1632969                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   765224                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     22056097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                53523                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6382611                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 362682                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070416                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            870260                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1038398                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.275227                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          23107747                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.279070                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.677720                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                18645337     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3140510     13.59%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  886181      3.83%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  285548      1.24%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   90778      0.39%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   43993      0.19%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13370      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     370      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1660      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            23107747                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                       8                       # number of floating regfile writes
system.cpu1.idleCycles                          82608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              181305                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1103329                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.207668                       # Inst execution rate
system.cpu1.iew.exec_refs                     1691186                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    525611                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               16838180                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1317129                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66011                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           164897                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              619398                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5396512                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1165575                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           221126                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4815891                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 45241                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                57148                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                174867                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               215668                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3202                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           39230                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1873                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          100                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       332519                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       199676                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           305                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        85202                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         96103                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2210881                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4711144                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.780133                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1724781                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203151                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4716856                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6066166                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3032792                       # number of integer regfile writes
system.cpu1.ipc                              0.163321                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.163321                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131408      2.61%      2.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3131356     62.17%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 643      0.01%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1291045     25.63%     90.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             482494      9.58%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             23      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5037017                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     47                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 88                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      33865                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006723                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11495     33.94%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21204     62.61%     96.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1160      3.43%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4939427                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          33228659                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4711118                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6939967                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5199129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5037017                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197383                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1543328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            13101                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           175                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       802650                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     23107747                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.217980                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.622072                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           19708033     85.29%     85.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2336595     10.11%     95.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             681403      2.95%     98.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             250528      1.08%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              97151      0.42%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              13854      0.06%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              15097      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3112      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1974      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       23107747                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.217203                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           577601                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          185354                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1317129                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             619398                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     78                       # number of misc regfile reads
system.cpu1.numCycles                        23190355                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    64920845                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17889904                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2456523                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                495379                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1158259                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 49483                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  483                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7481277                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5829845                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3640761                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3194075                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 60580                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                174867                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               682265                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1184238                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7481259                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          8377                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               290                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1013671                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           287                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    28196519                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11079664                       # The number of ROB writes
system.cpu1.timesIdled                           2285                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.233911                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 853385                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              886782                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           152512                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1130368                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10024                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          12575                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2551                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1367440                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1723                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65663                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           145946                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    801851                       # Number of branches committed
system.cpu2.commit.bw_lim_events                20348                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197222                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1233395                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3414634                       # Number of instructions committed
system.cpu2.commit.committedOps               3480362                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     22020181                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.158053                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.638736                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     20204745     91.76%     91.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       955109      4.34%     96.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       352149      1.60%     97.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       338047      1.54%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       114776      0.52%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27692      0.13%     99.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4739      0.02%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2576      0.01%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        20348      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     22020181                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16190                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3230828                       # Number of committed integer instructions.
system.cpu2.commit.loads                       893126                       # Number of loads committed
system.cpu2.commit.membars                     131342                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131342      3.77%      3.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2076570     59.67%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         958783     27.55%     91.01% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        312975      8.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3480362                       # Class of committed instruction
system.cpu2.commit.refs                       1271782                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3414634                       # Number of Instructions Simulated
system.cpu2.committedOps                      3480362                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.540723                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.540723                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             18359105                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 6742                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              791469                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5289640                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  850115                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2708250                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                146133                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                12841                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               188490                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1367440                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   643252                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     21357434                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                42152                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5519926                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 305398                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.061226                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            741912                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            863409                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.247152                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          22252093                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.251028                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.661105                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                18443368     82.88%     82.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2662737     11.97%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  761014      3.42%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  229921      1.03%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   83549      0.38%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   55705      0.25%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13676      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     399      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1724      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            22252093                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu2.idleCycles                          82081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              151409                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  945923                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.190861                       # Inst execution rate
system.cpu2.iew.exec_refs                     1511954                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    466113                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               16670649                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1152388                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             65999                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           135910                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              537515                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4713286                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1045841                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           179860                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4262728                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 26384                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                58712                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                146133                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               183562                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         2949                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           34061                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1675                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          267                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           87                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       259262                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       158859                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           267                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        71415                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         79994                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2036525                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4173134                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.783607                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1595835                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.186850                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4177258                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5373200                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2709647                       # number of integer regfile writes
system.cpu2.ipc                              0.152888                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.152888                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131421      2.96%      2.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2733387     61.53%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 642      0.01%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1158598     26.08%     90.58% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             418471      9.42%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             21      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4442588                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     45                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 84                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      31946                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007191                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  10791     33.78%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 20073     62.83%     96.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1076      3.37%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4343068                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          31180463                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4173105                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5946318                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4515904                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4442588                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197382                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1232923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            11332                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           160                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       621307                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     22252093                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.199648                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.602486                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           19276305     86.63%     86.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2034539      9.14%     95.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             594286      2.67%     98.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             223901      1.01%     99.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              92923      0.42%     99.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              11707      0.05%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              13492      0.06%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2925      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               2015      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       22252093                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.198914                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           518323                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          158961                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1152388                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             537515                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     79                       # number of misc regfile reads
system.cpu2.numCycles                        22334174                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    65775018                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               17734024                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2242285                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                541290                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  995470                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 35944                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  657                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6505307                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5076691                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3210016                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2686174                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 45677                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                146133                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               683657                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  967731                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6505289                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          6635                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               280                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   965370                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           275                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    26713174                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9659663                       # The number of ROB writes
system.cpu2.timesIdled                           2378                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.817761                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 780970                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              832433                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           142144                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1041731                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10493                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13906                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3413                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1253667                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1831                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65655                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           134488                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    742397                       # Number of branches committed
system.cpu3.commit.bw_lim_events                18324                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197198                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1123626                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3220846                       # Number of instructions committed
system.cpu3.commit.committedOps               3286559                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     21673243                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.151641                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.625133                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     19955934     92.08%     92.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       904634      4.17%     96.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       334174      1.54%     97.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       316149      1.46%     99.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       110436      0.51%     99.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27124      0.13%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         4102      0.02%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2366      0.01%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18324      0.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     21673243                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15599                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3051072                       # Number of committed integer instructions.
system.cpu3.commit.loads                       850284                       # Number of loads committed
system.cpu3.commit.membars                     131326                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131326      4.00%      4.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1945881     59.21%     63.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         915933     27.87%     91.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        292727      8.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3286559                       # Class of committed instruction
system.cpu3.commit.refs                       1208684                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3220846                       # Number of Instructions Simulated
system.cpu3.committedOps                      3286559                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.822123                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.822123                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             18316200                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 7817                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              726167                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4946584                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  785761                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2463421                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                134662                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13912                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               185320                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1253667                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   587733                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     21056441                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                37540                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5154641                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 284636                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.057055                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            686585                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            791463                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.234590                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          21885364                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.238545                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.652172                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                18369964     83.94%     83.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2424280     11.08%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  713093      3.26%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  229305      1.05%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   80041      0.37%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   53496      0.24%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13223      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     416      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1546      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            21885364                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       8                       # number of floating regfile writes
system.cpu3.idleCycles                          87642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              139702                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  872831                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.182469                       # Inst execution rate
system.cpu3.iew.exec_refs                     1435306                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    438019                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               16695197                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1083050                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             66008                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           125204                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              499972                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4409757                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               997287                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           164249                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              4009397                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 45068                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                51804                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                134662                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               208849                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         3065                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31971                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1507                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       232766                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       141572                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           238                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        65160                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         74542                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1937363                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3922271                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.791510                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1533442                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.178504                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3925621                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5051124                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2558945                       # number of integer regfile writes
system.cpu3.ipc                              0.146582                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.146582                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131407      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2548675     61.07%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 643      0.02%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1104122     26.45%     90.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             388738      9.31%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4173646                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     37                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 68                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31549                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007559                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10422     33.03%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 20009     63.42%     96.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1112      3.52%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4073751                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          30275239                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3922245                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5533049                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4212382                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4173646                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197375                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1123197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            11102                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           177                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       554485                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     21885364                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.190705                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.592265                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           19102202     87.28%     87.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1895067      8.66%     95.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             558338      2.55%     98.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             209617      0.96%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91394      0.42%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              11050      0.05%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13446      0.06%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2450      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1800      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       21885364                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.189944                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           491103                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          146653                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1083050                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             499972                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     81                       # number of misc regfile reads
system.cpu3.numCycles                        21973006                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    66137622                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               17726544                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2127902                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                503043                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  927041                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 25933                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  300                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6075190                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4746548                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3023360                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2451007                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 56519                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                134662                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               638376                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  895458                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6075172                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          7734                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               283                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   946169                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           280                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    26064597                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9032754                       # The number of ROB writes
system.cpu3.timesIdled                           2362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       468204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        916224                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       105018                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        21413                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       856812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       442992                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1700472                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         464405                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             208862                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       315711                       # Transaction distribution
system.membus.trans_dist::CleanEvict           132117                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              423                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            229                       # Transaction distribution
system.membus.trans_dist::ReadExReq            258866                       # Transaction distribution
system.membus.trans_dist::ReadExResp           258845                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        208862                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            16                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1383931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1383931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     50138752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50138752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              590                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            468396                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  468396    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              468396                       # Request fanout histogram
system.membus.respLayer1.occupancy         2472058750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2335562001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 93                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    692050276.595745                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   4612517389.188998                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        68000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  31637835000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    11531289000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  32526363000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       639530                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          639530                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       639530                       # number of overall hits
system.cpu2.icache.overall_hits::total         639530                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3722                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3722                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3722                       # number of overall misses
system.cpu2.icache.overall_misses::total         3722                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    104801500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    104801500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    104801500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    104801500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       643252                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       643252                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       643252                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       643252                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005786                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005786                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005786                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005786                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 28157.307899                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 28157.307899                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 28157.307899                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 28157.307899                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          324                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           81                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3236                       # number of writebacks
system.cpu2.icache.writebacks::total             3236                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          454                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          454                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          454                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          454                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3268                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3268                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3268                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3268                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     91213000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     91213000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     91213000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     91213000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005080                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005080                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005080                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005080                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 27910.954712                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 27910.954712                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 27910.954712                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 27910.954712                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3236                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       639530                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         639530                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3722                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3722                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    104801500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    104801500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       643252                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       643252                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005786                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005786                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 28157.307899                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 28157.307899                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          454                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          454                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3268                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3268                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     91213000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     91213000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005080                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005080                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 27910.954712                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 27910.954712                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.015361                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             628266                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3236                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           194.148949                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        364241000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.015361                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.969230                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.969230                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1289772                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1289772                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1151964                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1151964                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1151964                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1151964                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       158280                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        158280                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       158280                       # number of overall misses
system.cpu2.dcache.overall_misses::total       158280                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  13979607576                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13979607576                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  13979607576                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13979607576                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1310244                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1310244                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1310244                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1310244                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.120802                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.120802                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.120802                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.120802                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 88322.008946                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 88322.008946                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 88322.008946                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 88322.008946                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       176978                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        86929                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2637                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            470                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    67.113386                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   184.955319                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       117688                       # number of writebacks
system.cpu2.dcache.writebacks::total           117688                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        80598                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80598                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        80598                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80598                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77682                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77682                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77682                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77682                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   6266254849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6266254849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   6266254849                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6266254849                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059288                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059288                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059288                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059288                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 80665.467534                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 80665.467534                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 80665.467534                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 80665.467534                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117688                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       890714                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         890714                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       106675                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       106675                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   9252245500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9252245500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       997389                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       997389                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.106954                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.106954                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86733.025545                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86733.025545                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        63795                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63795                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42880                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42880                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   2978591000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2978591000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.042992                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042992                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 69463.409515                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 69463.409515                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       261250                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        261250                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51605                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51605                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4727362076                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4727362076                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       312855                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       312855                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.164949                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.164949                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 91606.667493                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91606.667493                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        16803                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16803                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34802                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34802                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3287663849                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3287663849                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111240                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111240                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 94467.669933                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 94467.669933                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          132                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          132                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           48                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       744500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       744500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 15510.416667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 15510.416667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           27                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           21                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       200000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       200000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.116667                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.116667                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9523.809524                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9523.809524                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           71                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           52                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       397500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       397500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.422764                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.422764                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7644.230769                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7644.230769                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           52                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           52                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       348500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       348500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.422764                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.422764                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6701.923077                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6701.923077                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        27000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        27000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        24000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        24000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5240                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5240                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60423                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60423                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3536839000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3536839000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65663                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65663                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.920199                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.920199                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 58534.647402                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 58534.647402                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60423                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60423                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3476416000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3476416000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.920199                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.920199                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 57534.647402                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 57534.647402                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.670165                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1295047                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           138011                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.383651                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        364252500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.670165                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.927193                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.927193                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2890458                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2890458                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 83                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    778586678.571429                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   4878726775.489557                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  31637306000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    11357011500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  32700640500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       583758                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          583758                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       583758                       # number of overall hits
system.cpu3.icache.overall_hits::total         583758                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3975                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3975                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3975                       # number of overall misses
system.cpu3.icache.overall_misses::total         3975                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    111767499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    111767499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    111767499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    111767499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       587733                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       587733                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       587733                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       587733                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006763                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006763                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006763                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006763                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 28117.609811                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28117.609811                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 28117.609811                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28117.609811                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          238                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    79.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3396                       # number of writebacks
system.cpu3.icache.writebacks::total             3396                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          547                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          547                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          547                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          547                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3428                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3428                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3428                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3428                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     98708500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     98708500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     98708500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     98708500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005833                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005833                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005833                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005833                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 28794.778296                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 28794.778296                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 28794.778296                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 28794.778296                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3396                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       583758                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         583758                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3975                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3975                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    111767499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    111767499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       587733                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       587733                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006763                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006763                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 28117.609811                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28117.609811                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          547                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3428                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3428                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     98708500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     98708500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005833                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005833                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 28794.778296                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 28794.778296                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.729808                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             572650                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3396                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           168.624853                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        370544000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.729808                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.991556                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991556                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1178894                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1178894                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1087348                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1087348                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1087348                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1087348                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       154686                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        154686                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       154686                       # number of overall misses
system.cpu3.dcache.overall_misses::total       154686                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  13869725065                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  13869725065                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  13869725065                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  13869725065                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1242034                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1242034                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1242034                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1242034                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.124542                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.124542                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.124542                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.124542                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 89663.738574                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89663.738574                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 89663.738574                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89663.738574                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       174515                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       116013                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2582                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            672                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    67.589078                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   172.638393                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       116966                       # number of writebacks
system.cpu3.dcache.writebacks::total           116966                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        77711                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77711                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        77711                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77711                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        76975                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        76975                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        76975                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        76975                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6199579897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6199579897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6199579897                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6199579897                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061975                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061975                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061975                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061975                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 80540.174044                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80540.174044                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 80540.174044                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80540.174044                       # average overall mshr miss latency
system.cpu3.dcache.replacements                116966                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       845767                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         845767                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       103658                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       103658                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   9175454000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9175454000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       949425                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       949425                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.109180                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.109180                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 88516.602674                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 88516.602674                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        61489                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        61489                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42169                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42169                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   2922836500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2922836500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044415                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044415                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 69312.445161                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 69312.445161                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       241581                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        241581                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        51028                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51028                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4694271065                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4694271065                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       292609                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       292609                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.174390                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.174390                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 91994.024163                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 91994.024163                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        16222                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        16222                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34806                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34806                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3276743397                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3276743397                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118951                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118951                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 94143.061455                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 94143.061455                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          127                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          127                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           43                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       556500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       556500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.252941                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.252941                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 12941.860465                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 12941.860465                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           13                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       267500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       267500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.076471                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.076471                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 20576.923077                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20576.923077                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           72                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           60                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       405000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       405000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         6750                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         6750                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           60                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       351000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       351000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         5850                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         5850                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       174000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       174000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       168000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       168000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5310                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5310                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60345                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60345                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3523692500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3523692500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65655                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65655                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.919123                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.919123                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 58392.451736                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 58392.451736                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60345                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60345                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3463347500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3463347500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.919123                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.919123                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 57392.451736                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 57392.451736                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.091018                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1230032                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137203                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.965052                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        370555500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.091018                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.971594                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.971594                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2753212                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2753212                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    87386571.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   219362876.898346                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    584766000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    43445946000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    611706000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11107676                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11107676                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11107676                       # number of overall hits
system.cpu0.icache.overall_hits::total       11107676                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13448                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13448                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13448                       # number of overall misses
system.cpu0.icache.overall_misses::total        13448                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    703770995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    703770995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    703770995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    703770995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11121124                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11121124                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11121124                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11121124                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001209                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001209                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001209                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001209                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 52332.762864                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52332.762864                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 52332.762864                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52332.762864                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3357                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.285714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11974                       # number of writebacks
system.cpu0.icache.writebacks::total            11974                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1440                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1440                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1440                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1440                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        12008                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        12008                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        12008                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        12008                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    636828997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    636828997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    636828997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    636828997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001080                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001080                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001080                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001080                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 53033.727265                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53033.727265                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 53033.727265                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53033.727265                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11974                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11107676                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11107676                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13448                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13448                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    703770995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    703770995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11121124                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11121124                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001209                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001209                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 52332.762864                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52332.762864                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1440                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1440                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        12008                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        12008                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    636828997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    636828997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001080                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001080                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 53033.727265                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53033.727265                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998602                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11119576                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11974                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           928.643394                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998602                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999956                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         22254254                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        22254254                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8341562                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8341562                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8341562                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8341562                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1257209                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1257209                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1257209                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1257209                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  43181347106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  43181347106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  43181347106                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  43181347106                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      9598771                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9598771                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      9598771                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9598771                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.130976                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.130976                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.130976                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.130976                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34346.991714                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34346.991714                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34346.991714                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34346.991714                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       283386                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       129740                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5590                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            726                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.695170                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   178.705234                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432605                       # number of writebacks
system.cpu0.dcache.writebacks::total           432605                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       864473                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       864473                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       864473                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       864473                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392736                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392736                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392736                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392736                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  14908032792                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14908032792                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  14908032792                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14908032792                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040915                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040915                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040915                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040915                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 37959.425141                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37959.425141                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 37959.425141                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37959.425141                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432605                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6364709                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6364709                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1167394                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1167394                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  35678152500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  35678152500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7532103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7532103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.154989                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.154989                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30562.220210                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30562.220210                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       823750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       823750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343644                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343644                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  10594392500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10594392500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.045624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.045624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 30829.557624                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30829.557624                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1976853                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1976853                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89815                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89815                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7503194606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7503194606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066668                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066668                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043459                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043459                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83540.551200                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83540.551200                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40723                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40723                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49092                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49092                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4313640292                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4313640292                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023754                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023754                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87868.497759                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87868.497759                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          277                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          277                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           76                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1799500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1799500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.215297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.215297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23677.631579                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23677.631579                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1022500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1022500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.056657                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.056657                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        51125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        51125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          233                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          233                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           83                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       496500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       496500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          316                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          316                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.262658                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.262658                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5981.927711                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5981.927711                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           83                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           83                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       414500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       414500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.262658                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.262658                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4993.975904                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4993.975904                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5632                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5632                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60192                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60192                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3519451500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3519451500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65824                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65824                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.914439                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.914439                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 58470.419657                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 58470.419657                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60192                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60192                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3459259500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3459259500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.914439                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.914439                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 57470.419657                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 57470.419657                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.429044                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8800449                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452764                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.437166                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.429044                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.982158                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982158                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         19783323                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        19783323                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5259                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              236063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2570                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               30550                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2655                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               30075                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2779                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               30001                       # number of demand (read+write) hits
system.l2.demand_hits::total                   339952                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5259                       # number of overall hits
system.l2.overall_hits::.cpu0.data             236063                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2570                       # number of overall hits
system.l2.overall_hits::.cpu1.data              30550                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2655                       # number of overall hits
system.l2.overall_hits::.cpu2.data              30075                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2779                       # number of overall hits
system.l2.overall_hits::.cpu3.data              30001                       # number of overall hits
system.l2.overall_hits::total                  339952                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6748                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            196449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             89627                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               613                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             87691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               649                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             86752                       # number of demand (read+write) misses
system.l2.demand_misses::total                 469173                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6748                       # number of overall misses
system.l2.overall_misses::.cpu0.data           196449                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              644                       # number of overall misses
system.l2.overall_misses::.cpu1.data            89627                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              613                       # number of overall misses
system.l2.overall_misses::.cpu2.data            87691                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              649                       # number of overall misses
system.l2.overall_misses::.cpu3.data            86752                       # number of overall misses
system.l2.overall_misses::total                469173                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    559428500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  15077272500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     58972000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   9289892000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     55441000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   9118265500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     61151000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9040546500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      43260969000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    559428500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  15077272500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     58972000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   9289892000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     55441000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   9118265500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     61151000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9040546500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     43260969000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           12007                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          432512                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3214                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3268                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117766                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          116753                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               809125                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          12007                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         432512                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3214                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3268                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117766                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         116753                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              809125                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.562005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.454205                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.200373                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.745792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.187576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.744621                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.189323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.743039                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.579852                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.562005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.454205                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.200373                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.745792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.187576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.744621                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.189323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.743039                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.579852                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82902.860107                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76749.041736                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91571.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103650.596360                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90442.088091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 103981.771219                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94223.420647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 104211.389939                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92206.859730                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82902.860107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76749.041736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91571.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103650.596360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90442.088091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 103981.771219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94223.420647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 104211.389939                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92206.859730                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              315710                       # number of writebacks
system.l2.writebacks::total                    315710                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            264                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            130                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            110                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            292                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1461                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           264                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           130                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           110                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           292                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1461                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         6726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       196185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        89341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        87399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        86474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            467712                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       196185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        89341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        87399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        86474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           467712                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    491156501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  13099687000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     44787000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   8381500500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     42121000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8227969000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     49476000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8160696500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  38497393501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    491156501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  13099687000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     44787000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   8381500500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     42121000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8227969000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     49476000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8160696500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  38497393501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.560173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.453594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.159925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.743412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.153917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.742141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.166278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.740658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.578047                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.560173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.453594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.159925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.743412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.153917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.742141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.166278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.740658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.578047                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73023.565418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66772.113057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87134.241245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93814.715528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83739.562624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94142.598886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst        86800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94371.678192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82310.040155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73023.565418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66772.113057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87134.241245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93814.715528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83739.562624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94142.598886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst        86800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94371.678192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82310.040155                       # average overall mshr miss latency
system.l2.replacements                         911429                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       571716                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           571716                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       571717                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       571717                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       169732                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           169732                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       169732                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       169732                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   27                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 54                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.550000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3388.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1129.629630                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       363000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       226000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       202500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       300500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1092000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.550000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20545.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20033.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20222.222222                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       238000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       238000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data        23800                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  9153.846154                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       102500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       230500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       127000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       102000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       562000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 28812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 23416.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            15687                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            13457                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            13348                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            13300                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 55792                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          73589                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          61809                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          61829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          61621                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              258848                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7357952500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6414544500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6411269000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6389381000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26573147000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75266                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        75177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.824286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.821207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.822446                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.822480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.822680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99987.124434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103780.104839                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103693.558039                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103688.369225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102659.271078                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        73589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        61809                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        61829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        61621                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         258848                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   6622062500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   5796454500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   5792979000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   5773171000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23984667000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.824286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.821207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.822446                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.822480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.822680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89987.124434                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93780.104839                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93693.558039                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93688.369225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92659.271078                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5259                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2655                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2779                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6748                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          649                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8654                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    559428500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     58972000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     55441000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     61151000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    734992500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        12007                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3214                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21917                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.562005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.200373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.187576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.189323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.394853                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82902.860107                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91571.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90442.088091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 94223.420647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84930.956783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          130                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          110                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           79                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           341                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6726                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          570                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    491156501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     44787000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     42121000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     49476000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    627540501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.560173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.159925                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.153917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.166278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.379295                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73023.565418                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87134.241245                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83739.562624                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst        86800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75489.053410                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       220376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        17093                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        16727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        16701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            270897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       122860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        27818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        25862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        25131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          201671                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   7719320000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2875347500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   2706996500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   2651165500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15952829500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       343236                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        44911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42589                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        41832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        472568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.357946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.619403                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.607246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.600760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.426756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 62830.213251                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103362.840607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 104670.810455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 105493.832319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79103.239930                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          264                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          286                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          292                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          278                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1120                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       122596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        27532                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        25570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        24853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       200551                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   6477624500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2585046000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   2434990000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2387525500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13885186000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.357177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.613035                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.600390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.594115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.424385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 52837.160266                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93892.416098                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 95228.392648                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 96065.887418                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69235.187060                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              16                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       192000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       307500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19200                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19218.750000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997831                       # Cycle average of tags in use
system.l2.tags.total_refs                     1543775                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    911431                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.693793                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.192078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.285368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.217298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.164262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.883864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.053613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.538622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.069424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.593301                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.581126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.331520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.024041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.024895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999966                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13317167                       # Number of tag accesses
system.l2.tags.data_accesses                 13317167                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        430400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      12555584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       5717824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         32192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       5593536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         36480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       5534336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29933248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       430400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        32192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        36480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        531968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20205504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20205504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         196181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          89341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          87399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          86474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              467707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       315711                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             315711                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9769018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        284980779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           746658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        129780498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           730679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        126959467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           828006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        125615773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             679410877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9769018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       746658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       730679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       828006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12074361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      458615089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            458615089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      458615089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9769018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       284980779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          746658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       129780498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          730679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       126959467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          828006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       125615773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1138025967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    297495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    120791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     84392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     82569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     81695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000684254500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18245                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18245                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              896328                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             280137                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      467707                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     315711                       # Number of write requests accepted
system.mem_ctrls.readBursts                    467707                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   315711                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  89948                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18216                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             47584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             32963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             45869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             45592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9123                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12910316750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1888795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19993298000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34176.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52926.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   184462                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  225818                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                467707                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               315711                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  110278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   75827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   37535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    8932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       264941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    163.100343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.005684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.328541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       155931     58.85%     58.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        67776     25.58%     84.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15112      5.70%     90.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6960      2.63%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4082      1.54%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2683      1.01%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1536      0.58%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          940      0.35%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9921      3.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       264941                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.703590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.927906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.854241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         18238     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18245                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.304467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.284818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.840154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15788     86.53%     86.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              238      1.30%     87.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1664      9.12%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              363      1.99%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              108      0.59%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               53      0.29%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               21      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18245                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               24176576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5756672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19038400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29933248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20205504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       548.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       432.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    679.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    458.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44057562500                       # Total gap between requests
system.mem_ctrls.avgGap                      56237.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       430400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      7730624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        32896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5401088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        32192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      5284416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        36480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      5228480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19038400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9769018.103824505582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 175466091.565660357475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 746658.037972609163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 122591371.868841305375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 730678.974903156399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 119943205.325603812933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 828005.995417095721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 118673596.132630944252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 432124707.871404469013                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       196181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        89341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        87399                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        86474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       315711                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    213395250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   5760323750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     23196500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4710040000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     20979000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   4634837500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     25540750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4604985250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1113803489500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31731.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29362.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45129.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52719.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41707.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53030.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44808.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53252.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3527921.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            961772280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            511175115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1186817940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          729907380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       3477633120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15304685250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4029982560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        26201973645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        594.720155                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10240658250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1471080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32345913750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            929999280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            494275980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1510381320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          822912120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       3477633120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12998606610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5971943520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        26205751950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.805914                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15383220500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1471080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27203351500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 87                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    729660454.545455                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   4768159656.014968                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  31638576000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             44                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    11952592000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  32105060000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       761550                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          761550                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       761550                       # number of overall hits
system.cpu1.icache.overall_hits::total         761550                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3674                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3674                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3674                       # number of overall misses
system.cpu1.icache.overall_misses::total         3674                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    106950999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    106950999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    106950999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    106950999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       765224                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       765224                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       765224                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       765224                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004801                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004801                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004801                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004801                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29110.233805                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29110.233805                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29110.233805                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29110.233805                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          279                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   139.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3182                       # number of writebacks
system.cpu1.icache.writebacks::total             3182                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          460                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          460                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          460                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          460                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3214                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3214                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3214                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3214                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     93468500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     93468500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     93468500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     93468500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004200                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004200                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004200                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004200                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29081.673927                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29081.673927                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29081.673927                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29081.673927                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3182                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       761550                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         761550                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3674                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3674                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    106950999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    106950999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       765224                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       765224                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004801                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004801                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29110.233805                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29110.233805                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          460                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          460                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3214                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3214                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     93468500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     93468500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004200                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004200                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29081.673927                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29081.673927                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.019424                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             756018                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3182                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           237.592080                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        357451000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.019424                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.969357                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.969357                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1533662                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1533662                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1293987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1293987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1293987                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1293987                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       169866                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        169866                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       169866                       # number of overall misses
system.cpu1.dcache.overall_misses::total       169866                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14883809489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14883809489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14883809489                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14883809489                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1463853                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1463853                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1463853                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1463853                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.116040                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.116040                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.116040                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.116040                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87620.886399                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87620.886399                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87620.886399                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87620.886399                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       187386                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       122615                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2687                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            694                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.737998                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   176.678674                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       120312                       # number of writebacks
system.cpu1.dcache.writebacks::total           120312                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        89574                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        89574                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        89574                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        89574                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80292                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80292                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80292                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80292                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6478384895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6478384895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6478384895                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6478384895                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054850                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054850                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054850                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054850                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80685.309807                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80685.309807                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80685.309807                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80685.309807                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120312                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       992445                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         992445                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       117486                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       117486                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  10053850500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10053850500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1109931                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1109931                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.105850                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.105850                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85574.881262                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85574.881262                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        72262                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        72262                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45224                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45224                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3155128000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3155128000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69766.672563                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69766.672563                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       301542                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        301542                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52380                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52380                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4829958989                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4829958989                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353922                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353922                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.147999                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.147999                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 92209.984517                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92209.984517                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17312                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17312                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35068                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35068                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3323256895                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3323256895                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94766.080044                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94766.080044                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          131                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       777000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       777000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.259887                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.259887                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16891.304348                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16891.304348                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           28                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           28                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           18                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       169500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       169500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101695                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101695                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9416.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9416.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           75                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           58                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       706500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       706500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.436090                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.436090                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 12181.034483                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12181.034483                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           58                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       651500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       651500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.436090                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.436090                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 11232.758621                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11232.758621                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        49500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        49500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        46500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        46500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5378                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5378                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60278                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60278                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3506511500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3506511500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65656                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65656                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.918088                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.918088                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 58172.326554                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 58172.326554                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60278                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60278                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3446233500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3446233500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.918088                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.918088                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 57172.326554                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 57172.326554                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.640832                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1439823                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140475                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.249674                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        357462500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.640832                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926276                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926276                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3200144                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3200144                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  44057652000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            495818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       887427                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       237583                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          595719                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             446                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           240                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            686                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394636                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394636                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21917                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       473902                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           18                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       381159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       373649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       371129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2509731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1534720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55366272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       409344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     15390656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       416256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15068480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       436736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     14956672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103579136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          993341                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25411392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1802601                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.389924                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.612341                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1185725     65.78%     65.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 561888     31.17%     96.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  30506      1.69%     98.64% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  17950      1.00%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   6532      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1802601                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1659543984                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207503725                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4965346                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206332672                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5188382                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679680723                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          18027959                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         211231675                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4888330                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               111959988500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76608                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    76731                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2350.85                       # Real time elapsed on the host
host_tick_rate                               28884160                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180093399                       # Number of instructions simulated
sim_ops                                     180382810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067902                       # Number of seconds simulated
sim_ticks                                 67902336500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.791073                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5023530                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5085004                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           185888                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5251719                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             30377                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37136                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6759                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5381517                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5168                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5739                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           179535                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4243294                       # Number of branches committed
system.cpu0.commit.bw_lim_events               426387                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22892                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        2971644                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            30133690                       # Number of instructions committed
system.cpu0.commit.committedOps              30139496                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    125218639                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.240695                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.176412                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    118040609     94.27%     94.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2533813      2.02%     96.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       499397      0.40%     96.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       188883      0.15%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       143326      0.11%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       116125      0.09%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1415478      1.13%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1854621      1.48%     99.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       426387      0.34%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    125218639                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8974898                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               60178                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25550861                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8301474                       # Number of loads committed
system.cpu0.commit.membars                       9823                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10306      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16474513     54.66%     54.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6568      0.02%     54.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3972007     13.18%     67.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        447095      1.48%     69.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       122333      0.41%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       149395      0.50%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4484958     14.88%     85.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        187461      0.62%     86.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3822255     12.68%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       313842      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         30139496                       # Class of committed instruction
system.cpu0.commit.refs                       8808516                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   30133690                       # Number of Instructions Simulated
system.cpu0.committedOps                     30139496                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.443525                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.443525                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            114624752                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 6429                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4496411                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              34539752                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3317693                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  5019835                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                184785                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                11217                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2549034                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5381517                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   638725                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    123020059                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                13356                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38290803                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                 382280                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.040191                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2484850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5053907                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.285966                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         125696099                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.304695                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.742532                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                99619684     79.25%     79.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20263138     16.12%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  790678      0.63%     96.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4470909      3.56%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  146889      0.12%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19647      0.02%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  348119      0.28%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   29024      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8011      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           125696099                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9287336                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8731721                       # number of floating regfile writes
system.cpu0.idleCycles                        8203694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              183343                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4454171                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.390281                       # Inst execution rate
system.cpu0.iew.exec_refs                    30251042                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    512390                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               41441764                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9145825                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13753                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            99151                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              530744                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           33051364                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             29738652                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           157828                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             52258539                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                527882                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             39215389                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                184785                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             40193335                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2422189                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           11237                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3005                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       844351                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        23702                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3005                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        46509                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        136834                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 26080903                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30919798                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857404                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22361871                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.230917                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30946674                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                55847169                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17284911                       # number of integer regfile writes
system.cpu0.ipc                              0.225047                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.225047                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12806      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17173718     32.76%     32.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6750      0.01%     32.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  792      0.00%     32.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3987495      7.61%     40.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                468      0.00%     40.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             491358      0.94%     41.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            122511      0.23%     41.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     41.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.28%     41.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            151602      0.29%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            17246921     32.90%     75.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             191219      0.36%     75.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       12566411     23.97%     99.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        316810      0.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              52416366                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               19902136                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           37702970                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      9049049                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10641258                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6190203                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.118097                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 360660      5.83%      5.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    4      0.00%      5.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1340      0.02%      5.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   1      0.00%      5.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               680781     11.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 396      0.01%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3704153     59.84%     76.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7414      0.12%     76.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1435448     23.19%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              38691627                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         199137435                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21870749                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25324980                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  33026976                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 52416366                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24388                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2911871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           121370                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1496                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2889727                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    125696099                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.417009                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.206929                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          106990677     85.12%     85.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6373876      5.07%     90.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3033616      2.41%     92.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2457941      1.96%     94.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3969225      3.16%     97.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1587960      1.26%     98.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             593212      0.47%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             291273      0.23%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             398319      0.32%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      125696099                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.391460                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           148299                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           90997                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9145825                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             530744                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9306124                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4838801                       # number of misc regfile writes
system.cpu0.numCycles                       133899793                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1905015                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               85493226                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25421418                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6096415                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4360680                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              25696544                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               145285                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47661826                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33674917                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28473067                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  6109405                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                235933                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                184785                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29237811                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3051654                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10288335                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        37373491                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        310192                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7435                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15887133                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7268                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   157875806                       # The number of ROB reads
system.cpu0.rob.rob_writes                   66699935                       # The number of ROB writes
system.cpu0.timesIdled                          78954                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2497                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.380196                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4928574                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4959312                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           175155                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5087929                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12843                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14729                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1886                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5166128                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1472                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5321                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           170152                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4021409                       # Number of branches committed
system.cpu1.commit.bw_lim_events               398335                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21491                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3085407                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            28848869                       # Number of instructions committed
system.cpu1.commit.committedOps              28855771                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    123376387                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.233884                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.164850                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    116651548     94.55%     94.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2315713      1.88%     96.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       423140      0.34%     96.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       151459      0.12%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       118805      0.10%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       106142      0.09%     97.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1431924      1.16%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1779321      1.44%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       398335      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    123376387                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8832523                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               24803                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24345912                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8002878                       # Number of loads committed
system.cpu1.commit.membars                      11262                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11262      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15726925     54.50%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            230      0.00%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3904916     13.53%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        441904      1.53%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       121011      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       147008      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4249251     14.73%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         35260      0.12%     85.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3758948     13.03%     98.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       311280      1.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28855771                       # Class of committed instruction
system.cpu1.commit.refs                       8354739                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   28848869                       # Number of Instructions Simulated
system.cpu1.committedOps                     28855771                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.340545                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.340545                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            114725815                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5022                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4383434                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33355610                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1921653                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  4514923                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                175870                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13477                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2523936                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5166128                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   517724                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    122701065                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 6611                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      37104843                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                 361746                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.041256                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            980259                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4941417                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.296318                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         123862197                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.299717                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.734165                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                98508354     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19746228     15.94%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  711768      0.57%     96.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4396810      3.55%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  123045      0.10%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9091      0.01%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  343409      0.28%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   22582      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     910      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           123862197                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9149503                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8605218                       # number of floating regfile writes
system.cpu1.idleCycles                        1357629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              174079                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4238602                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.410947                       # Inst execution rate
system.cpu1.iew.exec_refs                    30264969                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    357839                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               41940457                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8881723                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             11733                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            90049                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              377506                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           31882225                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             29907130                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           148725                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51458741                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                530883                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             39060145                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                175870                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             40047262                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2450910                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4496                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4323                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       878845                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        25645                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4323                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        37846                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        136233                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25302313                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29656454                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858435                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21720391                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.236835                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29683251                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                54747532                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16496081                       # number of integer regfile writes
system.cpu1.ipc                              0.230386                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.230386                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            12980      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16425379     31.83%     31.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 233      0.00%     31.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     31.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3922937      7.60%     39.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     39.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             493063      0.96%     40.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            121485      0.24%     40.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     40.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.29%     40.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            150304      0.29%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     41.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17241775     33.41%     74.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              37684      0.07%     74.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       12738386     24.68%     99.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        315464      0.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51607466                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               20040482                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           37943547                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8920248                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10617667                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6298284                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.122042                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 354972      5.64%      5.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    4      0.00%      5.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1470      0.02%      5.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               677710     10.76%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 158      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3791912     60.21%     76.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   13      0.00%     76.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1472041     23.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              37852288                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         195553536                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20736206                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24295335                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  31858398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51607466                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              23827                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3026454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           121670                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2336                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3036744                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    123862197                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.416652                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.210751                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          105695753     85.33%     85.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6009578      4.85%     90.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2910190      2.35%     92.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2399252      1.94%     94.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3983141      3.22%     97.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1604033      1.30%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             584016      0.47%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             286945      0.23%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             389289      0.31%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      123862197                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.412135                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           142988                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           88617                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8881723                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             377506                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9172550                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4762295                       # number of misc regfile writes
system.cpu1.numCycles                       125219826                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10452286                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               85953810                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24493565                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6138594                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2942424                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              25575997                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               136957                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46098318                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32497921                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27645882                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  5597586                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 72671                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                175870                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28984182                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3152317                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10197091                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        35901227                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        208325                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6293                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15813084                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6268                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   154908882                       # The number of ROB reads
system.cpu1.rob.rob_writes                   64368431                       # The number of ROB writes
system.cpu1.timesIdled                          15666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.564363                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4943280                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4964909                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           174674                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5099919                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             13124                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14485                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1361                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5178572                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1258                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5261                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           169624                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4035510                       # Number of branches committed
system.cpu2.commit.bw_lim_events               397005                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3085099                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28944878                       # Number of instructions committed
system.cpu2.commit.committedOps              28951671                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    123465925                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.234491                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.166487                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    116725578     94.54%     94.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2316608      1.88%     96.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       423842      0.34%     96.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       150464      0.12%     96.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       120796      0.10%     96.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       105757      0.09%     97.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1433147      1.16%     98.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1792728      1.45%     99.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       397005      0.32%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    123465925                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8858191                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24951                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24429301                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8029784                       # Number of loads committed
system.cpu2.commit.membars                      11144                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11144      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15783110     54.52%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            278      0.00%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3918222     13.53%     68.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        441520      1.53%     69.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       120451      0.42%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       146816      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4262407     14.72%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         36221      0.13%     85.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3772638     13.03%     98.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       311088      1.07%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28951671                       # Class of committed instruction
system.cpu2.commit.refs                       8382354                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28944878                       # Number of Instructions Simulated
system.cpu2.committedOps                     28951671                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.331178                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.331178                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            114789877                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5075                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4398081                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33443277                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1927126                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  4530686                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                175203                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                12541                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2528868                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5178572                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   518368                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    122777596                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 6172                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      37194701                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                 360506                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.041308                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            993911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4956404                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.296690                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         123951760                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.300218                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.734158                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98525927     79.49%     79.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19805044     15.98%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  712151      0.57%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4412860      3.56%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  122564      0.10%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    8512      0.01%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  341962      0.28%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   21928      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     812      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           123951760                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9172682                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8630133                       # number of floating regfile writes
system.cpu2.idleCycles                        1413654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              173547                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4253297                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.411315                       # Inst execution rate
system.cpu2.iew.exec_refs                    30303646                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    358380                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               41770246                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8908962                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11581                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            89439                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              378030                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           31978812                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             29945266                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           148241                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             51564693                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                528901                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             39235280                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                175203                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             40217295                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2454234                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4294                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4255                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       879178                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        25460                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4255                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        37467                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136080                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25381034                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29751561                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858713                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21795033                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.237319                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29778371                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                54869537                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16551258                       # number of integer regfile writes
system.cpu2.ipc                              0.230884                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.230884                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            12798      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16480358     31.87%     31.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 282      0.00%     31.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     31.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3936032      7.61%     39.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     39.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             492456      0.95%     40.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            120877      0.23%     40.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     40.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.29%     40.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            149824      0.29%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     41.27% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            17249892     33.36%     74.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              38700      0.07%     74.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       12768942     24.69%     99.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        314997      0.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51712934                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               20080662                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           38025262                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8944776                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10641335                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    6298689                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.121801                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 356208      5.66%      5.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      5.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      5.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    4      0.00%      5.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      5.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1354      0.02%      5.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   2      0.00%      5.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      5.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               672718     10.68%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 140      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               3792355     60.21%     76.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   48      0.00%     76.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1475854     23.43%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              37918163                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         195772378                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20806785                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24368872                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31955332                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51712934                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              23480                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3027141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           121323                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2249                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3039932                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    123951760                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.417202                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.211470                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          105747470     85.31%     85.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            6017468      4.85%     90.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2924849      2.36%     92.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2405671      1.94%     94.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            3987601      3.22%     97.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1604633      1.29%     98.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             584195      0.47%     99.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             288968      0.23%     99.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             390905      0.32%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      123951760                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.412498                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           143683                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           88786                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8908962                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             378030                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9196554                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4774465                       # number of misc regfile writes
system.cpu2.numCycles                       125365414                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10308705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               85921654                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24574755                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6142205                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2950299                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              25664326                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               145015                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             46231455                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32592035                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27726153                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  5617333                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 72398                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                175203                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29065345                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3151398                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10218641                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        36012814                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        221926                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6068                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 15836039                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6041                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   155095420                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64559672                       # The number of ROB writes
system.cpu2.timesIdled                          15849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.381054                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4934323                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4965054                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           174379                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5087958                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12862                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14726                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1864                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5167116                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1292                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5395                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           169361                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4027802                       # Number of branches committed
system.cpu3.commit.bw_lim_events               397982                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          21685                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3084828                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28889474                       # Number of instructions committed
system.cpu3.commit.committedOps              28896426                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    123467202                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.234041                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.165277                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    116734712     94.55%     94.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2317531      1.88%     96.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       423052      0.34%     96.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       151388      0.12%     96.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       119181      0.10%     96.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       105947      0.09%     97.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1433551      1.16%     98.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1783858      1.44%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       397982      0.32%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    123467202                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8842091                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               25001                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24381844                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8013786                       # Number of loads committed
system.cpu3.commit.membars                      11311                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11311      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15751917     54.51%     54.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            260      0.00%     54.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3910087     13.53%     68.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        441520      1.53%     69.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       120621      0.42%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       146816      0.51%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4254678     14.72%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         35849      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3764503     13.03%     98.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       311088      1.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28896426                       # Class of committed instruction
system.cpu3.commit.refs                       8366118                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28889474                       # Number of Instructions Simulated
system.cpu3.committedOps                     28896426                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.339652                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.339652                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            114794713                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5054                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4391301                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33386755                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1935636                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  4521901                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                175182                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                12619                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2525356                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5167116                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   518772                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    122771735                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6808                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      37117452                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 360400                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041215                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           1000824                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4947185                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.296063                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         123952788                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.299588                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.733411                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                98580280     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19760688     15.94%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  712876      0.58%     96.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4404936      3.55%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  122918      0.10%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7566      0.01%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  341539      0.28%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   21107      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     878      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           123952788                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9158492                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8615690                       # number of floating regfile writes
system.cpu3.idleCycles                        1417467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              173284                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4245803                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.410906                       # Inst execution rate
system.cpu3.iew.exec_refs                    30291875                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    358160                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               41905536                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8893118                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             11838                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            88741                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              377854                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           31923352                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             29933715                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           148740                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             51515418                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                532233                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             39213830                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                175182                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             40201116                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2453120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4330                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         4407                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       879332                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        25522                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          4407                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        36871                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        136413                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25321835                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29697770                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858823                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21746973                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.236881                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29724728                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                54811733                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16519657                       # number of integer regfile writes
system.cpu3.ipc                              0.230433                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.230433                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            13084      0.03%      0.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16449867     31.84%     31.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 262      0.00%     31.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     31.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3928395      7.60%     39.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     39.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             493294      0.95%     40.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            121082      0.23%     40.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     40.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.29%     40.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            150020      0.29%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     41.24% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17252491     33.39%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              38189      0.07%     74.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       12754516     24.69%     99.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        315182      0.61%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              51664158                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               20061230                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           37984504                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8930490                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10626003                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6298772                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.121918                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 355070      5.64%      5.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    6      0.00%      5.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1549      0.02%      5.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   4      0.00%      5.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               677984     10.76%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 149      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               3792366     60.21%     76.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   51      0.00%     76.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1471589     23.36%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              37888616                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         195716362                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20767280                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24328682                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  31899425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 51664158                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              23927                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3026926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           120990                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2242                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3035833                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    123952788                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.416805                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.210861                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          105767950     85.33%     85.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6009509      4.85%     90.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2917685      2.35%     92.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2403944      1.94%     94.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            3986671      3.22%     97.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1607457      1.30%     98.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             583192      0.47%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             286714      0.23%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             389666      0.31%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      123952788                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.412093                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           142338                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           88670                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8893118                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             377854                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9182701                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4766500                       # number of misc regfile writes
system.cpu3.numCycles                       125370255                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    10301916                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               86062494                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24527501                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6125868                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2958984                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              25545854                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               145408                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             46152029                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32537632                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27678944                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  5604420                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 66437                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                175182                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             28942577                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3151443                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10201712                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        35950317                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        209131                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6291                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 15819373                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6267                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   155039931                       # The number of ROB reads
system.cpu3.rob.rob_writes                   64448350                       # The number of ROB writes
system.cpu3.timesIdled                          15993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7893597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13981269                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4928586                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1790397                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11066734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6103818                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23914780                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7894215                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7788047                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       222158                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5866151                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             9106                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4827                       # Transaction distribution
system.membus.trans_dist::ReadExReq             90973                       # Transaction distribution
system.membus.trans_dist::ReadExResp            90017                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7788048                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21859333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21859333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    518414592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               518414592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11719                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7892954                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7892954    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7892954                       # Request fanout histogram
system.membus.respLayer1.occupancy        40624066998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             59.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17164945094                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1734                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          868                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6013897.465438                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   9207169.395020                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          868    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     68333500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            868                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    62682273500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5220063000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       501043                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          501043                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       501043                       # number of overall hits
system.cpu2.icache.overall_hits::total         501043                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17325                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17325                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17325                       # number of overall misses
system.cpu2.icache.overall_misses::total        17325                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1182463500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1182463500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1182463500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1182463500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       518368                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       518368                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       518368                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       518368                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.033422                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.033422                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.033422                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.033422                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 68251.861472                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 68251.861472                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 68251.861472                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 68251.861472                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16170                       # number of writebacks
system.cpu2.icache.writebacks::total            16170                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1155                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1155                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1155                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1155                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16170                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16170                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16170                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16170                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1095944000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1095944000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1095944000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1095944000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.031194                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.031194                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.031194                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.031194                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 67776.376005                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67776.376005                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 67776.376005                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67776.376005                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16170                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       501043                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         501043                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17325                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17325                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1182463500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1182463500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       518368                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       518368                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.033422                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.033422                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 68251.861472                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 68251.861472                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1155                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1155                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16170                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16170                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1095944000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1095944000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.031194                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.031194                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 67776.376005                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67776.376005                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             531745                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16202                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            32.819714                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1052906                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1052906                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2756540                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2756540                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2756540                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2756540                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5854740                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5854740                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5854740                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5854740                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 396097940832                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 396097940832                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 396097940832                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 396097940832                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8611280                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8611280                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8611280                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8611280                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.679892                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.679892                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.679892                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.679892                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 67654.232439                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67654.232439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 67654.232439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67654.232439                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     91453052                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        20003                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2491515                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            336                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    36.705800                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    59.532738                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2953346                       # number of writebacks
system.cpu2.dcache.writebacks::total          2953346                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2896651                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2896651                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2896651                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2896651                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2958089                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2958089                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2958089                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2958089                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 219060801880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 219060801880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 219060801880                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 219060801880                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.343513                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.343513                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.343513                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.343513                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 74054.838066                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 74054.838066                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 74054.838066                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 74054.838066                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2953344                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2548597                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2548597                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5718546                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5718546                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 385856933000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 385856933000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8267143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8267143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.691720                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.691720                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 67474.657544                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67474.657544                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2783021                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2783021                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2935525                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2935525                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 217409929000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 217409929000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.355083                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.355083                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 74061.685388                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 74061.685388                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       207943                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        207943                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       136194                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       136194                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10241007832                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10241007832                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       344137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       344137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.395755                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.395755                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 75194.265768                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75194.265768                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       113630                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       113630                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22564                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22564                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1650872880                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1650872880                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.065567                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.065567                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 73164.017018                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73164.017018                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3050                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3050                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          812                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          812                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     29920000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     29920000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.210254                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.210254                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36847.290640                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36847.290640                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          398                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          398                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          414                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          414                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3551500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3551500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.107198                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.107198                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  8578.502415                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8578.502415                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1478                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1478                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1447                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1447                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     14629500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     14629500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2925                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2925                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.494701                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.494701                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 10110.228058                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10110.228058                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1402                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1402                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     13401500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     13401500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.479316                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.479316                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  9558.844508                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9558.844508                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3067000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3067000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2893000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2893000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1150                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1150                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4111                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4111                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    128435000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    128435000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5261                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5261                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.781410                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.781410                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 31241.790319                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 31241.790319                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4109                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4109                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    124320500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    124320500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.781030                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.781030                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 30255.658311                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 30255.658311                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.473654                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5728536                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2960839                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.934768                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.473654                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983552                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983552                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20207468                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20207468                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1928                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          965                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5406933.678756                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8862413.806547                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          965    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     68589500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            965                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    62684645500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5217691000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       500800                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          500800                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       500800                       # number of overall hits
system.cpu3.icache.overall_hits::total         500800                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17972                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17972                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17972                       # number of overall misses
system.cpu3.icache.overall_misses::total        17972                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1212712999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1212712999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1212712999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1212712999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       518772                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       518772                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       518772                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       518772                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.034643                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.034643                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.034643                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.034643                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 67477.910027                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67477.910027                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 67477.910027                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67477.910027                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    36.166667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16804                       # number of writebacks
system.cpu3.icache.writebacks::total            16804                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1168                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1168                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1168                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1168                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16804                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16804                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16804                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16804                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1127413499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1127413499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1127413499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1127413499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.032392                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.032392                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.032392                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.032392                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 67091.972090                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67091.972090                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 67091.972090                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67091.972090                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16804                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       500800                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         500800                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17972                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17972                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1212712999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1212712999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       518772                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       518772                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.034643                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.034643                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 67477.910027                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67477.910027                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1168                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1168                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16804                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16804                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1127413499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1127413499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.032392                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.032392                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 67091.972090                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67091.972090                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             532140                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16836                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            31.607270                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1054348                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1054348                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2758775                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2758775                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2758775                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2758775                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5837571                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5837571                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5837571                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5837571                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 395754604546                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 395754604546                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 395754604546                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 395754604546                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8596346                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8596346                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8596346                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8596346                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.679076                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.679076                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.679076                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.679076                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 67794.396770                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 67794.396770                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 67794.396770                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 67794.396770                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     91505486                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        19263                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2490707                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            366                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    36.738760                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    52.631148                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2950841                       # number of writebacks
system.cpu3.dcache.writebacks::total          2950841                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2881545                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2881545                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2881545                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2881545                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2956026                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2956026                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2956026                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2956026                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 218977083320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 218977083320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 218977083320                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 218977083320                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.343870                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.343870                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.343870                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.343870                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 74078.199353                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 74078.199353                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 74078.199353                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 74078.199353                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2950841                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2551549                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2551549                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5701066                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5701066                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 385600930500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 385600930500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8252615                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8252615                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.690819                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.690819                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 67636.636815                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 67636.636815                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2768072                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2768072                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2932994                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2932994                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 217336819000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 217336819000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.355402                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.355402                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 74100.669487                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 74100.669487                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       207226                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        207226                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       136505                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       136505                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10153674046                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10153674046                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       343731                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       343731                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.397127                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.397127                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 74383.165789                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 74383.165789                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       113473                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       113473                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23032                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23032                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1640264320                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1640264320                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.067006                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.067006                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 71216.755818                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71216.755818                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3144                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3144                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          888                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          888                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     20513000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     20513000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.220238                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.220238                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23100.225225                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23100.225225                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          339                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          339                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          549                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          549                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      5070500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      5070500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.136161                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.136161                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9235.883424                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9235.883424                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1442                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1442                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1460                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1460                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     11945000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     11945000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2902                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2902                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.503101                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.503101                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8181.506849                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8181.506849                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1395                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1395                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     10745000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     10745000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.480703                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.480703                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7702.508961                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7702.508961                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3455000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3455000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3260000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3260000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1109                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1109                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4286                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4286                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    130007000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    130007000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5395                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5395                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.794439                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.794439                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 30332.944470                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 30332.944470                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4286                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4286                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    125721000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    125721000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.794439                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.794439                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 29332.944470                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 29332.944470                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.542821                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5728282                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2958745                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.936051                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.542821                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.985713                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.985713                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20176068                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20176068                       # Number of data accesses
system.cpu0.numPwrStateTransitions                756                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          378                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2520361.111111                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4286096.447954                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          378    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     13776500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            378                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    66949640000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    952696500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       561928                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          561928                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       561928                       # number of overall hits
system.cpu0.icache.overall_hits::total         561928                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76797                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76797                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76797                       # number of overall misses
system.cpu0.icache.overall_misses::total        76797                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5839311499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5839311499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5839311499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5839311499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       638725                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       638725                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       638725                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       638725                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120235                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120235                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120235                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120235                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76035.671953                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76035.671953                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76035.671953                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76035.671953                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1700                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72665                       # number of writebacks
system.cpu0.icache.writebacks::total            72665                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4132                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4132                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4132                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4132                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72665                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72665                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72665                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72665                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5509863999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5509863999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5509863999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5509863999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113766                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113766                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113766                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113766                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75825.555618                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75825.555618                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75825.555618                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75825.555618                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72665                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       561928                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         561928                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76797                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76797                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5839311499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5839311499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       638725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       638725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120235                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120235                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76035.671953                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76035.671953                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4132                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4132                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72665                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72665                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5509863999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5509863999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113766                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113766                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75825.555618                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75825.555618                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             634699                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72697                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.730745                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1350115                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1350115                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3027028                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3027028                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3027028                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3027028                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5993023                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5993023                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5993023                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5993023                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 404925715868                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 404925715868                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 404925715868                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 404925715868                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      9020051                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9020051                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      9020051                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9020051                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.664411                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.664411                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.664411                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.664411                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67566.187526                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67566.187526                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67566.187526                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67566.187526                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     90834999                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        14087                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2460661                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            272                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    36.914877                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    51.790441                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2961416                       # number of writebacks
system.cpu0.dcache.writebacks::total          2961416                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3029118                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3029118                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3029118                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3029118                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2963905                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2963905                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2963905                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2963905                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 219847390934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 219847390934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 219847390934                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 219847390934                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.328591                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.328591                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.328591                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.328591                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74174.911454                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74174.911454                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74174.911454                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74174.911454                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2961416                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2712084                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2712084                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5811014                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5811014                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 391233701500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 391233701500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8523098                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8523098                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.681796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.681796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67326.236264                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67326.236264                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2886618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2886618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2924396                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2924396                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 216912348000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 216912348000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.343114                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.343114                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 74173.384179                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74173.384179                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       314944                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        314944                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       182009                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       182009                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13692014368                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13692014368                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       496953                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       496953                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.366250                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.366250                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75227.128153                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75227.128153                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       142500                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       142500                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        39509                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        39509                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2935042934                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2935042934                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.079502                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.079502                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 74287.958035                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74287.958035                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3802                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3802                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1012                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1012                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     34656500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     34656500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.210220                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.210220                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34245.553360                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34245.553360                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          911                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          911                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       909500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       909500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020980                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020980                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9004.950495                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9004.950495                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3005                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3005                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1318                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1318                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7637000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7637000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4323                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4323                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.304881                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.304881                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5794.385432                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5794.385432                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1302                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1302                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6348000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6348000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.301180                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.301180                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4875.576037                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4875.576037                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       102000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       102000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        89000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        89000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2149                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2149                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3590                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3590                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    140149000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    140149000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5739                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5739                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.625545                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.625545                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 39038.718663                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 39038.718663                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3590                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3590                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    136559000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    136559000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.625545                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.625545                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 38038.718663                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 38038.718663                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.920073                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6006769                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2965426                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.025601                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.920073                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997502                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997502                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         21035249                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        21035249                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              917880                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              922669                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4323                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              923819                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4734                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              922016                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3707454                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7444                       # number of overall hits
system.l2.overall_hits::.cpu0.data             917880                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4569                       # number of overall hits
system.l2.overall_hits::.cpu1.data             922669                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4323                       # number of overall hits
system.l2.overall_hits::.cpu2.data             923819                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4734                       # number of overall hits
system.l2.overall_hits::.cpu3.data             922016                       # number of overall hits
system.l2.overall_hits::total                 3707454                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             65222                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2037027                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2023121                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             11847                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2025968                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             12070                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2024450                       # number of demand (read+write) misses
system.l2.demand_misses::total                8211377                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            65222                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2037027                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11672                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2023121                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            11847                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2025968                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            12070                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2024450                       # number of overall misses
system.l2.overall_misses::total               8211377                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5307427500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 203349710969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1006939500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 202281791975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1018346000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 202494224976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1043357000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 202430245961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     818932043881                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5307427500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 203349710969                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1006939500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 202281791975                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1018346000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 202494224976                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1043357000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 202430245961                       # number of overall miss cycles
system.l2.overall_miss_latency::total    818932043881                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72666                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2954907                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16241                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2945790                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16170                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2949787                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16804                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2946466                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11918831                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72666                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2954907                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16241                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2945790                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16170                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2949787                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16804                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2946466                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11918831                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.897559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.689371                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.718675                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.686784                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.732653                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.686818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.718281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.687077                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.688941                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.897559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.689371                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.718675                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.686784                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.732653                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.686818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.718281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.687077                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.688941                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81374.804514                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99826.713622                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86269.662440                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99985.019173                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 85958.132861                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 99949.369870                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 86442.170671                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 99992.712075                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99731.390226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81374.804514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99826.713622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86269.662440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99985.019173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 85958.132861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 99949.369870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 86442.170671                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 99992.712075                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99731.390226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              222158                       # number of writebacks
system.l2.writebacks::total                    222158                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          79529                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2145                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          82834                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1970                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          81715                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1987                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          82268                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              332734                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         79529                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2145                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         82834                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1970                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         81715                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1987                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         82268                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             332734                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1957498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1940287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1944253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1942182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7878643                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1957498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1940287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1944253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1942182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7878643                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4642764524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 179223918986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    766572004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 178150048989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    787508503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 178399063488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    807166505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 178285517980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 721062560979                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4642764524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 179223918986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    766572004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 178150048989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    787508503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 178399063488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    807166505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 178285517980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 721062560979                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.893623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.662457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.586602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.658664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.610823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.659116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.600036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.659156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.661025                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.893623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.662457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.586602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.658664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.610823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.659116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.600036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.659156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.661025                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71497.544105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91557.651137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80463.105280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91816.339020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 79731.548345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91757.123938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80052.217098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91796.504128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91521.161827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71497.544105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91557.651137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80463.105280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91816.339020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 79731.548345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91757.123938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80052.217098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91796.504128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91521.161827                       # average overall mshr miss latency
system.l2.replacements                       13976124                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       276666                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           276666                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       276666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       276666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7658294                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7658294                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7658300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7658300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  178                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           496                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           374                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           495                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           368                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1733                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1262000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       564000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1051000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       323500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3200500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          543                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          427                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          534                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          407                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1911                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.913444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.875878                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.926966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.904177                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.906855                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2544.354839                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1508.021390                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2123.232323                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   879.076087                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1846.797461                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          492                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          369                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          492                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          366                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1719                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      9887000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      7452000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      9915999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7363999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     34618998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.906077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.864169                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.921348                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.899263                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.899529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20095.528455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20195.121951                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20154.469512                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20120.215847                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20139.033159                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           74                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          240                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          322                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          236                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              872                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1526500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       908000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1155000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       813000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4402500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           86                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          259                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          342                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          256                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            943                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.860465                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.926641                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.941520                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.921875                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.924708                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 20628.378378                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3783.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3586.956522                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3444.915254                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5048.738532                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           73                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          235                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          318                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          233                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          859                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1482999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4774500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      6540500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      4776000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     17573999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.848837                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.907336                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.929825                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.910156                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.910923                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20315.054795                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20317.021277                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20567.610063                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20497.854077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20458.671711                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5595                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             4204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3995                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             4136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17930                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19025                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19159                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               90582                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2873521500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1664170000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1632727000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1623625500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7794044000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        23229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            108512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.856203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.819019                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.827460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.821878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.834765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86255.673291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87472.798949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 85219.844460                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 85077.840075                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86044.070566                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        33314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          90580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2540380003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1473892000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1441110501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1432785001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6888167505                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.856203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.818976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.827416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.821878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.834746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76255.628354                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77475.399495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 75222.387567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 75077.813928                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76045.125911                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              21070                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        65222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        11847                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        12070                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           100811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5307427500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1006939500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1018346000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1043357000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8376070000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72666                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16241                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         121881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.897559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.718675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.732653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.718281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.827126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81374.804514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86269.662440                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 85958.132861                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 86442.170671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83086.865521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          286                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2145                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1970                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1987                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6388                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64936                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9877                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10083                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        94423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4642764524                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    766572004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    787508503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    807166505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7004011536                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.893623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.586602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.610823                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.600036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.774715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71497.544105                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80463.105280                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 79731.548345                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80052.217098                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74176.964680                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       912285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       918465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       919824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       917880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3668454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2003713                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2004096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2006809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2005366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8019984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 200476189469                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 200617621975                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 200861497976                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 200806620461                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 802761929881                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2915998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2922561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2926633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2923246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11688438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.687145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.685733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.685706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.686007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.686147                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100052.347551                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100103.798408                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100089.992608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100134.648967                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100095.203417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        79529                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        82833                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        81714                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        82268                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       326344                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1924184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1921263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1925095                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1923098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7693640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 176683538983                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 176676156989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 176957952987                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 176852732979                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 707170381938                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.659872                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.657390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.657785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.657864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.658227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91822.579848                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91958.340419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 91921.672950                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 91962.413241                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91916.229761                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    19526878                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13976188                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.397153                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.773337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.557961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.978876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.220931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.985936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.249934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.949724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.197368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.085933                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.480833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.008718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.124670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.124214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.126343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 172829364                       # Number of tag accesses
system.l2.tags.data_accesses                172829364                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4155840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     125274304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        609728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     124170048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        632128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     124417664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        645312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     124291072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          504196096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4155840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       609728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       632128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       645312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6043008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14218112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14218112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1957411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1940157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1944026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1942048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7878064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       222158                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             222158                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         61203196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1844918901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8979485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1828656485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          9309370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1832303134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          9503532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1830438810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7425312912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     61203196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8979485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      9309370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      9503532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         88995583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      209390615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            209390615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      209390615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        61203196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1844918901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8979485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1828656485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         9309370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1832303134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         9503532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1830438810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7634703527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1924681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1910214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1913297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1912547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000866590250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7362                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12451804                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111458                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7878065                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     222164                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7878065                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   222164                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 122903                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                104023                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             57714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             82924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             80484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             66536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            105664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2440396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3151890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            970468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           129813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           129710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           130928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            63771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 247075345999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                38775810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            392484633499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31859.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50609.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6917291                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  106251                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7878065                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               222164                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  131323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  273148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  576616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  943083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1191132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1204033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1016152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  818566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  652506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  471330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 278594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 124320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  44351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       849770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    592.976189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   365.288903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   425.654480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       193232     22.74%     22.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       107423     12.64%     35.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49394      5.81%     41.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        36572      4.30%     45.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28776      3.39%     48.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23097      2.72%     51.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19349      2.28%     53.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16498      1.94%     55.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       375429     44.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       849770                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1053.403966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    279.447007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1197.587635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4117     55.92%     55.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           96      1.30%     57.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           47      0.64%     57.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           28      0.38%     58.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           44      0.60%     58.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          118      1.60%     60.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          209      2.84%     63.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          436      5.92%     69.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          516      7.01%     76.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          560      7.61%     83.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          466      6.33%     90.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          411      5.58%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          198      2.69%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           76      1.03%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           33      0.45%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            6      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.047270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.043565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.368128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7211     97.95%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      0.50%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               65      0.88%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27      0.37%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7362                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              496330368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7865792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7560960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               504196160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14218496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7309.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7425.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    209.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        57.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    57.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67902402500                       # Total gap between requests
system.mem_ctrls.avgGap                       8382.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4155904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    123179584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       609728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    122253696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       632128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    122451008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       645312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    122403008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7560960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 61204138.387785822153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1814069888.449273109436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8979484.822293266654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1800434304.642816066742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 9309370.377851432189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1803340125.122204065323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 9503531.590551380068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1802633227.503150939941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111350512.953261941671                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1957411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1940157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1944026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1942048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       222164                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1956125500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  97603372746                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    366525750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  97216844998                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    373384000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  97313520996                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    383999250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  97270860259                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1697217011500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30123.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49863.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38472.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50107.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     37803.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50057.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38083.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     50086.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7639478.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1871643900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            994817505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11825025240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          111457440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5360275440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30578071230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        324542400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        51065833155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        752.048247                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    566702750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2267460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  65068173750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4195635360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2230059645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         43546824300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          505233360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5360275440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30819645210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        121111680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        86778784995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1277.994094                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     45044500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2267460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  65589832000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1846                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          924                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5728230.519481                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8989002.187150                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          924    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68333000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            924                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    62609451500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5292885000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       500341                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          500341                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       500341                       # number of overall hits
system.cpu1.icache.overall_hits::total         500341                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17383                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17383                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17383                       # number of overall misses
system.cpu1.icache.overall_misses::total        17383                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1169384500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1169384500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1169384500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1169384500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       517724                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       517724                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       517724                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       517724                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.033576                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.033576                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.033576                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.033576                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67271.731002                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67271.731002                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67271.731002                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67271.731002                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          140                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16241                       # number of writebacks
system.cpu1.icache.writebacks::total            16241                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1142                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1142                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1142                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1142                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16241                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16241                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16241                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16241                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1088018500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1088018500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1088018500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1088018500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.031370                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.031370                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.031370                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.031370                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66992.087926                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66992.087926                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66992.087926                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66992.087926                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16241                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       500341                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         500341                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17383                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17383                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1169384500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1169384500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       517724                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       517724                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.033576                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.033576                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67271.731002                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67271.731002                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1142                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1142                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16241                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16241                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1088018500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1088018500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.031370                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.031370                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66992.087926                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66992.087926                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             525328                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16273                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            32.282185                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1051689                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1051689                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2748425                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2748425                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2748425                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2748425                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5836337                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5836337                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5836337                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5836337                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 396242431186                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 396242431186                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 396242431186                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 396242431186                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8584762                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8584762                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8584762                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8584762                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.679848                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.679848                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.679848                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.679848                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67892.315195                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67892.315195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67892.315195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67892.315195                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     91394595                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        21892                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2488363                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            357                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    36.728803                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.322129                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2949395                       # number of writebacks
system.cpu1.dcache.writebacks::total          2949395                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2882114                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2882114                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2882114                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2882114                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2954223                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2954223                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2954223                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2954223                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 218838066269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 218838066269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 218838066269                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 218838066269                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.344124                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.344124                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.344124                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.344124                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74076.353163                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74076.353163                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74076.353163                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74076.353163                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2949395                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2541562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2541562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5699850                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5699850                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 385580862000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 385580862000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8241412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8241412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.691611                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.691611                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67647.545462                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67647.545462                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2768211                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2768211                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2931639                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2931639                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 217154733000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 217154733000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.355720                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.355720                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74072.808078                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74072.808078                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       206863                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        206863                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       136487                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       136487                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  10661569186                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10661569186                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       343350                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       343350                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.397516                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.397516                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78114.173408                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78114.173408                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       113903                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       113903                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22584                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22584                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1683333269                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1683333269                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.065775                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.065775                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 74536.542198                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74536.542198                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3157                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3157                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          854                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          854                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     22829500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     22829500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.212914                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.212914                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26732.435597                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26732.435597                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          326                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          326                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          528                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          528                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4763000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4763000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.131638                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.131638                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9020.833333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9020.833333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1447                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1447                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1467                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1467                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12045500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12045500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2914                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2914                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.503432                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.503432                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8210.974778                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8210.974778                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1398                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1398                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10857500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10857500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.479753                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.479753                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7766.452074                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7766.452074                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3460500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3460500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3250500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3250500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1018                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1018                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4303                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4303                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    129301000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    129301000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5321                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5321                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.808683                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.808683                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 30049.035557                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 30049.035557                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4303                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4303                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    124998000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    124998000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.808683                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.808683                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 29049.035557                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 29049.035557                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.533634                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5716020                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2957236                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.932893                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.533634                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.985426                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985426                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20151221                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20151221                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67902336500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11847765                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            8                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       498824                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11660210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13753967                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8712                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4905                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13617                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          592                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115647                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        121881                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11725893                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8885871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8856353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        48510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8868059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        50412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8860266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35836190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9301120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    378644672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2078848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377291712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2069760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    377800512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2150912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    377427648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1526765184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14032070                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17109760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25953958                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.580266                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.719658                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14002954     53.95%     53.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9261743     35.69%     89.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2300412      8.86%     98.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 357755      1.38%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  31094      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25953958                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23894472586                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             35.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4503670821                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             6.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25270522                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4500992186                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             6.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26228013                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4509387092                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109200526                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4498919408                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             6.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25461307                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
