
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.232410                       # Number of seconds simulated
sim_ticks                                232409837500                       # Number of ticks simulated
final_tick                               232409837500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92731                       # Simulator instruction rate (inst/s)
host_op_rate                                   106868                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41855290                       # Simulator tick rate (ticks/s)
host_mem_usage                                 713932                       # Number of bytes of host memory used
host_seconds                                  5552.70                       # Real time elapsed on the host
yang_insts                                  593406389                       # Number of instructions simulated
sim_insts                                   514908932                       # Number of instructions simulated
sim_ops                                     593406389                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        29585216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        23204800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           52790016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     29585216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29585216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     14032960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14032960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           462269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           362575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              824844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        219265                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             219265                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          127297606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           99844311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             227141917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     127297606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        127297606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        60380232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60380232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        60380232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         127297606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          99844311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            287522149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      824844                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     219265                       # Number of write requests accepted
system.mem_ctrls.readBursts                    824844                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   219265                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               45319808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7470208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10181312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                52790016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14032960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 116722                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 60154                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             90473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             38484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           185718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            55231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11248                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  232409823500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                824844                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               219265                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  623436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   81248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       302954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    183.187573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.817461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.787953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       106403     35.12%     35.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       146619     48.40%     83.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20315      6.71%     90.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9062      2.99%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4557      1.50%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3044      1.00%     95.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1642      0.54%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1195      0.39%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10117      3.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       302954                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.608115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.467869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    135.326259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9180     98.02%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          150      1.60%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            9      0.10%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            8      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.986973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.956210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4779     51.03%     51.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              106      1.13%     52.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4321     46.14%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              146      1.56%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9365                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   8103727000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             21381014500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3540610000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11443.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30193.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       195.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    227.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   440584                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123652                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     222591.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1105007400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                602930625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2663832600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              525100320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          15179498880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         127934420355                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          27219387750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           175230177930                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            753.988625                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  44498499750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7760480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  180145306250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1185030000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                646593750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2858512800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              505446480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          15179498880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         127568084490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          27540721500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           175483887900                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            755.080374                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  45011565500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7760480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  179632355000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                93587946                       # Number of BP lookups
system.cpu.branchPred.condPredicted          42309613                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2210174                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             57317521                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                54117530                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.417081                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                24923220                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              73314                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   63                       # Number of system calls
system.cpu.numCycles                        464819676                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19734142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      622656431                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    93587946                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           79040750                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     414641637                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4653267                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                20917                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           555                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        86746                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 221981998                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                142580                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          436810630                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.645124                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.180063                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 91028843     20.84%     20.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                136065647     31.15%     51.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 46606472     10.67%     62.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                163109668     37.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            436810630                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.201342                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.339566                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 61122108                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             133421679                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 186169391                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              54066908                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2030544                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             27287326                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                300235                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              666233354                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               8158621                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2030544                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 93545598                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                54703833                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1001092                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 205049166                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              80480397                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              656839571                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               2822869                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              41025115                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1975441                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               14676270                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6604990                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents           793046                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           747730876                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3476680699                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        726065176                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          94717361                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             664030095                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 83700781                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              33682                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          33239                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 112464346                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            151166280                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            93177975                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          52983753                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         13079999                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  653788141                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               61223                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 620845895                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1246983                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        60281126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    268274753                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5073                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     436810630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.421316                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.076828                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           100439486     22.99%     22.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           138049006     31.60%     54.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           125400997     28.71%     83.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            59870477     13.71%     97.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            12869861      2.95%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              180798      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   5      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       436810630                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAdd                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntSqrMinus                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiffDot                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatInput                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::DistQue                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                48767601     35.21%     35.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 292478      0.21%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             30019      0.02%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp             19389      0.01%     35.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 3      0.00%     35.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv               171      0.00%     35.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc              970      0.00%     35.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult              185      0.00%     35.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc            28      0.00%     35.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               64496676     46.57%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              24886377     17.97%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAdd                     0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntSqrMinus                0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiffDot                0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatInput                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::DistQue                    0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             348768329     56.18%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               354707      0.06%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2602507      0.42%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp         3481046      0.56%     57.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         5072539      0.82%     58.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           73011      0.01%     58.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc       16543593      2.66%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3826089      0.62%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc      1892599      0.30%     61.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            148278672     23.88%     85.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            89952803     14.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              620845895                       # Type of FU issued
system.cpu.iq.rate                           1.335670                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   138493897                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.223073                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1703074518                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         633203156                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    563496576                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           115168782                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           81053506                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     52774511                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              696991063                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                62348729                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         55809966                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     10591841                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        63206                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation       126217                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      5983174                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1150509                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5476                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2030544                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6541770                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2408804                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           653849390                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             151166280                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             93177975                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              33093                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2415                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               2366641                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents         126217                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1144847                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       791370                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1936217                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             618615374                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             147152350                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2230521                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            26                       # number of nop insts executed
system.cpu.iew.exec_refs                    236589120                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 81258442                       # Number of branches executed
system.cpu.iew.exec_stores                   89436770                       # Number of stores executed
system.cpu.iew.exec_rate                     1.330872                       # Inst execution rate
system.cpu.iew.wb_sent                      616501949                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     616271087                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 380924719                       # num instructions producing a value
system.cpu.iew.wb_consumers                 710499999                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.325828                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.536136                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        57740898                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           56150                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1914085                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    428698104                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.384206                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.092708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    195386724     45.58%     45.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    115292065     26.89%     72.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     53319480     12.44%     84.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13255155      3.09%     88.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      7824660      1.83%     89.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      7633694      1.78%     91.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      8269020      1.93%     93.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      9109779      2.12%     95.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     18607527      4.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    428698104                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            514908932                       # Number of instructions committed
system.cpu.commit.committedOps              593406389                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      227769240                       # Number of memory references committed
system.cpu.commit.loads                     140574439                       # Number of loads committed
system.cpu.commit.membars                       28045                       # Number of memory barriers committed
system.cpu.commit.branches                   76619827                       # Number of branches committed
system.cpu.commit.fp_insts                   49417742                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 535125828                       # Number of committed integer instructions.
system.cpu.commit.function_calls             19245799                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAdd                0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntSqrMinus            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiffDot            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatInput            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::DistQue               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        332883691     56.10%     56.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          354695      0.06%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2060985      0.35%     56.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp      3479489      0.59%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      5071717      0.85%     57.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        72682      0.01%     57.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc     16000704      2.70%     60.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      3820654      0.64%     61.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc      1892532      0.32%     61.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       140574439     23.69%     85.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       87194801     14.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         593406389                       # Class of committed instruction
system.cpu.commit.InstTypes.yang_0::Int     266956013     44.47%     44.47% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Float     28919271      4.82%     49.29% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Load    140574439     23.42%     72.71% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Store     87194801     14.53%     87.24% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::CondCtrl     36367513      6.06%     93.29% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::UnCondCtrl     40252314      6.71%    100.00% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::total    600264351                       # Type of committed instruction
system.cpu.commit.bw_lim_events              18607527                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   1061237057                       # The number of ROB reads
system.cpu.rob.rob_writes                  1310408992                       # The number of ROB writes
system.cpu.timesIdled                          401560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        28009046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   514908932                       # Number of Instructions Simulated
system.cpu.committedOps                     593406389                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.902722                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.902722                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.107761                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.107761                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                655932112                       # number of integer regfile reads
system.cpu.int_regfile_writes               433664519                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  72821808                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 68654299                       # number of floating regfile writes
system.cpu.cc_regfile_reads                2294642900                       # number of cc regfile reads
system.cpu.cc_regfile_writes                161579759                       # number of cc regfile writes
system.cpu.misc_regfile_reads               692574391                       # number of misc regfile reads
system.cpu.misc_regfile_writes               16519089                       # number of misc regfile writes
system.cpu.dcache.tags.replacements            361551                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.806151                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           177160324                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            362575                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            488.617042                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1860305750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.806151                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996881                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996881                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          584                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         356276107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        356276107                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     90797806                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        90797806                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     86274594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       86274594                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data        31758                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         31758                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        28108                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        28108                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        28041                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        28041                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     177072400                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        177072400                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    177104158                       # number of overall hits
system.cpu.dcache.overall_hits::total       177104158                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       427108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        427108                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       368637                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       368637                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data          462                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          462                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          252                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          252                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       795745                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         795745                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       796207                       # number of overall misses
system.cpu.dcache.overall_misses::total        796207                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  16285998746                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16285998746                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  19744407234                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19744407234                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     10047750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10047750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  36030405980                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36030405980                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  36030405980                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36030405980                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     91224914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     91224914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     86643231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     86643231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        32220                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        32220                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        28360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        28360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        28041                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        28041                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    177868145                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    177868145                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    177900365                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    177900365                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004682                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004682                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004255                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.014339                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.014339                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.008886                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008886                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004474                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004474                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004476                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004476                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 38130.867944                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38130.867944                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53560.568348                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53560.568348                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 39872.023810                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 39872.023810                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45278.834275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45278.834275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45252.561181                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45252.561181                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       393718                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            4814                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.786041                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       219265                       # number of writebacks
system.cpu.dcache.writebacks::total            219265                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       170823                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       170823                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       262647                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       262647                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          252                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          252                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       433470                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       433470                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       433470                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       433470                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       256285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       256285                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       105990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       105990                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data          309                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          309                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       362275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       362275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       362584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       362584                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8987937752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8987937752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5390047512                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5390047512                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     16780250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     16780250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  14377985264                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14377985264                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  14394765514                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14394765514                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002809                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002809                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.009590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002037                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002037                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002038                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002038                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35070.088971                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35070.088971                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50854.302406                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50854.302406                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 54305.016181                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 54305.016181                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 39688.041582                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39688.041582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 39700.498406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39700.498406                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            461760                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.770035                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           221455527                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            462272                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            479.058924                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1109491250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.770035                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         444425673                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        444425673                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    221455527                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       221455527                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     221455527                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        221455527                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    221455527                       # number of overall hits
system.cpu.icache.overall_hits::total       221455527                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       526170                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        526170                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       526170                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         526170                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       526170                       # number of overall misses
system.cpu.icache.overall_misses::total        526170                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  27525689915                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  27525689915                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  27525689915                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  27525689915                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  27525689915                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  27525689915                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    221981697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    221981697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    221981697                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    221981697                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    221981697                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    221981697                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002370                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002370                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002370                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002370                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002370                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52313.301623                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52313.301623                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52313.301623                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52313.301623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52313.301623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52313.301623                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      1250198                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             20319                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.528520                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        63891                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        63891                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        63891                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        63891                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        63891                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        63891                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       462279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       462279                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       462279                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       462279                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       462279                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       462279                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  23160959276                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23160959276                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  23160959276                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23160959276                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  23160959276                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23160959276                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50101.690269                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50101.690269                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50101.690269                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50101.690269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50101.690269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50101.690269                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              718845                       # Transaction distribution
system.membus.trans_dist::ReadResp             718845                       # Transaction distribution
system.membus.trans_dist::Writeback            219265                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            106009                       # Transaction distribution
system.membus.trans_dist::ReadExResp           106009                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       924548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       944433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1868981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     29585216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     37237760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66822976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               10                       # Total snoops (count)
system.membus.snoop_fanout::samples           1044128                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                 1044128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total             1044128                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3046324000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4370764485                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy         3374701739                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
