// Seed: 3142220450
module module_0 (
    input tri1 id_0,
    output wand id_1,
    input tri1 id_2,
    output wor id_3,
    output wand id_4,
    input supply0 id_5,
    output wor id_6,
    input tri0 id_7
    , id_14,
    input tri0 id_8,
    input wand id_9,
    input wand id_10,
    input supply0 id_11,
    input wor id_12
);
  wire   id_15;
  string id_16 = "";
  assign id_4 = 1'b0;
  wire id_17;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output wor id_2
    , id_14,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    output tri id_7,
    output uwire id_8,
    input uwire id_9,
    input tri id_10,
    input wand id_11,
    input wire id_12
);
  wire id_15;
  module_0(
      id_0, id_2, id_4, id_1, id_2, id_4, id_7, id_4, id_4, id_12, id_9, id_10, id_10
  );
  wor id_16 = id_11;
  initial
    assume #1  (id_10);
    else;
endmodule
