
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -42 day(s)
INFO: [Device 21-36] Loading parts and site information from E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/ISE/UE_CTRL_4CH/pa.fromNetlist.tcl
# create_project -name UE_CTRL_4CH -dir "F:/ISE/UE_CTRL_4CH/planAhead_run_1" -part xc6slx25ftg256-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "F:/ISE/UE_CTRL_4CH/CTRL_TOP.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {F:/ISE/UE_CTRL_4CH} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "CTRL_TOP.ucf" [current_fileset -constrset]
Adding file 'F:/ISE/UE_CTRL_4CH/CTRL_TOP.ucf' to fileset 'constrs_1'
# add_files [list {CTRL_TOP.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx25ftg256-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design CTRL_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to CTRL_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus UART_RX_inst/receive_data_<79 : 32> on
   block CTRL_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus ctrl_data<27 : 0> on block CTRL_TOP is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SPI_Listener_test/spi_data<31 : 0> on
   block CTRL_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus uart_listener_inst/o_uart_data<31 : 0>
   on block CTRL_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   UART_RX_inst/receive_data_[79]_receive_data_[79]_mux_126_OUT<71 : 32> on
   block CTRL_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   SPI_Listener_test/spi_byte_cnt[1]_spi_slave_bytes[0][7]_wide_mux_4_OUT<23 :
   0> on block CTRL_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SPI_Listener_test/spi_slave_bytes_2<23 :
   0> on block CTRL_TOP is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file CTRL_TOP.edif ...
ngc2edif: Total memory usage is 4317940 kilobytes

Parsing EDIF File [./planAhead_run_1/UE_CTRL_4CH.data/cache/CTRL_TOP_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/UE_CTRL_4CH.data/cache/CTRL_TOP_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockRegion.xml
Loading clock buffers from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockBuffers.xml
Loading package pin functions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ftg256/Package.xml
Loading io standards from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [F:/ISE/UE_CTRL_4CH/CTRL_TOP.ucf]
Finished Parsing UCF File [F:/ISE/UE_CTRL_4CH/CTRL_TOP.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 5c2caa3d
link_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 690.844 ; gain = 204.590
read_ucf F:/ISE/UE_CTRL/CTRL_TOP.ucf -quiet_diff_pairs
Parsing UCF File [F:/ISE/UE_CTRL/CTRL_TOP.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B1_LE[7]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:9]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B1_LE[6]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:10]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B1_LE[5]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:11]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B1_LE[4]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:12]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B1_LNA_BYPASS[7]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:17]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B1_LNA_BYPASS[6]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:18]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B1_LNA_BYPASS[5]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:19]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B1_LNA_BYPASS[4]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:20]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_DSA[5]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:25]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_DSA[4]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:26]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_DSA[3]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:27]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_DSA[2]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:28]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_DSA[1]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:29]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_DSA[0]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:30]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LE[7]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:31]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LE[6]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:32]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LE[5]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:33]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LE[4]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:34]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LE[3]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:35]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LE[2]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:36]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LE[1]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:37]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LE[0]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:38]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LNA_BYPASS[7]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:39]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LNA_BYPASS[6]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:40]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LNA_BYPASS[5]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:41]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LNA_BYPASS[4]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:42]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LNA_BYPASS[3]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:43]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LNA_BYPASS[2]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:44]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LNA_BYPASS[1]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:45]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B2_LNA_BYPASS[0]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:46]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B1_LE[7]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:53]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B1_LE[6]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:54]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B1_LE[5]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:55]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B1_LE[4]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:56]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_DSA[5]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:61]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_DSA[4]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:62]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_DSA[3]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:63]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_DSA[2]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:64]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_DSA[1]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:65]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_DSA[0]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:66]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_LE[7]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:67]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_LE[6]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:68]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_LE[5]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:69]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_LE[4]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:70]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_LE[3]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:71]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_LE[2]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:72]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_LE[1]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:73]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_B2_LE[0]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:74]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B1_LE[7]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:83]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'RX_B1_LE[6]' [F:/ISE/UE_CTRL/CTRL_TOP.ucf:84]
INFO: [Common 17-14] Message 'Constraints 18-11' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
Finished Parsing UCF File [F:/ISE/UE_CTRL/CTRL_TOP.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
startgroup
set_property package_pin M3 [get_ports {RX_B1_DSA[5]}]
endgroup
save_constraints
write_ucf F:/ISE/UE_CTRL_4CH/planAhead_run_1/design_1.ucf -mode port
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Mar 14 13:53:09 2025...
INFO: [Common 17-83] Releasing license: PlanAhead
