$date
	Fri Jan 30 13:18:34 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_tile_edge_energy_4x4 $end
$var wire 1 ! v4_valid $end
$var wire 32 " edge_sum [31:0] $end
$var parameter 32 # TILE_H $end
$var parameter 32 $ TILE_W $end
$var parameter 32 % Y_W $end
$var reg 1 & clk $end
$var reg 1 ' pix_in_tile_valid $end
$var reg 1 ( rst $end
$var reg 1 ) tile_last $end
$var reg 1 * v2_valid $end
$var reg 1 + v4_ready $end
$var reg 2 , x_mod [1:0] $end
$var reg 8 - y_cur [7:0] $end
$var reg 8 . y_left [7:0] $end
$var reg 2 / y_mod [1:0] $end
$var reg 8 0 y_up [7:0] $end
$var integer 32 1 exp_edge [31:0] $end
$var integer 32 2 v [31:0] $end
$scope function iabs $end
$upscope $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 13 3 edge_sum [12:0] $end
$var wire 1 4 is_tile_first $end
$var wire 1 5 out_hold $end
$var wire 1 ' pix_in_tile_valid $end
$var wire 1 6 pix_ok $end
$var wire 1 ( rst $end
$var wire 1 ) tile_last $end
$var wire 1 * v2_valid $end
$var wire 1 + v4_ready $end
$var wire 2 7 x_mod [1:0] $end
$var wire 8 8 y_cur [7:0] $end
$var wire 8 9 y_left [7:0] $end
$var wire 2 : y_mod [1:0] $end
$var wire 8 ; y_up [7:0] $end
$var wire 1 ! v4_valid $end
$var parameter 1 < ASSERT_ON $end
$var parameter 32 = EDGE_MAX $end
$var parameter 32 > EDGE_W $end
$var parameter 32 ? EDGE_W_LOCAL $end
$var parameter 32 @ EPIX_MAX $end
$var parameter 1 A SUPPORT_PIX_VALID $end
$var parameter 32 B TILE_H $end
$var parameter 32 C TILE_PIXELS $end
$var parameter 32 D TILE_W $end
$var parameter 32 E Y_W $end
$var reg 8 F dx_abs [7:0] $end
$var reg 8 G dy_abs [7:0] $end
$var reg 9 H e_pix [8:0] $end
$var reg 13 I e_pix_ext [12:0] $end
$var reg 13 J edge_final [12:0] $end
$var reg 13 K edge_out_r [12:0] $end
$var reg 13 L edge_r [12:0] $end
$var reg 1 ! v_out_r $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 M ym [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 N xm [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 O ym [31:0] $end
$scope begin $ivl_for_loop3 $end
$var integer 32 P xm [31:0] $end
$scope begin $unm_blk_18 $end
$var integer 32 Q cur [31:0] $end
$var integer 32 R dx [31:0] $end
$var integer 32 S dy [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop4 $end
$var integer 32 T ym [31:0] $end
$scope begin $ivl_for_loop5 $end
$var integer 32 U xm [31:0] $end
$scope begin $unm_blk_20 $end
$var integer 32 V cur [31:0] $end
$var reg 1 W last $end
$var integer 32 X left [31:0] $end
$var integer 32 Y up [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task drive_idle_1cycle $end
$upscope $end
$scope task drive_pix_1cycle $end
$upscope $end
$scope task wait_v4_valid_or_timeout $end
$scope begin WAIT_TASK $end
$scope begin WAIT_LOOP $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 E
b100 D
b10000 C
b100 B
1A
b111111110 @
b1101 ?
b1101 >
b1111111100000 =
0<
b1000 %
b100 $
b100 #
$end
#0
$dumpvars
b0 Y
b0 X
0W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
bx L
bx K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 ;
b0 :
b0 9
b0 8
b0 7
06
05
14
bx 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
1+
0*
0)
1(
1'
0&
b0xxxxxxxxxxxxx "
x!
$end
#5000
0!
b0 "
b0 3
b0 K
b0 L
1&
#10000
0&
#15000
1&
#20000
0&
#25000
1&
#30000
0&
#35000
1&
#40000
0&
#45000
b100 O
b100 P
b100 M
b100 N
b10001 2
0(
1&
#50000
16
1*
0&
#55000
1&
#60000
06
b1 U
0*
0&
#65000
1&
#70000
04
16
b1 ,
b1 7
1*
0&
#75000
1&
#80000
06
b10 U
0*
0&
#85000
1&
#90000
16
b10 ,
b10 7
1*
0&
#95000
1&
#100000
06
b11 U
0*
0&
#105000
1&
#110000
16
b11 ,
b11 7
1*
0&
#115000
1&
#120000
06
b1 T
b0 U
0*
0&
#125000
1&
#130000
16
b1 /
b1 :
b0 ,
b0 7
1*
0&
#135000
1&
#140000
06
b1 U
0*
0&
#145000
1&
#150000
16
b1 ,
b1 7
1*
0&
#155000
1&
#160000
06
b10 U
0*
0&
#165000
1&
#170000
16
b10 ,
b10 7
1*
0&
#175000
1&
#180000
06
b11 U
0*
0&
#185000
1&
#190000
16
b11 ,
b11 7
1*
0&
#195000
1&
#200000
06
b10 T
b0 U
0*
0&
#205000
1&
#210000
16
b10 /
b10 :
b0 ,
b0 7
1*
0&
#215000
1&
#220000
06
b1 U
0*
0&
#225000
1&
#230000
16
b1 ,
b1 7
1*
0&
#235000
1&
#240000
06
b10 U
0*
0&
#245000
1&
#250000
16
b10 ,
b10 7
1*
0&
#255000
1&
#260000
06
b11 U
0*
0&
#265000
1&
#270000
16
b11 ,
b11 7
1*
0&
#275000
1&
#280000
06
b11 T
b0 U
0*
0&
#285000
1&
#290000
16
b11 /
b11 :
b0 ,
b0 7
1*
0&
#295000
1&
#300000
06
b1 U
0*
0&
#305000
1&
#310000
16
b1 ,
b1 7
1*
0&
#315000
1&
#320000
06
b10 U
0*
0&
#325000
1&
#330000
16
b10 ,
b10 7
1*
0&
#335000
1&
#340000
06
b11 U
0*
0&
#345000
1&
#350000
16
b11 ,
b11 7
1*
0&
#355000
1&
#360000
06
b100 T
b100 U
0*
0&
#365000
1&
#370000
14
b0 /
b0 :
b0 ,
b0 7
0&
#375000
1&
#380000
0&
#385000
1&
#390000
0&
#395000
1&
#400000
0&
#405000
1&
#410000
0&
#415000
1&
#420000
0&
#425000
1&
