
ADS131M04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f04  080001e0  080001e0  000011e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080080e4  080080e4  000090e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800813c  0800813c  0000a170  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800813c  0800813c  0000913c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008144  08008144  0000a170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008144  08008144  00009144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008148  08008148  00009148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  20000000  0800814c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c70  20000170  080082bc  0000a170  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001de0  080082bc  0000ade0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a170  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ccb  00000000  00000000  0000a1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b48  00000000  00000000  0001de6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  000219b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c93  00000000  00000000  00022aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025da4  00000000  00000000  0002373b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001682d  00000000  00000000  000494df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d501b  00000000  00000000  0005fd0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00134d27  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004660  00000000  00000000  00134d6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  001393cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000170 	.word	0x20000170
 80001fc:	00000000 	.word	0x00000000
 8000200:	080080cc 	.word	0x080080cc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000174 	.word	0x20000174
 800021c:	080080cc 	.word	0x080080cc

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <HAL_GPIO_EXTI_Callback>:
  uint16_t crcWordReceived = (rxBytes[0] << 8) | rxBytes[1]; // CRC Word

  return crcWord == crcWordReceived; // Verify CRC
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	4603      	mov	r3, r0
 8000554:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == ADS_DRDY_Pin) {
 8000556:	88fb      	ldrh	r3, [r7, #6]
 8000558:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800055c:	d102      	bne.n	8000564 <HAL_GPIO_EXTI_Callback+0x18>
    ADS_data_ready = true;
 800055e:	4b04      	ldr	r3, [pc, #16]	@ (8000570 <HAL_GPIO_EXTI_Callback+0x24>)
 8000560:	2201      	movs	r2, #1
 8000562:	701a      	strb	r2, [r3, #0]
  }
}
 8000564:	bf00      	nop
 8000566:	370c      	adds	r7, #12
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr
 8000570:	2000018c 	.word	0x2000018c

08000574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000578:	f000 fbeb 	bl	8000d52 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057c:	f000 f80e 	bl	800059c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000580:	f000 f934 	bl	80007ec <MX_GPIO_Init>
  MX_SPI1_Init();
 8000584:	f000 f878 	bl	8000678 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000588:	f000 f8b4 	bl	80006f4 <MX_SPI2_Init>
  MX_FATFS_Init();
 800058c:	f004 fe4e 	bl	800522c <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8000590:	f006 feec 	bl	800736c <MX_USB_DEVICE_Init>
  MX_SPI3_Init();
 8000594:	f000 f8ec 	bl	8000770 <MX_SPI3_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8000598:	bf00      	nop
 800059a:	e7fd      	b.n	8000598 <main+0x24>

0800059c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b094      	sub	sp, #80	@ 0x50
 80005a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a2:	f107 0320 	add.w	r3, r7, #32
 80005a6:	2230      	movs	r2, #48	@ 0x30
 80005a8:	2100      	movs	r1, #0
 80005aa:	4618      	mov	r0, r3
 80005ac:	f007 fd00 	bl	8007fb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b0:	f107 030c 	add.w	r3, r7, #12
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	609a      	str	r2, [r3, #8]
 80005bc:	60da      	str	r2, [r3, #12]
 80005be:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80005c0:	f002 f9b4 	bl	800292c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c4:	4b2a      	ldr	r3, [pc, #168]	@ (8000670 <SystemClock_Config+0xd4>)
 80005c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005c8:	4a29      	ldr	r2, [pc, #164]	@ (8000670 <SystemClock_Config+0xd4>)
 80005ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80005d0:	4b27      	ldr	r3, [pc, #156]	@ (8000670 <SystemClock_Config+0xd4>)
 80005d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005d8:	60bb      	str	r3, [r7, #8]
 80005da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005dc:	4b25      	ldr	r3, [pc, #148]	@ (8000674 <SystemClock_Config+0xd8>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a24      	ldr	r2, [pc, #144]	@ (8000674 <SystemClock_Config+0xd8>)
 80005e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005e6:	6013      	str	r3, [r2, #0]
 80005e8:	4b22      	ldr	r3, [pc, #136]	@ (8000674 <SystemClock_Config+0xd8>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005f0:	607b      	str	r3, [r7, #4]
 80005f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005f4:	2301      	movs	r3, #1
 80005f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005fc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fe:	2302      	movs	r3, #2
 8000600:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000602:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000606:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000608:	2308      	movs	r3, #8
 800060a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 800060c:	2360      	movs	r3, #96	@ 0x60
 800060e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000610:	2302      	movs	r3, #2
 8000612:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000614:	2304      	movs	r3, #4
 8000616:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000618:	f107 0320 	add.w	r3, r7, #32
 800061c:	4618      	mov	r0, r3
 800061e:	f002 f9e5 	bl	80029ec <HAL_RCC_OscConfig>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000628:	f000 f9c6 	bl	80009b8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800062c:	f002 f98e 	bl	800294c <HAL_PWREx_EnableOverDrive>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000636:	f000 f9bf 	bl	80009b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800063a:	230f      	movs	r3, #15
 800063c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063e:	2302      	movs	r3, #2
 8000640:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000642:	2300      	movs	r3, #0
 8000644:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000646:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800064a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800064c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000650:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000652:	f107 030c 	add.w	r3, r7, #12
 8000656:	2103      	movs	r1, #3
 8000658:	4618      	mov	r0, r3
 800065a:	f002 fc6b 	bl	8002f34 <HAL_RCC_ClockConfig>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000664:	f000 f9a8 	bl	80009b8 <Error_Handler>
  }
}
 8000668:	bf00      	nop
 800066a:	3750      	adds	r7, #80	@ 0x50
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40023800 	.word	0x40023800
 8000674:	40007000 	.word	0x40007000

08000678 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800067c:	4b1b      	ldr	r3, [pc, #108]	@ (80006ec <MX_SPI1_Init+0x74>)
 800067e:	4a1c      	ldr	r2, [pc, #112]	@ (80006f0 <MX_SPI1_Init+0x78>)
 8000680:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000682:	4b1a      	ldr	r3, [pc, #104]	@ (80006ec <MX_SPI1_Init+0x74>)
 8000684:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000688:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800068a:	4b18      	ldr	r3, [pc, #96]	@ (80006ec <MX_SPI1_Init+0x74>)
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000690:	4b16      	ldr	r3, [pc, #88]	@ (80006ec <MX_SPI1_Init+0x74>)
 8000692:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000696:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000698:	4b14      	ldr	r3, [pc, #80]	@ (80006ec <MX_SPI1_Init+0x74>)
 800069a:	2200      	movs	r2, #0
 800069c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800069e:	4b13      	ldr	r3, [pc, #76]	@ (80006ec <MX_SPI1_Init+0x74>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006a4:	4b11      	ldr	r3, [pc, #68]	@ (80006ec <MX_SPI1_Init+0x74>)
 80006a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006aa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	@ (80006ec <MX_SPI1_Init+0x74>)
 80006ae:	2220      	movs	r2, #32
 80006b0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006b2:	4b0e      	ldr	r3, [pc, #56]	@ (80006ec <MX_SPI1_Init+0x74>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006b8:	4b0c      	ldr	r3, [pc, #48]	@ (80006ec <MX_SPI1_Init+0x74>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006be:	4b0b      	ldr	r3, [pc, #44]	@ (80006ec <MX_SPI1_Init+0x74>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80006c4:	4b09      	ldr	r3, [pc, #36]	@ (80006ec <MX_SPI1_Init+0x74>)
 80006c6:	2207      	movs	r2, #7
 80006c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80006ca:	4b08      	ldr	r3, [pc, #32]	@ (80006ec <MX_SPI1_Init+0x74>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80006d0:	4b06      	ldr	r3, [pc, #24]	@ (80006ec <MX_SPI1_Init+0x74>)
 80006d2:	2208      	movs	r2, #8
 80006d4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006d6:	4805      	ldr	r0, [pc, #20]	@ (80006ec <MX_SPI1_Init+0x74>)
 80006d8:	f003 f972 	bl	80039c0 <HAL_SPI_Init>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80006e2:	f000 f969 	bl	80009b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006e6:	bf00      	nop
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	20000190 	.word	0x20000190
 80006f0:	40013000 	.word	0x40013000

080006f4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80006f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000768 <MX_SPI2_Init+0x74>)
 80006fa:	4a1c      	ldr	r2, [pc, #112]	@ (800076c <MX_SPI2_Init+0x78>)
 80006fc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80006fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000768 <MX_SPI2_Init+0x74>)
 8000700:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000704:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000706:	4b18      	ldr	r3, [pc, #96]	@ (8000768 <MX_SPI2_Init+0x74>)
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800070c:	4b16      	ldr	r3, [pc, #88]	@ (8000768 <MX_SPI2_Init+0x74>)
 800070e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000712:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000714:	4b14      	ldr	r3, [pc, #80]	@ (8000768 <MX_SPI2_Init+0x74>)
 8000716:	2200      	movs	r2, #0
 8000718:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800071a:	4b13      	ldr	r3, [pc, #76]	@ (8000768 <MX_SPI2_Init+0x74>)
 800071c:	2200      	movs	r2, #0
 800071e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000720:	4b11      	ldr	r3, [pc, #68]	@ (8000768 <MX_SPI2_Init+0x74>)
 8000722:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000726:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000728:	4b0f      	ldr	r3, [pc, #60]	@ (8000768 <MX_SPI2_Init+0x74>)
 800072a:	2238      	movs	r2, #56	@ 0x38
 800072c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800072e:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <MX_SPI2_Init+0x74>)
 8000730:	2200      	movs	r2, #0
 8000732:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000734:	4b0c      	ldr	r3, [pc, #48]	@ (8000768 <MX_SPI2_Init+0x74>)
 8000736:	2200      	movs	r2, #0
 8000738:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800073a:	4b0b      	ldr	r3, [pc, #44]	@ (8000768 <MX_SPI2_Init+0x74>)
 800073c:	2200      	movs	r2, #0
 800073e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000740:	4b09      	ldr	r3, [pc, #36]	@ (8000768 <MX_SPI2_Init+0x74>)
 8000742:	2207      	movs	r2, #7
 8000744:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000746:	4b08      	ldr	r3, [pc, #32]	@ (8000768 <MX_SPI2_Init+0x74>)
 8000748:	2200      	movs	r2, #0
 800074a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800074c:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <MX_SPI2_Init+0x74>)
 800074e:	2208      	movs	r2, #8
 8000750:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000752:	4805      	ldr	r0, [pc, #20]	@ (8000768 <MX_SPI2_Init+0x74>)
 8000754:	f003 f934 	bl	80039c0 <HAL_SPI_Init>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800075e:	f000 f92b 	bl	80009b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	200001f4 	.word	0x200001f4
 800076c:	40003800 	.word	0x40003800

08000770 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000774:	4b1b      	ldr	r3, [pc, #108]	@ (80007e4 <MX_SPI3_Init+0x74>)
 8000776:	4a1c      	ldr	r2, [pc, #112]	@ (80007e8 <MX_SPI3_Init+0x78>)
 8000778:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800077a:	4b1a      	ldr	r3, [pc, #104]	@ (80007e4 <MX_SPI3_Init+0x74>)
 800077c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000780:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000782:	4b18      	ldr	r3, [pc, #96]	@ (80007e4 <MX_SPI3_Init+0x74>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000788:	4b16      	ldr	r3, [pc, #88]	@ (80007e4 <MX_SPI3_Init+0x74>)
 800078a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800078e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000790:	4b14      	ldr	r3, [pc, #80]	@ (80007e4 <MX_SPI3_Init+0x74>)
 8000792:	2200      	movs	r2, #0
 8000794:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000796:	4b13      	ldr	r3, [pc, #76]	@ (80007e4 <MX_SPI3_Init+0x74>)
 8000798:	2200      	movs	r2, #0
 800079a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800079c:	4b11      	ldr	r3, [pc, #68]	@ (80007e4 <MX_SPI3_Init+0x74>)
 800079e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007a2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80007a4:	4b0f      	ldr	r3, [pc, #60]	@ (80007e4 <MX_SPI3_Init+0x74>)
 80007a6:	2210      	movs	r2, #16
 80007a8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007aa:	4b0e      	ldr	r3, [pc, #56]	@ (80007e4 <MX_SPI3_Init+0x74>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80007b0:	4b0c      	ldr	r3, [pc, #48]	@ (80007e4 <MX_SPI3_Init+0x74>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007b6:	4b0b      	ldr	r3, [pc, #44]	@ (80007e4 <MX_SPI3_Init+0x74>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80007bc:	4b09      	ldr	r3, [pc, #36]	@ (80007e4 <MX_SPI3_Init+0x74>)
 80007be:	2207      	movs	r2, #7
 80007c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80007c2:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <MX_SPI3_Init+0x74>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80007c8:	4b06      	ldr	r3, [pc, #24]	@ (80007e4 <MX_SPI3_Init+0x74>)
 80007ca:	2208      	movs	r2, #8
 80007cc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80007ce:	4805      	ldr	r0, [pc, #20]	@ (80007e4 <MX_SPI3_Init+0x74>)
 80007d0:	f003 f8f6 	bl	80039c0 <HAL_SPI_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80007da:	f000 f8ed 	bl	80009b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	20000258 	.word	0x20000258
 80007e8:	40003c00 	.word	0x40003c00

080007ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b08a      	sub	sp, #40	@ 0x28
 80007f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f2:	f107 0314 	add.w	r3, r7, #20
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]
 80007fe:	60da      	str	r2, [r3, #12]
 8000800:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000802:	4b69      	ldr	r3, [pc, #420]	@ (80009a8 <MX_GPIO_Init+0x1bc>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a68      	ldr	r2, [pc, #416]	@ (80009a8 <MX_GPIO_Init+0x1bc>)
 8000808:	f043 0304 	orr.w	r3, r3, #4
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b66      	ldr	r3, [pc, #408]	@ (80009a8 <MX_GPIO_Init+0x1bc>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f003 0304 	and.w	r3, r3, #4
 8000816:	613b      	str	r3, [r7, #16]
 8000818:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081a:	4b63      	ldr	r3, [pc, #396]	@ (80009a8 <MX_GPIO_Init+0x1bc>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	4a62      	ldr	r2, [pc, #392]	@ (80009a8 <MX_GPIO_Init+0x1bc>)
 8000820:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000824:	6313      	str	r3, [r2, #48]	@ 0x30
 8000826:	4b60      	ldr	r3, [pc, #384]	@ (80009a8 <MX_GPIO_Init+0x1bc>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800082e:	60fb      	str	r3, [r7, #12]
 8000830:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000832:	4b5d      	ldr	r3, [pc, #372]	@ (80009a8 <MX_GPIO_Init+0x1bc>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	4a5c      	ldr	r2, [pc, #368]	@ (80009a8 <MX_GPIO_Init+0x1bc>)
 8000838:	f043 0301 	orr.w	r3, r3, #1
 800083c:	6313      	str	r3, [r2, #48]	@ 0x30
 800083e:	4b5a      	ldr	r3, [pc, #360]	@ (80009a8 <MX_GPIO_Init+0x1bc>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	f003 0301 	and.w	r3, r3, #1
 8000846:	60bb      	str	r3, [r7, #8]
 8000848:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800084a:	4b57      	ldr	r3, [pc, #348]	@ (80009a8 <MX_GPIO_Init+0x1bc>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	4a56      	ldr	r2, [pc, #344]	@ (80009a8 <MX_GPIO_Init+0x1bc>)
 8000850:	f043 0302 	orr.w	r3, r3, #2
 8000854:	6313      	str	r3, [r2, #48]	@ 0x30
 8000856:	4b54      	ldr	r3, [pc, #336]	@ (80009a8 <MX_GPIO_Init+0x1bc>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	f003 0302 	and.w	r3, r3, #2
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin|LORA_RESET_Pin|PIN_LED2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8000862:	2200      	movs	r2, #0
 8000864:	2159      	movs	r1, #89	@ 0x59
 8000866:	4851      	ldr	r0, [pc, #324]	@ (80009ac <MX_GPIO_Init+0x1c0>)
 8000868:	f000 fda2 	bl	80013b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LORA_CS_Pin|UWB_CS_Pin, GPIO_PIN_SET);
 800086c:	2201      	movs	r2, #1
 800086e:	f240 2101 	movw	r1, #513	@ 0x201
 8000872:	484f      	ldr	r0, [pc, #316]	@ (80009b0 <MX_GPIO_Init+0x1c4>)
 8000874:	f000 fd9c 	bl	80013b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 8000878:	2200      	movs	r2, #0
 800087a:	2108      	movs	r1, #8
 800087c:	484c      	ldr	r0, [pc, #304]	@ (80009b0 <MX_GPIO_Init+0x1c4>)
 800087e:	f000 fd97 	bl	80013b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin, GPIO_PIN_RESET);
 8000882:	2200      	movs	r2, #0
 8000884:	f240 1121 	movw	r1, #289	@ 0x121
 8000888:	484a      	ldr	r0, [pc, #296]	@ (80009b4 <MX_GPIO_Init+0x1c8>)
 800088a:	f000 fd91 	bl	80013b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADS_CS_Pin LORA_RESET_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = ADS_CS_Pin|LORA_RESET_Pin|SD_CS_Pin;
 800088e:	2349      	movs	r3, #73	@ 0x49
 8000890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000892:	2301      	movs	r3, #1
 8000894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000896:	2301      	movs	r3, #1
 8000898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089a:	2300      	movs	r3, #0
 800089c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800089e:	f107 0314 	add.w	r3, r7, #20
 80008a2:	4619      	mov	r1, r3
 80008a4:	4841      	ldr	r0, [pc, #260]	@ (80009ac <MX_GPIO_Init+0x1c0>)
 80008a6:	f000 fbe7 	bl	8001078 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin|UWB_CS_Pin;
 80008aa:	f240 2301 	movw	r3, #513	@ 0x201
 80008ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b0:	2301      	movs	r3, #1
 80008b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008b4:	2301      	movs	r3, #1
 80008b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b8:	2300      	movs	r3, #0
 80008ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008bc:	f107 0314 	add.w	r3, r7, #20
 80008c0:	4619      	mov	r1, r3
 80008c2:	483b      	ldr	r0, [pc, #236]	@ (80009b0 <MX_GPIO_Init+0x1c4>)
 80008c4:	f000 fbd8 	bl	8001078 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 80008c8:	2304      	movs	r3, #4
 80008ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008cc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 0314 	add.w	r3, r7, #20
 80008da:	4619      	mov	r1, r3
 80008dc:	4834      	ldr	r0, [pc, #208]	@ (80009b0 <MX_GPIO_Init+0x1c4>)
 80008de:	f000 fbcb 	bl	8001078 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_RST_Pin;
 80008e2:	2308      	movs	r3, #8
 80008e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e6:	2301      	movs	r3, #1
 80008e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UWB_RST_GPIO_Port, &GPIO_InitStruct);
 80008f2:	f107 0314 	add.w	r3, r7, #20
 80008f6:	4619      	mov	r1, r3
 80008f8:	482d      	ldr	r0, [pc, #180]	@ (80009b0 <MX_GPIO_Init+0x1c4>)
 80008fa:	f000 fbbd 	bl	8001078 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 80008fe:	2310      	movs	r3, #16
 8000900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000902:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000906:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000908:	2302      	movs	r3, #2
 800090a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	4619      	mov	r1, r3
 8000912:	4827      	ldr	r0, [pc, #156]	@ (80009b0 <MX_GPIO_Init+0x1c4>)
 8000914:	f000 fbb0 	bl	8001078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 8000918:	2310      	movs	r3, #16
 800091a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091c:	2301      	movs	r3, #1
 800091e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	2300      	movs	r3, #0
 8000926:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	4619      	mov	r1, r3
 800092e:	481f      	ldr	r0, [pc, #124]	@ (80009ac <MX_GPIO_Init+0x1c0>)
 8000930:	f000 fba2 	bl	8001078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_LED1_Pin ADS_CLK_Pin ADS_SYNC_RST_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin;
 8000934:	f240 1321 	movw	r3, #289	@ 0x121
 8000938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093a:	2301      	movs	r3, #1
 800093c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000942:	2300      	movs	r3, #0
 8000944:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000946:	f107 0314 	add.w	r3, r7, #20
 800094a:	4619      	mov	r1, r3
 800094c:	4819      	ldr	r0, [pc, #100]	@ (80009b4 <MX_GPIO_Init+0x1c8>)
 800094e:	f000 fb93 	bl	8001078 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADS_DRDY_Pin */
  GPIO_InitStruct.Pin = ADS_DRDY_Pin;
 8000952:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000958:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800095c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADS_DRDY_GPIO_Port, &GPIO_InitStruct);
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	4619      	mov	r1, r3
 8000968:	4812      	ldr	r0, [pc, #72]	@ (80009b4 <MX_GPIO_Init+0x1c8>)
 800096a:	f000 fb85 	bl	8001078 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800096e:	2200      	movs	r2, #0
 8000970:	2100      	movs	r1, #0
 8000972:	2008      	movs	r0, #8
 8000974:	f000 fb49 	bl	800100a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000978:	2008      	movs	r0, #8
 800097a:	f000 fb62 	bl	8001042 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800097e:	2200      	movs	r2, #0
 8000980:	2100      	movs	r1, #0
 8000982:	200a      	movs	r0, #10
 8000984:	f000 fb41 	bl	800100a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000988:	200a      	movs	r0, #10
 800098a:	f000 fb5a 	bl	8001042 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800098e:	2200      	movs	r2, #0
 8000990:	2100      	movs	r1, #0
 8000992:	2017      	movs	r0, #23
 8000994:	f000 fb39 	bl	800100a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000998:	2017      	movs	r0, #23
 800099a:	f000 fb52 	bl	8001042 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800099e:	bf00      	nop
 80009a0:	3728      	adds	r7, #40	@ 0x28
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	40023800 	.word	0x40023800
 80009ac:	40020800 	.word	0x40020800
 80009b0:	40020000 	.word	0x40020000
 80009b4:	40020400 	.word	0x40020400

080009b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009bc:	b672      	cpsid	i
}
 80009be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009c0:	bf00      	nop
 80009c2:	e7fd      	b.n	80009c0 <Error_Handler+0x8>

080009c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80009ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000a08 <HAL_MspInit+0x44>)
 80009cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ce:	4a0e      	ldr	r2, [pc, #56]	@ (8000a08 <HAL_MspInit+0x44>)
 80009d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80009d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a08 <HAL_MspInit+0x44>)
 80009d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e2:	4b09      	ldr	r3, [pc, #36]	@ (8000a08 <HAL_MspInit+0x44>)
 80009e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009e6:	4a08      	ldr	r2, [pc, #32]	@ (8000a08 <HAL_MspInit+0x44>)
 80009e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80009ee:	4b06      	ldr	r3, [pc, #24]	@ (8000a08 <HAL_MspInit+0x44>)
 80009f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009f6:	603b      	str	r3, [r7, #0]
 80009f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009fa:	bf00      	nop
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	40023800 	.word	0x40023800

08000a0c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b090      	sub	sp, #64	@ 0x40
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a14:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	605a      	str	r2, [r3, #4]
 8000a1e:	609a      	str	r2, [r3, #8]
 8000a20:	60da      	str	r2, [r3, #12]
 8000a22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a62      	ldr	r2, [pc, #392]	@ (8000bb4 <HAL_SPI_MspInit+0x1a8>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d128      	bne.n	8000a80 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a2e:	4b62      	ldr	r3, [pc, #392]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a32:	4a61      	ldr	r2, [pc, #388]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000a34:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a38:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a3a:	4b5f      	ldr	r3, [pc, #380]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a46:	4b5c      	ldr	r3, [pc, #368]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4a:	4a5b      	ldr	r2, [pc, #364]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000a4c:	f043 0301 	orr.w	r3, r3, #1
 8000a50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a52:	4b59      	ldr	r3, [pc, #356]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	f003 0301 	and.w	r3, r3, #1
 8000a5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a5e:	23e0      	movs	r3, #224	@ 0xe0
 8000a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a62:	2302      	movs	r3, #2
 8000a64:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a6e:	2305      	movs	r3, #5
 8000a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a72:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a76:	4619      	mov	r1, r3
 8000a78:	4850      	ldr	r0, [pc, #320]	@ (8000bbc <HAL_SPI_MspInit+0x1b0>)
 8000a7a:	f000 fafd 	bl	8001078 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000a7e:	e094      	b.n	8000baa <HAL_SPI_MspInit+0x19e>
  else if(hspi->Instance==SPI2)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a4e      	ldr	r2, [pc, #312]	@ (8000bc0 <HAL_SPI_MspInit+0x1b4>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d145      	bne.n	8000b16 <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a8a:	4b4b      	ldr	r3, [pc, #300]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8e:	4a4a      	ldr	r2, [pc, #296]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000a90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a96:	4b48      	ldr	r3, [pc, #288]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a9e:	623b      	str	r3, [r7, #32]
 8000aa0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa2:	4b45      	ldr	r3, [pc, #276]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa6:	4a44      	ldr	r2, [pc, #272]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000aa8:	f043 0304 	orr.w	r3, r3, #4
 8000aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aae:	4b42      	ldr	r3, [pc, #264]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab2:	f003 0304 	and.w	r3, r3, #4
 8000ab6:	61fb      	str	r3, [r7, #28]
 8000ab8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aba:	4b3f      	ldr	r3, [pc, #252]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000abe:	4a3e      	ldr	r2, [pc, #248]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000ac0:	f043 0302 	orr.w	r3, r3, #2
 8000ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ac6:	4b3c      	ldr	r3, [pc, #240]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	f003 0302 	and.w	r3, r3, #2
 8000ace:	61bb      	str	r3, [r7, #24]
 8000ad0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000ad2:	2306      	movs	r3, #6
 8000ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ade:	2303      	movs	r3, #3
 8000ae0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ae2:	2305      	movs	r3, #5
 8000ae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ae6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000aea:	4619      	mov	r1, r3
 8000aec:	4835      	ldr	r0, [pc, #212]	@ (8000bc4 <HAL_SPI_MspInit+0x1b8>)
 8000aee:	f000 fac3 	bl	8001078 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000af2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af8:	2302      	movs	r3, #2
 8000afa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	2300      	movs	r3, #0
 8000afe:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b00:	2303      	movs	r3, #3
 8000b02:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b04:	2305      	movs	r3, #5
 8000b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	482e      	ldr	r0, [pc, #184]	@ (8000bc8 <HAL_SPI_MspInit+0x1bc>)
 8000b10:	f000 fab2 	bl	8001078 <HAL_GPIO_Init>
}
 8000b14:	e049      	b.n	8000baa <HAL_SPI_MspInit+0x19e>
  else if(hspi->Instance==SPI3)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a2c      	ldr	r2, [pc, #176]	@ (8000bcc <HAL_SPI_MspInit+0x1c0>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d144      	bne.n	8000baa <HAL_SPI_MspInit+0x19e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b20:	4b25      	ldr	r3, [pc, #148]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b24:	4a24      	ldr	r2, [pc, #144]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000b26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b2c:	4b22      	ldr	r3, [pc, #136]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b34:	617b      	str	r3, [r7, #20]
 8000b36:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b38:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3c:	4a1e      	ldr	r2, [pc, #120]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000b3e:	f043 0304 	orr.w	r3, r3, #4
 8000b42:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b44:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b48:	f003 0304 	and.w	r3, r3, #4
 8000b4c:	613b      	str	r3, [r7, #16]
 8000b4e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b50:	4b19      	ldr	r3, [pc, #100]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b54:	4a18      	ldr	r2, [pc, #96]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000b56:	f043 0302 	orr.w	r3, r3, #2
 8000b5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5c:	4b16      	ldr	r3, [pc, #88]	@ (8000bb8 <HAL_SPI_MspInit+0x1ac>)
 8000b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b60:	f003 0302 	and.w	r3, r3, #2
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000b68:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b72:	2300      	movs	r3, #0
 8000b74:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b76:	2303      	movs	r3, #3
 8000b78:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b7a:	2306      	movs	r3, #6
 8000b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b7e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b82:	4619      	mov	r1, r3
 8000b84:	480f      	ldr	r0, [pc, #60]	@ (8000bc4 <HAL_SPI_MspInit+0x1b8>)
 8000b86:	f000 fa77 	bl	8001078 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000b8a:	2308      	movs	r3, #8
 8000b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b96:	2303      	movs	r3, #3
 8000b98:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b9a:	2306      	movs	r3, #6
 8000b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b9e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4808      	ldr	r0, [pc, #32]	@ (8000bc8 <HAL_SPI_MspInit+0x1bc>)
 8000ba6:	f000 fa67 	bl	8001078 <HAL_GPIO_Init>
}
 8000baa:	bf00      	nop
 8000bac:	3740      	adds	r7, #64	@ 0x40
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40013000 	.word	0x40013000
 8000bb8:	40023800 	.word	0x40023800
 8000bbc:	40020000 	.word	0x40020000
 8000bc0:	40003800 	.word	0x40003800
 8000bc4:	40020800 	.word	0x40020800
 8000bc8:	40020400 	.word	0x40020400
 8000bcc:	40003c00 	.word	0x40003c00

08000bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bd4:	bf00      	nop
 8000bd6:	e7fd      	b.n	8000bd4 <NMI_Handler+0x4>

08000bd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bdc:	bf00      	nop
 8000bde:	e7fd      	b.n	8000bdc <HardFault_Handler+0x4>

08000be0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000be4:	bf00      	nop
 8000be6:	e7fd      	b.n	8000be4 <MemManage_Handler+0x4>

08000be8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <BusFault_Handler+0x4>

08000bf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <UsageFault_Handler+0x4>

08000bf8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bfc:	bf00      	nop
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr

08000c06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c06:	b480      	push	{r7}
 8000c08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr

08000c22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c26:	f000 f8d1 	bl	8000dcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 8000c32:	2004      	movs	r0, #4
 8000c34:	f000 fbd6 	bl	80013e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000c38:	bf00      	nop
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 8000c40:	2010      	movs	r0, #16
 8000c42:	f000 fbcf 	bl	80013e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADS_DRDY_Pin);
 8000c4e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c52:	f000 fbc7 	bl	80013e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}
	...

08000c5c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000c60:	4802      	ldr	r0, [pc, #8]	@ (8000c6c <OTG_FS_IRQHandler+0x10>)
 8000c62:	f000 fd0f 	bl	8001684 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c66:	bf00      	nop
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	200017b8 	.word	0x200017b8

08000c70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b086      	sub	sp, #24
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c78:	4a14      	ldr	r2, [pc, #80]	@ (8000ccc <_sbrk+0x5c>)
 8000c7a:	4b15      	ldr	r3, [pc, #84]	@ (8000cd0 <_sbrk+0x60>)
 8000c7c:	1ad3      	subs	r3, r2, r3
 8000c7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c84:	4b13      	ldr	r3, [pc, #76]	@ (8000cd4 <_sbrk+0x64>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d102      	bne.n	8000c92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c8c:	4b11      	ldr	r3, [pc, #68]	@ (8000cd4 <_sbrk+0x64>)
 8000c8e:	4a12      	ldr	r2, [pc, #72]	@ (8000cd8 <_sbrk+0x68>)
 8000c90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c92:	4b10      	ldr	r3, [pc, #64]	@ (8000cd4 <_sbrk+0x64>)
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4413      	add	r3, r2
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	d207      	bcs.n	8000cb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ca0:	f007 f99e 	bl	8007fe0 <__errno>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	220c      	movs	r2, #12
 8000ca8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000caa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cae:	e009      	b.n	8000cc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cb0:	4b08      	ldr	r3, [pc, #32]	@ (8000cd4 <_sbrk+0x64>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cb6:	4b07      	ldr	r3, [pc, #28]	@ (8000cd4 <_sbrk+0x64>)
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4413      	add	r3, r2
 8000cbe:	4a05      	ldr	r2, [pc, #20]	@ (8000cd4 <_sbrk+0x64>)
 8000cc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cc2:	68fb      	ldr	r3, [r7, #12]
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3718      	adds	r7, #24
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20040000 	.word	0x20040000
 8000cd0:	00000400 	.word	0x00000400
 8000cd4:	200002bc 	.word	0x200002bc
 8000cd8:	20001de0 	.word	0x20001de0

08000cdc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ce0:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <SystemInit+0x20>)
 8000ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ce6:	4a05      	ldr	r2, [pc, #20]	@ (8000cfc <SystemInit+0x20>)
 8000ce8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	e000ed00 	.word	0xe000ed00

08000d00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d38 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8000d04:	f7ff ffea 	bl	8000cdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d08:	480c      	ldr	r0, [pc, #48]	@ (8000d3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d0a:	490d      	ldr	r1, [pc, #52]	@ (8000d40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d10:	e002      	b.n	8000d18 <LoopCopyDataInit>

08000d12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d16:	3304      	adds	r3, #4

08000d18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d1c:	d3f9      	bcc.n	8000d12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d20:	4c0a      	ldr	r4, [pc, #40]	@ (8000d4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d24:	e001      	b.n	8000d2a <LoopFillZerobss>

08000d26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d28:	3204      	adds	r2, #4

08000d2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d2c:	d3fb      	bcc.n	8000d26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d2e:	f007 f95d 	bl	8007fec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d32:	f7ff fc1f 	bl	8000574 <main>
  bx  lr    
 8000d36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d38:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8000d3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d40:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 8000d44:	0800814c 	.word	0x0800814c
  ldr r2, =_sbss
 8000d48:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8000d4c:	20001de0 	.word	0x20001de0

08000d50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d50:	e7fe      	b.n	8000d50 <ADC_IRQHandler>

08000d52 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d56:	2003      	movs	r0, #3
 8000d58:	f000 f94c 	bl	8000ff4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d5c:	200f      	movs	r0, #15
 8000d5e:	f000 f805 	bl	8000d6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d62:	f7ff fe2f 	bl	80009c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d66:	2300      	movs	r3, #0
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d74:	4b12      	ldr	r3, [pc, #72]	@ (8000dc0 <HAL_InitTick+0x54>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4b12      	ldr	r3, [pc, #72]	@ (8000dc4 <HAL_InitTick+0x58>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f000 f967 	bl	800105e <HAL_SYSTICK_Config>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	e00e      	b.n	8000db8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2b0f      	cmp	r3, #15
 8000d9e:	d80a      	bhi.n	8000db6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000da0:	2200      	movs	r2, #0
 8000da2:	6879      	ldr	r1, [r7, #4]
 8000da4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000da8:	f000 f92f 	bl	800100a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dac:	4a06      	ldr	r2, [pc, #24]	@ (8000dc8 <HAL_InitTick+0x5c>)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000db2:	2300      	movs	r3, #0
 8000db4:	e000      	b.n	8000db8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000000 	.word	0x20000000
 8000dc4:	20000008 	.word	0x20000008
 8000dc8:	20000004 	.word	0x20000004

08000dcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dd0:	4b06      	ldr	r3, [pc, #24]	@ (8000dec <HAL_IncTick+0x20>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4b06      	ldr	r3, [pc, #24]	@ (8000df0 <HAL_IncTick+0x24>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4413      	add	r3, r2
 8000ddc:	4a04      	ldr	r2, [pc, #16]	@ (8000df0 <HAL_IncTick+0x24>)
 8000dde:	6013      	str	r3, [r2, #0]
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	20000008 	.word	0x20000008
 8000df0:	200002c0 	.word	0x200002c0

08000df4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  return uwTick;
 8000df8:	4b03      	ldr	r3, [pc, #12]	@ (8000e08 <HAL_GetTick+0x14>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	200002c0 	.word	0x200002c0

08000e0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e14:	f7ff ffee 	bl	8000df4 <HAL_GetTick>
 8000e18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000e24:	d005      	beq.n	8000e32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e26:	4b0a      	ldr	r3, [pc, #40]	@ (8000e50 <HAL_Delay+0x44>)
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	4413      	add	r3, r2
 8000e30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e32:	bf00      	nop
 8000e34:	f7ff ffde 	bl	8000df4 <HAL_GetTick>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	68fa      	ldr	r2, [r7, #12]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d8f7      	bhi.n	8000e34 <HAL_Delay+0x28>
  {
  }
}
 8000e44:	bf00      	nop
 8000e46:	bf00      	nop
 8000e48:	3710      	adds	r7, #16
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20000008 	.word	0x20000008

08000e54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b085      	sub	sp, #20
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f003 0307 	and.w	r3, r3, #7
 8000e62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e64:	4b0b      	ldr	r3, [pc, #44]	@ (8000e94 <__NVIC_SetPriorityGrouping+0x40>)
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e6a:	68ba      	ldr	r2, [r7, #8]
 8000e6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e70:	4013      	ands	r3, r2
 8000e72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000e7c:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <__NVIC_SetPriorityGrouping+0x44>)
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e82:	4a04      	ldr	r2, [pc, #16]	@ (8000e94 <__NVIC_SetPriorityGrouping+0x40>)
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	60d3      	str	r3, [r2, #12]
}
 8000e88:	bf00      	nop
 8000e8a:	3714      	adds	r7, #20
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	e000ed00 	.word	0xe000ed00
 8000e98:	05fa0000 	.word	0x05fa0000

08000e9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ea0:	4b04      	ldr	r3, [pc, #16]	@ (8000eb4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	0a1b      	lsrs	r3, r3, #8
 8000ea6:	f003 0307 	and.w	r3, r3, #7
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	e000ed00 	.word	0xe000ed00

08000eb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	db0b      	blt.n	8000ee2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	f003 021f 	and.w	r2, r3, #31
 8000ed0:	4907      	ldr	r1, [pc, #28]	@ (8000ef0 <__NVIC_EnableIRQ+0x38>)
 8000ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed6:	095b      	lsrs	r3, r3, #5
 8000ed8:	2001      	movs	r0, #1
 8000eda:	fa00 f202 	lsl.w	r2, r0, r2
 8000ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ee2:	bf00      	nop
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	e000e100 	.word	0xe000e100

08000ef4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	6039      	str	r1, [r7, #0]
 8000efe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	db0a      	blt.n	8000f1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	b2da      	uxtb	r2, r3
 8000f0c:	490c      	ldr	r1, [pc, #48]	@ (8000f40 <__NVIC_SetPriority+0x4c>)
 8000f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f12:	0112      	lsls	r2, r2, #4
 8000f14:	b2d2      	uxtb	r2, r2
 8000f16:	440b      	add	r3, r1
 8000f18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f1c:	e00a      	b.n	8000f34 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	b2da      	uxtb	r2, r3
 8000f22:	4908      	ldr	r1, [pc, #32]	@ (8000f44 <__NVIC_SetPriority+0x50>)
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	f003 030f 	and.w	r3, r3, #15
 8000f2a:	3b04      	subs	r3, #4
 8000f2c:	0112      	lsls	r2, r2, #4
 8000f2e:	b2d2      	uxtb	r2, r2
 8000f30:	440b      	add	r3, r1
 8000f32:	761a      	strb	r2, [r3, #24]
}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	e000e100 	.word	0xe000e100
 8000f44:	e000ed00 	.word	0xe000ed00

08000f48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b089      	sub	sp, #36	@ 0x24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	f003 0307 	and.w	r3, r3, #7
 8000f5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f5c:	69fb      	ldr	r3, [r7, #28]
 8000f5e:	f1c3 0307 	rsb	r3, r3, #7
 8000f62:	2b04      	cmp	r3, #4
 8000f64:	bf28      	it	cs
 8000f66:	2304      	movcs	r3, #4
 8000f68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	3304      	adds	r3, #4
 8000f6e:	2b06      	cmp	r3, #6
 8000f70:	d902      	bls.n	8000f78 <NVIC_EncodePriority+0x30>
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	3b03      	subs	r3, #3
 8000f76:	e000      	b.n	8000f7a <NVIC_EncodePriority+0x32>
 8000f78:	2300      	movs	r3, #0
 8000f7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f7c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f80:	69bb      	ldr	r3, [r7, #24]
 8000f82:	fa02 f303 	lsl.w	r3, r2, r3
 8000f86:	43da      	mvns	r2, r3
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	401a      	ands	r2, r3
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f90:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9a:	43d9      	mvns	r1, r3
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa0:	4313      	orrs	r3, r2
         );
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3724      	adds	r7, #36	@ 0x24
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
	...

08000fb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fc0:	d301      	bcc.n	8000fc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	e00f      	b.n	8000fe6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff0 <SysTick_Config+0x40>)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fce:	210f      	movs	r1, #15
 8000fd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000fd4:	f7ff ff8e 	bl	8000ef4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fd8:	4b05      	ldr	r3, [pc, #20]	@ (8000ff0 <SysTick_Config+0x40>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fde:	4b04      	ldr	r3, [pc, #16]	@ (8000ff0 <SysTick_Config+0x40>)
 8000fe0:	2207      	movs	r2, #7
 8000fe2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fe4:	2300      	movs	r3, #0
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	e000e010 	.word	0xe000e010

08000ff4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f7ff ff29 	bl	8000e54 <__NVIC_SetPriorityGrouping>
}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800100a:	b580      	push	{r7, lr}
 800100c:	b086      	sub	sp, #24
 800100e:	af00      	add	r7, sp, #0
 8001010:	4603      	mov	r3, r0
 8001012:	60b9      	str	r1, [r7, #8]
 8001014:	607a      	str	r2, [r7, #4]
 8001016:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001018:	2300      	movs	r3, #0
 800101a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800101c:	f7ff ff3e 	bl	8000e9c <__NVIC_GetPriorityGrouping>
 8001020:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	68b9      	ldr	r1, [r7, #8]
 8001026:	6978      	ldr	r0, [r7, #20]
 8001028:	f7ff ff8e 	bl	8000f48 <NVIC_EncodePriority>
 800102c:	4602      	mov	r2, r0
 800102e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001032:	4611      	mov	r1, r2
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ff5d 	bl	8000ef4 <__NVIC_SetPriority>
}
 800103a:	bf00      	nop
 800103c:	3718      	adds	r7, #24
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	b082      	sub	sp, #8
 8001046:	af00      	add	r7, sp, #0
 8001048:	4603      	mov	r3, r0
 800104a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800104c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff ff31 	bl	8000eb8 <__NVIC_EnableIRQ>
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b082      	sub	sp, #8
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f7ff ffa2 	bl	8000fb0 <SysTick_Config>
 800106c:	4603      	mov	r3, r0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001078:	b480      	push	{r7}
 800107a:	b089      	sub	sp, #36	@ 0x24
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001082:	2300      	movs	r3, #0
 8001084:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001086:	2300      	movs	r3, #0
 8001088:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800108a:	2300      	movs	r3, #0
 800108c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800108e:	2300      	movs	r3, #0
 8001090:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001092:	2300      	movs	r3, #0
 8001094:	61fb      	str	r3, [r7, #28]
 8001096:	e169      	b.n	800136c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001098:	2201      	movs	r2, #1
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	697a      	ldr	r2, [r7, #20]
 80010a8:	4013      	ands	r3, r2
 80010aa:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	f040 8158 	bne.w	8001366 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f003 0303 	and.w	r3, r3, #3
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d005      	beq.n	80010ce <HAL_GPIO_Init+0x56>
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f003 0303 	and.w	r3, r3, #3
 80010ca:	2b02      	cmp	r3, #2
 80010cc:	d130      	bne.n	8001130 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	2203      	movs	r2, #3
 80010da:	fa02 f303 	lsl.w	r3, r2, r3
 80010de:	43db      	mvns	r3, r3
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	4013      	ands	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	68da      	ldr	r2, [r3, #12]
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001104:	2201      	movs	r2, #1
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	43db      	mvns	r3, r3
 800110e:	69ba      	ldr	r2, [r7, #24]
 8001110:	4013      	ands	r3, r2
 8001112:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	091b      	lsrs	r3, r3, #4
 800111a:	f003 0201 	and.w	r2, r3, #1
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4313      	orrs	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f003 0303 	and.w	r3, r3, #3
 8001138:	2b03      	cmp	r3, #3
 800113a:	d017      	beq.n	800116c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	2203      	movs	r2, #3
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	43db      	mvns	r3, r3
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4013      	ands	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	689a      	ldr	r2, [r3, #8]
 8001158:	69fb      	ldr	r3, [r7, #28]
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	4313      	orrs	r3, r2
 8001164:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f003 0303 	and.w	r3, r3, #3
 8001174:	2b02      	cmp	r3, #2
 8001176:	d123      	bne.n	80011c0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	08da      	lsrs	r2, r3, #3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3208      	adds	r2, #8
 8001180:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001184:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	f003 0307 	and.w	r3, r3, #7
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	220f      	movs	r2, #15
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4013      	ands	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	691a      	ldr	r2, [r3, #16]
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	f003 0307 	and.w	r3, r3, #7
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	08da      	lsrs	r2, r3, #3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	3208      	adds	r2, #8
 80011ba:	69b9      	ldr	r1, [r7, #24]
 80011bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	2203      	movs	r2, #3
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	43db      	mvns	r3, r3
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4013      	ands	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f003 0203 	and.w	r2, r3, #3
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	f000 80b2 	beq.w	8001366 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001202:	4b60      	ldr	r3, [pc, #384]	@ (8001384 <HAL_GPIO_Init+0x30c>)
 8001204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001206:	4a5f      	ldr	r2, [pc, #380]	@ (8001384 <HAL_GPIO_Init+0x30c>)
 8001208:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800120c:	6453      	str	r3, [r2, #68]	@ 0x44
 800120e:	4b5d      	ldr	r3, [pc, #372]	@ (8001384 <HAL_GPIO_Init+0x30c>)
 8001210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001212:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800121a:	4a5b      	ldr	r2, [pc, #364]	@ (8001388 <HAL_GPIO_Init+0x310>)
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	089b      	lsrs	r3, r3, #2
 8001220:	3302      	adds	r3, #2
 8001222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001226:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	f003 0303 	and.w	r3, r3, #3
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	220f      	movs	r2, #15
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	43db      	mvns	r3, r3
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	4013      	ands	r3, r2
 800123c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a52      	ldr	r2, [pc, #328]	@ (800138c <HAL_GPIO_Init+0x314>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d02b      	beq.n	800129e <HAL_GPIO_Init+0x226>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a51      	ldr	r2, [pc, #324]	@ (8001390 <HAL_GPIO_Init+0x318>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d025      	beq.n	800129a <HAL_GPIO_Init+0x222>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a50      	ldr	r2, [pc, #320]	@ (8001394 <HAL_GPIO_Init+0x31c>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d01f      	beq.n	8001296 <HAL_GPIO_Init+0x21e>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a4f      	ldr	r2, [pc, #316]	@ (8001398 <HAL_GPIO_Init+0x320>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d019      	beq.n	8001292 <HAL_GPIO_Init+0x21a>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a4e      	ldr	r2, [pc, #312]	@ (800139c <HAL_GPIO_Init+0x324>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d013      	beq.n	800128e <HAL_GPIO_Init+0x216>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a4d      	ldr	r2, [pc, #308]	@ (80013a0 <HAL_GPIO_Init+0x328>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d00d      	beq.n	800128a <HAL_GPIO_Init+0x212>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a4c      	ldr	r2, [pc, #304]	@ (80013a4 <HAL_GPIO_Init+0x32c>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d007      	beq.n	8001286 <HAL_GPIO_Init+0x20e>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a4b      	ldr	r2, [pc, #300]	@ (80013a8 <HAL_GPIO_Init+0x330>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d101      	bne.n	8001282 <HAL_GPIO_Init+0x20a>
 800127e:	2307      	movs	r3, #7
 8001280:	e00e      	b.n	80012a0 <HAL_GPIO_Init+0x228>
 8001282:	2308      	movs	r3, #8
 8001284:	e00c      	b.n	80012a0 <HAL_GPIO_Init+0x228>
 8001286:	2306      	movs	r3, #6
 8001288:	e00a      	b.n	80012a0 <HAL_GPIO_Init+0x228>
 800128a:	2305      	movs	r3, #5
 800128c:	e008      	b.n	80012a0 <HAL_GPIO_Init+0x228>
 800128e:	2304      	movs	r3, #4
 8001290:	e006      	b.n	80012a0 <HAL_GPIO_Init+0x228>
 8001292:	2303      	movs	r3, #3
 8001294:	e004      	b.n	80012a0 <HAL_GPIO_Init+0x228>
 8001296:	2302      	movs	r3, #2
 8001298:	e002      	b.n	80012a0 <HAL_GPIO_Init+0x228>
 800129a:	2301      	movs	r3, #1
 800129c:	e000      	b.n	80012a0 <HAL_GPIO_Init+0x228>
 800129e:	2300      	movs	r3, #0
 80012a0:	69fa      	ldr	r2, [r7, #28]
 80012a2:	f002 0203 	and.w	r2, r2, #3
 80012a6:	0092      	lsls	r2, r2, #2
 80012a8:	4093      	lsls	r3, r2
 80012aa:	69ba      	ldr	r2, [r7, #24]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80012b0:	4935      	ldr	r1, [pc, #212]	@ (8001388 <HAL_GPIO_Init+0x310>)
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	089b      	lsrs	r3, r3, #2
 80012b6:	3302      	adds	r3, #2
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012be:	4b3b      	ldr	r3, [pc, #236]	@ (80013ac <HAL_GPIO_Init+0x334>)
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	43db      	mvns	r3, r3
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	4013      	ands	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d003      	beq.n	80012e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	4313      	orrs	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012e2:	4a32      	ldr	r2, [pc, #200]	@ (80013ac <HAL_GPIO_Init+0x334>)
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012e8:	4b30      	ldr	r3, [pc, #192]	@ (80013ac <HAL_GPIO_Init+0x334>)
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	43db      	mvns	r3, r3
 80012f2:	69ba      	ldr	r2, [r7, #24]
 80012f4:	4013      	ands	r3, r2
 80012f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001300:	2b00      	cmp	r3, #0
 8001302:	d003      	beq.n	800130c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	4313      	orrs	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800130c:	4a27      	ldr	r2, [pc, #156]	@ (80013ac <HAL_GPIO_Init+0x334>)
 800130e:	69bb      	ldr	r3, [r7, #24]
 8001310:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001312:	4b26      	ldr	r3, [pc, #152]	@ (80013ac <HAL_GPIO_Init+0x334>)
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	43db      	mvns	r3, r3
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	4013      	ands	r3, r2
 8001320:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d003      	beq.n	8001336 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800132e:	69ba      	ldr	r2, [r7, #24]
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	4313      	orrs	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001336:	4a1d      	ldr	r2, [pc, #116]	@ (80013ac <HAL_GPIO_Init+0x334>)
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800133c:	4b1b      	ldr	r3, [pc, #108]	@ (80013ac <HAL_GPIO_Init+0x334>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	43db      	mvns	r3, r3
 8001346:	69ba      	ldr	r2, [r7, #24]
 8001348:	4013      	ands	r3, r2
 800134a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001354:	2b00      	cmp	r3, #0
 8001356:	d003      	beq.n	8001360 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	4313      	orrs	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001360:	4a12      	ldr	r2, [pc, #72]	@ (80013ac <HAL_GPIO_Init+0x334>)
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	3301      	adds	r3, #1
 800136a:	61fb      	str	r3, [r7, #28]
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	2b0f      	cmp	r3, #15
 8001370:	f67f ae92 	bls.w	8001098 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001374:	bf00      	nop
 8001376:	bf00      	nop
 8001378:	3724      	adds	r7, #36	@ 0x24
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	40023800 	.word	0x40023800
 8001388:	40013800 	.word	0x40013800
 800138c:	40020000 	.word	0x40020000
 8001390:	40020400 	.word	0x40020400
 8001394:	40020800 	.word	0x40020800
 8001398:	40020c00 	.word	0x40020c00
 800139c:	40021000 	.word	0x40021000
 80013a0:	40021400 	.word	0x40021400
 80013a4:	40021800 	.word	0x40021800
 80013a8:	40021c00 	.word	0x40021c00
 80013ac:	40013c00 	.word	0x40013c00

080013b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	460b      	mov	r3, r1
 80013ba:	807b      	strh	r3, [r7, #2]
 80013bc:	4613      	mov	r3, r2
 80013be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013c0:	787b      	ldrb	r3, [r7, #1]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d003      	beq.n	80013ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013c6:	887a      	ldrh	r2, [r7, #2]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80013cc:	e003      	b.n	80013d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80013ce:	887b      	ldrh	r3, [r7, #2]
 80013d0:	041a      	lsls	r2, r3, #16
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	619a      	str	r2, [r3, #24]
}
 80013d6:	bf00      	nop
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
	...

080013e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80013ee:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013f0:	695a      	ldr	r2, [r3, #20]
 80013f2:	88fb      	ldrh	r3, [r7, #6]
 80013f4:	4013      	ands	r3, r2
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d006      	beq.n	8001408 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80013fa:	4a05      	ldr	r2, [pc, #20]	@ (8001410 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013fc:	88fb      	ldrh	r3, [r7, #6]
 80013fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff f8a2 	bl	800054c <HAL_GPIO_EXTI_Callback>
  }
}
 8001408:	bf00      	nop
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40013c00 	.word	0x40013c00

08001414 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b086      	sub	sp, #24
 8001418:	af02      	add	r7, sp, #8
 800141a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d101      	bne.n	8001426 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e108      	b.n	8001638 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001432:	b2db      	uxtb	r3, r3
 8001434:	2b00      	cmp	r3, #0
 8001436:	d106      	bne.n	8001446 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2200      	movs	r2, #0
 800143c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f006 f985 	bl	8007750 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2203      	movs	r2, #3
 800144a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001454:	d102      	bne.n	800145c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2200      	movs	r2, #0
 800145a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4618      	mov	r0, r3
 8001462:	f002 fc98 	bl	8003d96 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6818      	ldr	r0, [r3, #0]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	7c1a      	ldrb	r2, [r3, #16]
 800146e:	f88d 2000 	strb.w	r2, [sp]
 8001472:	3304      	adds	r3, #4
 8001474:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001476:	f002 fb4f 	bl	8003b18 <USB_CoreInit>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d005      	beq.n	800148c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2202      	movs	r2, #2
 8001484:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e0d5      	b.n	8001638 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2100      	movs	r1, #0
 8001492:	4618      	mov	r0, r3
 8001494:	f002 fc90 	bl	8003db8 <USB_SetCurrentMode>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d005      	beq.n	80014aa <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2202      	movs	r2, #2
 80014a2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e0c6      	b.n	8001638 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014aa:	2300      	movs	r3, #0
 80014ac:	73fb      	strb	r3, [r7, #15]
 80014ae:	e04a      	b.n	8001546 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80014b0:	7bfa      	ldrb	r2, [r7, #15]
 80014b2:	6879      	ldr	r1, [r7, #4]
 80014b4:	4613      	mov	r3, r2
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	4413      	add	r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	440b      	add	r3, r1
 80014be:	3315      	adds	r3, #21
 80014c0:	2201      	movs	r2, #1
 80014c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80014c4:	7bfa      	ldrb	r2, [r7, #15]
 80014c6:	6879      	ldr	r1, [r7, #4]
 80014c8:	4613      	mov	r3, r2
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	4413      	add	r3, r2
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	440b      	add	r3, r1
 80014d2:	3314      	adds	r3, #20
 80014d4:	7bfa      	ldrb	r2, [r7, #15]
 80014d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80014d8:	7bfa      	ldrb	r2, [r7, #15]
 80014da:	7bfb      	ldrb	r3, [r7, #15]
 80014dc:	b298      	uxth	r0, r3
 80014de:	6879      	ldr	r1, [r7, #4]
 80014e0:	4613      	mov	r3, r2
 80014e2:	00db      	lsls	r3, r3, #3
 80014e4:	4413      	add	r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	440b      	add	r3, r1
 80014ea:	332e      	adds	r3, #46	@ 0x2e
 80014ec:	4602      	mov	r2, r0
 80014ee:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80014f0:	7bfa      	ldrb	r2, [r7, #15]
 80014f2:	6879      	ldr	r1, [r7, #4]
 80014f4:	4613      	mov	r3, r2
 80014f6:	00db      	lsls	r3, r3, #3
 80014f8:	4413      	add	r3, r2
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	440b      	add	r3, r1
 80014fe:	3318      	adds	r3, #24
 8001500:	2200      	movs	r2, #0
 8001502:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001504:	7bfa      	ldrb	r2, [r7, #15]
 8001506:	6879      	ldr	r1, [r7, #4]
 8001508:	4613      	mov	r3, r2
 800150a:	00db      	lsls	r3, r3, #3
 800150c:	4413      	add	r3, r2
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	440b      	add	r3, r1
 8001512:	331c      	adds	r3, #28
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001518:	7bfa      	ldrb	r2, [r7, #15]
 800151a:	6879      	ldr	r1, [r7, #4]
 800151c:	4613      	mov	r3, r2
 800151e:	00db      	lsls	r3, r3, #3
 8001520:	4413      	add	r3, r2
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	440b      	add	r3, r1
 8001526:	3320      	adds	r3, #32
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800152c:	7bfa      	ldrb	r2, [r7, #15]
 800152e:	6879      	ldr	r1, [r7, #4]
 8001530:	4613      	mov	r3, r2
 8001532:	00db      	lsls	r3, r3, #3
 8001534:	4413      	add	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	440b      	add	r3, r1
 800153a:	3324      	adds	r3, #36	@ 0x24
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001540:	7bfb      	ldrb	r3, [r7, #15]
 8001542:	3301      	adds	r3, #1
 8001544:	73fb      	strb	r3, [r7, #15]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	791b      	ldrb	r3, [r3, #4]
 800154a:	7bfa      	ldrb	r2, [r7, #15]
 800154c:	429a      	cmp	r2, r3
 800154e:	d3af      	bcc.n	80014b0 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001550:	2300      	movs	r3, #0
 8001552:	73fb      	strb	r3, [r7, #15]
 8001554:	e044      	b.n	80015e0 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001556:	7bfa      	ldrb	r2, [r7, #15]
 8001558:	6879      	ldr	r1, [r7, #4]
 800155a:	4613      	mov	r3, r2
 800155c:	00db      	lsls	r3, r3, #3
 800155e:	4413      	add	r3, r2
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	440b      	add	r3, r1
 8001564:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001568:	2200      	movs	r2, #0
 800156a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800156c:	7bfa      	ldrb	r2, [r7, #15]
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	4613      	mov	r3, r2
 8001572:	00db      	lsls	r3, r3, #3
 8001574:	4413      	add	r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800157e:	7bfa      	ldrb	r2, [r7, #15]
 8001580:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001582:	7bfa      	ldrb	r2, [r7, #15]
 8001584:	6879      	ldr	r1, [r7, #4]
 8001586:	4613      	mov	r3, r2
 8001588:	00db      	lsls	r3, r3, #3
 800158a:	4413      	add	r3, r2
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	440b      	add	r3, r1
 8001590:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001594:	2200      	movs	r2, #0
 8001596:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001598:	7bfa      	ldrb	r2, [r7, #15]
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	4613      	mov	r3, r2
 800159e:	00db      	lsls	r3, r3, #3
 80015a0:	4413      	add	r3, r2
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	440b      	add	r3, r1
 80015a6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80015ae:	7bfa      	ldrb	r2, [r7, #15]
 80015b0:	6879      	ldr	r1, [r7, #4]
 80015b2:	4613      	mov	r3, r2
 80015b4:	00db      	lsls	r3, r3, #3
 80015b6:	4413      	add	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	440b      	add	r3, r1
 80015bc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80015c4:	7bfa      	ldrb	r2, [r7, #15]
 80015c6:	6879      	ldr	r1, [r7, #4]
 80015c8:	4613      	mov	r3, r2
 80015ca:	00db      	lsls	r3, r3, #3
 80015cc:	4413      	add	r3, r2
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	440b      	add	r3, r1
 80015d2:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	3301      	adds	r3, #1
 80015de:	73fb      	strb	r3, [r7, #15]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	791b      	ldrb	r3, [r3, #4]
 80015e4:	7bfa      	ldrb	r2, [r7, #15]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d3b5      	bcc.n	8001556 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6818      	ldr	r0, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	7c1a      	ldrb	r2, [r3, #16]
 80015f2:	f88d 2000 	strb.w	r2, [sp]
 80015f6:	3304      	adds	r3, #4
 80015f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015fa:	f002 fc29 	bl	8003e50 <USB_DevInit>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d005      	beq.n	8001610 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2202      	movs	r2, #2
 8001608:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800160c:	2301      	movs	r3, #1
 800160e:	e013      	b.n	8001638 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2200      	movs	r2, #0
 8001614:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2201      	movs	r2, #1
 800161a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	7b1b      	ldrb	r3, [r3, #12]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d102      	bne.n	800162c <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f001 f95c 	bl	80028e4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4618      	mov	r0, r3
 8001632:	f003 fc7e 	bl	8004f32 <USB_DevDisconnect>

  return HAL_OK;
 8001636:	2300      	movs	r3, #0
}
 8001638:	4618      	mov	r0, r3
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}

08001640 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800164e:	2b01      	cmp	r3, #1
 8001650:	d101      	bne.n	8001656 <HAL_PCD_Start+0x16>
 8001652:	2302      	movs	r3, #2
 8001654:	e012      	b.n	800167c <HAL_PCD_Start+0x3c>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2201      	movs	r2, #1
 800165a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4618      	mov	r0, r3
 8001664:	f002 fb86 	bl	8003d74 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f003 fc3f 	bl	8004ef0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001684:	b590      	push	{r4, r7, lr}
 8001686:	b08d      	sub	sp, #52	@ 0x34
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001692:	6a3b      	ldr	r3, [r7, #32]
 8001694:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4618      	mov	r0, r3
 800169c:	f003 fcfd 	bl	800509a <USB_GetMode>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	f040 84b9 	bne.w	800201a <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f003 fc61 	bl	8004f74 <USB_ReadInterrupts>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f000 84af 	beq.w	8002018 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	0a1b      	lsrs	r3, r3, #8
 80016c4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f003 fc4e 	bl	8004f74 <USB_ReadInterrupts>
 80016d8:	4603      	mov	r3, r0
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d107      	bne.n	80016f2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	695a      	ldr	r2, [r3, #20]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f002 0202 	and.w	r2, r2, #2
 80016f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4618      	mov	r0, r3
 80016f8:	f003 fc3c 	bl	8004f74 <USB_ReadInterrupts>
 80016fc:	4603      	mov	r3, r0
 80016fe:	f003 0310 	and.w	r3, r3, #16
 8001702:	2b10      	cmp	r3, #16
 8001704:	d161      	bne.n	80017ca <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	699a      	ldr	r2, [r3, #24]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f022 0210 	bic.w	r2, r2, #16
 8001714:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001716:	6a3b      	ldr	r3, [r7, #32]
 8001718:	6a1b      	ldr	r3, [r3, #32]
 800171a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	f003 020f 	and.w	r2, r3, #15
 8001722:	4613      	mov	r3, r2
 8001724:	00db      	lsls	r3, r3, #3
 8001726:	4413      	add	r3, r2
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	4413      	add	r3, r2
 8001732:	3304      	adds	r3, #4
 8001734:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800173c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001740:	d124      	bne.n	800178c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001748:	4013      	ands	r3, r2
 800174a:	2b00      	cmp	r3, #0
 800174c:	d035      	beq.n	80017ba <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	091b      	lsrs	r3, r3, #4
 8001756:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001758:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800175c:	b29b      	uxth	r3, r3
 800175e:	461a      	mov	r2, r3
 8001760:	6a38      	ldr	r0, [r7, #32]
 8001762:	f003 fa73 	bl	8004c4c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	68da      	ldr	r2, [r3, #12]
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	091b      	lsrs	r3, r3, #4
 800176e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001772:	441a      	add	r2, r3
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	695a      	ldr	r2, [r3, #20]
 800177c:	69bb      	ldr	r3, [r7, #24]
 800177e:	091b      	lsrs	r3, r3, #4
 8001780:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001784:	441a      	add	r2, r3
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	615a      	str	r2, [r3, #20]
 800178a:	e016      	b.n	80017ba <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001792:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001796:	d110      	bne.n	80017ba <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800179e:	2208      	movs	r2, #8
 80017a0:	4619      	mov	r1, r3
 80017a2:	6a38      	ldr	r0, [r7, #32]
 80017a4:	f003 fa52 	bl	8004c4c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	695a      	ldr	r2, [r3, #20]
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	091b      	lsrs	r3, r3, #4
 80017b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017b4:	441a      	add	r2, r3
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	699a      	ldr	r2, [r3, #24]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f042 0210 	orr.w	r2, r2, #16
 80017c8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f003 fbd0 	bl	8004f74 <USB_ReadInterrupts>
 80017d4:	4603      	mov	r3, r0
 80017d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80017da:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80017de:	f040 80a7 	bne.w	8001930 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80017e2:	2300      	movs	r3, #0
 80017e4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f003 fbd5 	bl	8004f9a <USB_ReadDevAllOutEpInterrupt>
 80017f0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80017f2:	e099      	b.n	8001928 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80017f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	f000 808e 	beq.w	800191c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	4611      	mov	r1, r2
 800180a:	4618      	mov	r0, r3
 800180c:	f003 fbf9 	bl	8005002 <USB_ReadDevOutEPInterrupt>
 8001810:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	f003 0301 	and.w	r3, r3, #1
 8001818:	2b00      	cmp	r3, #0
 800181a:	d00c      	beq.n	8001836 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800181c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181e:	015a      	lsls	r2, r3, #5
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	4413      	add	r3, r2
 8001824:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001828:	461a      	mov	r2, r3
 800182a:	2301      	movs	r3, #1
 800182c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800182e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f000 fed1 	bl	80025d8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	f003 0308 	and.w	r3, r3, #8
 800183c:	2b00      	cmp	r3, #0
 800183e:	d00c      	beq.n	800185a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001842:	015a      	lsls	r2, r3, #5
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	4413      	add	r3, r2
 8001848:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800184c:	461a      	mov	r2, r3
 800184e:	2308      	movs	r3, #8
 8001850:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001852:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f000 ffa7 	bl	80027a8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	f003 0310 	and.w	r3, r3, #16
 8001860:	2b00      	cmp	r3, #0
 8001862:	d008      	beq.n	8001876 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001866:	015a      	lsls	r2, r3, #5
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	4413      	add	r3, r2
 800186c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001870:	461a      	mov	r2, r3
 8001872:	2310      	movs	r3, #16
 8001874:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	f003 0302 	and.w	r3, r3, #2
 800187c:	2b00      	cmp	r3, #0
 800187e:	d030      	beq.n	80018e2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001880:	6a3b      	ldr	r3, [r7, #32]
 8001882:	695b      	ldr	r3, [r3, #20]
 8001884:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001888:	2b80      	cmp	r3, #128	@ 0x80
 800188a:	d109      	bne.n	80018a0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	69fa      	ldr	r2, [r7, #28]
 8001896:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800189a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800189e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80018a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018a2:	4613      	mov	r3, r2
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	4413      	add	r3, r2
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	4413      	add	r3, r2
 80018b2:	3304      	adds	r3, #4
 80018b4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	78db      	ldrb	r3, [r3, #3]
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d108      	bne.n	80018d0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	2200      	movs	r2, #0
 80018c2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80018c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	4619      	mov	r1, r3
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f006 f864 	bl	8007998 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80018d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d2:	015a      	lsls	r2, r3, #5
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	4413      	add	r3, r2
 80018d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80018dc:	461a      	mov	r2, r3
 80018de:	2302      	movs	r3, #2
 80018e0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	f003 0320 	and.w	r3, r3, #32
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d008      	beq.n	80018fe <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80018ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ee:	015a      	lsls	r2, r3, #5
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	4413      	add	r3, r2
 80018f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80018f8:	461a      	mov	r2, r3
 80018fa:	2320      	movs	r3, #32
 80018fc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001904:	2b00      	cmp	r3, #0
 8001906:	d009      	beq.n	800191c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800190a:	015a      	lsls	r2, r3, #5
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	4413      	add	r3, r2
 8001910:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001914:	461a      	mov	r2, r3
 8001916:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800191a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800191c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800191e:	3301      	adds	r3, #1
 8001920:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001924:	085b      	lsrs	r3, r3, #1
 8001926:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800192a:	2b00      	cmp	r3, #0
 800192c:	f47f af62 	bne.w	80017f4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4618      	mov	r0, r3
 8001936:	f003 fb1d 	bl	8004f74 <USB_ReadInterrupts>
 800193a:	4603      	mov	r3, r0
 800193c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001940:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001944:	f040 80db 	bne.w	8001afe <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f003 fb3e 	bl	8004fce <USB_ReadDevAllInEpInterrupt>
 8001952:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001954:	2300      	movs	r3, #0
 8001956:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001958:	e0cd      	b.n	8001af6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800195a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800195c:	f003 0301 	and.w	r3, r3, #1
 8001960:	2b00      	cmp	r3, #0
 8001962:	f000 80c2 	beq.w	8001aea <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800196c:	b2d2      	uxtb	r2, r2
 800196e:	4611      	mov	r1, r2
 8001970:	4618      	mov	r0, r3
 8001972:	f003 fb64 	bl	800503e <USB_ReadDevInEPInterrupt>
 8001976:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	2b00      	cmp	r3, #0
 8001980:	d057      	beq.n	8001a32 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001984:	f003 030f 	and.w	r3, r3, #15
 8001988:	2201      	movs	r2, #1
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001996:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	43db      	mvns	r3, r3
 800199c:	69f9      	ldr	r1, [r7, #28]
 800199e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80019a2:	4013      	ands	r3, r2
 80019a4:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80019a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a8:	015a      	lsls	r2, r3, #5
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	4413      	add	r3, r2
 80019ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80019b2:	461a      	mov	r2, r3
 80019b4:	2301      	movs	r3, #1
 80019b6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	799b      	ldrb	r3, [r3, #6]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d132      	bne.n	8001a26 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80019c0:	6879      	ldr	r1, [r7, #4]
 80019c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019c4:	4613      	mov	r3, r2
 80019c6:	00db      	lsls	r3, r3, #3
 80019c8:	4413      	add	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	440b      	add	r3, r1
 80019ce:	3320      	adds	r3, #32
 80019d0:	6819      	ldr	r1, [r3, #0]
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019d6:	4613      	mov	r3, r2
 80019d8:	00db      	lsls	r3, r3, #3
 80019da:	4413      	add	r3, r2
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	4403      	add	r3, r0
 80019e0:	331c      	adds	r3, #28
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4419      	add	r1, r3
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019ea:	4613      	mov	r3, r2
 80019ec:	00db      	lsls	r3, r3, #3
 80019ee:	4413      	add	r3, r2
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	4403      	add	r3, r0
 80019f4:	3320      	adds	r3, #32
 80019f6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80019f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d113      	bne.n	8001a26 <HAL_PCD_IRQHandler+0x3a2>
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a02:	4613      	mov	r3, r2
 8001a04:	00db      	lsls	r3, r3, #3
 8001a06:	4413      	add	r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	440b      	add	r3, r1
 8001a0c:	3324      	adds	r3, #36	@ 0x24
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d108      	bne.n	8001a26 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6818      	ldr	r0, [r3, #0]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001a1e:	461a      	mov	r2, r3
 8001a20:	2101      	movs	r1, #1
 8001a22:	f003 fb6d 	bl	8005100 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f005 ff2e 	bl	800788e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	f003 0308 	and.w	r3, r3, #8
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d008      	beq.n	8001a4e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a3e:	015a      	lsls	r2, r3, #5
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	4413      	add	r3, r2
 8001a44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a48:	461a      	mov	r2, r3
 8001a4a:	2308      	movs	r3, #8
 8001a4c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	f003 0310 	and.w	r3, r3, #16
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d008      	beq.n	8001a6a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a5a:	015a      	lsls	r2, r3, #5
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	4413      	add	r3, r2
 8001a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a64:	461a      	mov	r2, r3
 8001a66:	2310      	movs	r3, #16
 8001a68:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d008      	beq.n	8001a86 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a76:	015a      	lsls	r2, r3, #5
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a80:	461a      	mov	r2, r3
 8001a82:	2340      	movs	r3, #64	@ 0x40
 8001a84:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d023      	beq.n	8001ad8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001a90:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001a92:	6a38      	ldr	r0, [r7, #32]
 8001a94:	f002 fb4c 	bl	8004130 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001a98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	00db      	lsls	r3, r3, #3
 8001a9e:	4413      	add	r3, r2
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	3310      	adds	r3, #16
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	3304      	adds	r3, #4
 8001aaa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	78db      	ldrb	r3, [r3, #3]
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d108      	bne.n	8001ac6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	4619      	mov	r1, r3
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f005 ff7b 	bl	80079bc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac8:	015a      	lsls	r2, r3, #5
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	4413      	add	r3, r2
 8001ace:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d003      	beq.n	8001aea <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001ae2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f000 fcea 	bl	80024be <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aec:	3301      	adds	r3, #1
 8001aee:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001af2:	085b      	lsrs	r3, r3, #1
 8001af4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f47f af2e 	bne.w	800195a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f003 fa36 	bl	8004f74 <USB_ReadInterrupts>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001b0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001b12:	d122      	bne.n	8001b5a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	69fa      	ldr	r2, [r7, #28]
 8001b1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b22:	f023 0301 	bic.w	r3, r3, #1
 8001b26:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d108      	bne.n	8001b44 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f006 f8f9 	bl	8007d34 <HAL_PCDEx_LPM_Callback>
 8001b42:	e002      	b.n	8001b4a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f005 ff19 	bl	800797c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	695a      	ldr	r2, [r3, #20]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001b58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f003 fa08 	bl	8004f74 <USB_ReadInterrupts>
 8001b64:	4603      	mov	r3, r0
 8001b66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b6e:	d112      	bne.n	8001b96 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d102      	bne.n	8001b86 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f005 fed5 	bl	8007930 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	695a      	ldr	r2, [r3, #20]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001b94:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f003 f9ea 	bl	8004f74 <USB_ReadInterrupts>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001ba6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001baa:	d121      	bne.n	8001bf0 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	695a      	ldr	r2, [r3, #20]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001bba:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d111      	bne.n	8001bea <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2201      	movs	r2, #1
 8001bca:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bd4:	089b      	lsrs	r3, r3, #2
 8001bd6:	f003 020f 	and.w	r2, r3, #15
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001be0:	2101      	movs	r1, #1
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f006 f8a6 	bl	8007d34 <HAL_PCDEx_LPM_Callback>
 8001be8:	e002      	b.n	8001bf0 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f005 fea0 	bl	8007930 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f003 f9bd 	bl	8004f74 <USB_ReadInterrupts>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c04:	f040 80b7 	bne.w	8001d76 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	69fa      	ldr	r2, [r7, #28]
 8001c12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001c16:	f023 0301 	bic.w	r3, r3, #1
 8001c1a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2110      	movs	r1, #16
 8001c22:	4618      	mov	r0, r3
 8001c24:	f002 fa84 	bl	8004130 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c28:	2300      	movs	r3, #0
 8001c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c2c:	e046      	b.n	8001cbc <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c30:	015a      	lsls	r2, r3, #5
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	4413      	add	r3, r2
 8001c36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001c40:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c44:	015a      	lsls	r2, r3, #5
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	4413      	add	r3, r2
 8001c4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c52:	0151      	lsls	r1, r2, #5
 8001c54:	69fa      	ldr	r2, [r7, #28]
 8001c56:	440a      	add	r2, r1
 8001c58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001c5c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001c60:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c64:	015a      	lsls	r2, r3, #5
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	4413      	add	r3, r2
 8001c6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c6e:	461a      	mov	r2, r3
 8001c70:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001c74:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c78:	015a      	lsls	r2, r3, #5
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c86:	0151      	lsls	r1, r2, #5
 8001c88:	69fa      	ldr	r2, [r7, #28]
 8001c8a:	440a      	add	r2, r1
 8001c8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001c90:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001c94:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c98:	015a      	lsls	r2, r3, #5
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ca6:	0151      	lsls	r1, r2, #5
 8001ca8:	69fa      	ldr	r2, [r7, #28]
 8001caa:	440a      	add	r2, r1
 8001cac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001cb0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001cb4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cb8:	3301      	adds	r3, #1
 8001cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	791b      	ldrb	r3, [r3, #4]
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d3b2      	bcc.n	8001c2e <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cce:	69db      	ldr	r3, [r3, #28]
 8001cd0:	69fa      	ldr	r2, [r7, #28]
 8001cd2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001cd6:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001cda:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	7bdb      	ldrb	r3, [r3, #15]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d016      	beq.n	8001d12 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001cee:	69fa      	ldr	r2, [r7, #28]
 8001cf0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001cf4:	f043 030b 	orr.w	r3, r3, #11
 8001cf8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d04:	69fa      	ldr	r2, [r7, #28]
 8001d06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d0a:	f043 030b 	orr.w	r3, r3, #11
 8001d0e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d10:	e015      	b.n	8001d3e <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d18:	695a      	ldr	r2, [r3, #20]
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d20:	4619      	mov	r1, r3
 8001d22:	f242 032b 	movw	r3, #8235	@ 0x202b
 8001d26:	4313      	orrs	r3, r2
 8001d28:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d30:	691b      	ldr	r3, [r3, #16]
 8001d32:	69fa      	ldr	r2, [r7, #28]
 8001d34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d38:	f043 030b 	orr.w	r3, r3, #11
 8001d3c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	69fa      	ldr	r2, [r7, #28]
 8001d48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d4c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001d50:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6818      	ldr	r0, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001d60:	461a      	mov	r2, r3
 8001d62:	f003 f9cd 	bl	8005100 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	695a      	ldr	r2, [r3, #20]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001d74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f003 f8fa 	bl	8004f74 <USB_ReadInterrupts>
 8001d80:	4603      	mov	r3, r0
 8001d82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d8a:	d123      	bne.n	8001dd4 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f003 f991 	bl	80050b8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f002 fa41 	bl	8004222 <USB_GetDevSpeed>
 8001da0:	4603      	mov	r3, r0
 8001da2:	461a      	mov	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681c      	ldr	r4, [r3, #0]
 8001dac:	f001 fab2 	bl	8003314 <HAL_RCC_GetHCLKFreq>
 8001db0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001db6:	461a      	mov	r2, r3
 8001db8:	4620      	mov	r0, r4
 8001dba:	f001 ff39 	bl	8003c30 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f005 fd8d 	bl	80078de <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	695a      	ldr	r2, [r3, #20]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001dd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f003 f8cb 	bl	8004f74 <USB_ReadInterrupts>
 8001dde:	4603      	mov	r3, r0
 8001de0:	f003 0308 	and.w	r3, r3, #8
 8001de4:	2b08      	cmp	r3, #8
 8001de6:	d10a      	bne.n	8001dfe <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f005 fd6a 	bl	80078c2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	695a      	ldr	r2, [r3, #20]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f002 0208 	and.w	r2, r2, #8
 8001dfc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f003 f8b6 	bl	8004f74 <USB_ReadInterrupts>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e0e:	2b80      	cmp	r3, #128	@ 0x80
 8001e10:	d123      	bne.n	8001e5a <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001e12:	6a3b      	ldr	r3, [r7, #32]
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001e1a:	6a3b      	ldr	r3, [r7, #32]
 8001e1c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e1e:	2301      	movs	r3, #1
 8001e20:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e22:	e014      	b.n	8001e4e <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001e24:	6879      	ldr	r1, [r7, #4]
 8001e26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e28:	4613      	mov	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	4413      	add	r3, r2
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	440b      	add	r3, r1
 8001e32:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d105      	bne.n	8001e48 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	4619      	mov	r1, r3
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f000 fb0a 	bl	800245c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	791b      	ldrb	r3, [r3, #4]
 8001e52:	461a      	mov	r2, r3
 8001e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d3e4      	bcc.n	8001e24 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f003 f888 	bl	8004f74 <USB_ReadInterrupts>
 8001e64:	4603      	mov	r3, r0
 8001e66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001e6e:	d13c      	bne.n	8001eea <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e70:	2301      	movs	r3, #1
 8001e72:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e74:	e02b      	b.n	8001ece <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e78:	015a      	lsls	r2, r3, #5
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001e86:	6879      	ldr	r1, [r7, #4]
 8001e88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	00db      	lsls	r3, r3, #3
 8001e8e:	4413      	add	r3, r2
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	440b      	add	r3, r1
 8001e94:	3318      	adds	r3, #24
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d115      	bne.n	8001ec8 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001e9c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	da12      	bge.n	8001ec8 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001ea2:	6879      	ldr	r1, [r7, #4]
 8001ea4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	4413      	add	r3, r2
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	440b      	add	r3, r1
 8001eb0:	3317      	adds	r3, #23
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 faca 	bl	800245c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eca:	3301      	adds	r3, #1
 8001ecc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	791b      	ldrb	r3, [r3, #4]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d3cd      	bcc.n	8001e76 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	695a      	ldr	r2, [r3, #20]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001ee8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f003 f840 	bl	8004f74 <USB_ReadInterrupts>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001efa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001efe:	d156      	bne.n	8001fae <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001f00:	2301      	movs	r3, #1
 8001f02:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f04:	e045      	b.n	8001f92 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f08:	015a      	lsls	r2, r3, #5
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001f16:	6879      	ldr	r1, [r7, #4]
 8001f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	00db      	lsls	r3, r3, #3
 8001f1e:	4413      	add	r3, r2
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	440b      	add	r3, r1
 8001f24:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d12e      	bne.n	8001f8c <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001f2e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	da2b      	bge.n	8001f8c <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	0c1a      	lsrs	r2, r3, #16
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001f3e:	4053      	eors	r3, r2
 8001f40:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d121      	bne.n	8001f8c <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001f48:	6879      	ldr	r1, [r7, #4]
 8001f4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	4413      	add	r3, r2
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	440b      	add	r3, r1
 8001f56:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	699b      	ldr	r3, [r3, #24]
 8001f62:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001f66:	6a3b      	ldr	r3, [r7, #32]
 8001f68:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001f6a:	6a3b      	ldr	r3, [r7, #32]
 8001f6c:	695b      	ldr	r3, [r3, #20]
 8001f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d10a      	bne.n	8001f8c <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	69fa      	ldr	r2, [r7, #28]
 8001f80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001f84:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f88:	6053      	str	r3, [r2, #4]
            break;
 8001f8a:	e008      	b.n	8001f9e <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8e:	3301      	adds	r3, #1
 8001f90:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	791b      	ldrb	r3, [r3, #4]
 8001f96:	461a      	mov	r2, r3
 8001f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d3b3      	bcc.n	8001f06 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	695a      	ldr	r2, [r3, #20]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001fac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f002 ffde 	bl	8004f74 <USB_ReadInterrupts>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001fbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fc2:	d10a      	bne.n	8001fda <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f005 fd0b 	bl	80079e0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	695a      	ldr	r2, [r3, #20]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001fd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f002 ffc8 	bl	8004f74 <USB_ReadInterrupts>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	f003 0304 	and.w	r3, r3, #4
 8001fea:	2b04      	cmp	r3, #4
 8001fec:	d115      	bne.n	800201a <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	f003 0304 	and.w	r3, r3, #4
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d002      	beq.n	8002006 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f005 fcfb 	bl	80079fc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	6859      	ldr	r1, [r3, #4]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	430a      	orrs	r2, r1
 8002014:	605a      	str	r2, [r3, #4]
 8002016:	e000      	b.n	800201a <HAL_PCD_IRQHandler+0x996>
      return;
 8002018:	bf00      	nop
    }
  }
}
 800201a:	3734      	adds	r7, #52	@ 0x34
 800201c:	46bd      	mov	sp, r7
 800201e:	bd90      	pop	{r4, r7, pc}

08002020 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	460b      	mov	r3, r1
 800202a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002032:	2b01      	cmp	r3, #1
 8002034:	d101      	bne.n	800203a <HAL_PCD_SetAddress+0x1a>
 8002036:	2302      	movs	r3, #2
 8002038:	e012      	b.n	8002060 <HAL_PCD_SetAddress+0x40>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2201      	movs	r2, #1
 800203e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	78fa      	ldrb	r2, [r7, #3]
 8002046:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	78fa      	ldrb	r2, [r7, #3]
 800204e:	4611      	mov	r1, r2
 8002050:	4618      	mov	r0, r3
 8002052:	f002 ff27 	bl	8004ea4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2200      	movs	r2, #0
 800205a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	4608      	mov	r0, r1
 8002072:	4611      	mov	r1, r2
 8002074:	461a      	mov	r2, r3
 8002076:	4603      	mov	r3, r0
 8002078:	70fb      	strb	r3, [r7, #3]
 800207a:	460b      	mov	r3, r1
 800207c:	803b      	strh	r3, [r7, #0]
 800207e:	4613      	mov	r3, r2
 8002080:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002082:	2300      	movs	r3, #0
 8002084:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002086:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800208a:	2b00      	cmp	r3, #0
 800208c:	da0f      	bge.n	80020ae <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800208e:	78fb      	ldrb	r3, [r7, #3]
 8002090:	f003 020f 	and.w	r2, r3, #15
 8002094:	4613      	mov	r3, r2
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	4413      	add	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	3310      	adds	r3, #16
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	4413      	add	r3, r2
 80020a2:	3304      	adds	r3, #4
 80020a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2201      	movs	r2, #1
 80020aa:	705a      	strb	r2, [r3, #1]
 80020ac:	e00f      	b.n	80020ce <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020ae:	78fb      	ldrb	r3, [r7, #3]
 80020b0:	f003 020f 	and.w	r2, r3, #15
 80020b4:	4613      	mov	r3, r2
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	4413      	add	r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	4413      	add	r3, r2
 80020c4:	3304      	adds	r3, #4
 80020c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2200      	movs	r2, #0
 80020cc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80020ce:	78fb      	ldrb	r3, [r7, #3]
 80020d0:	f003 030f 	and.w	r3, r3, #15
 80020d4:	b2da      	uxtb	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80020da:	883b      	ldrh	r3, [r7, #0]
 80020dc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	78ba      	ldrb	r2, [r7, #2]
 80020e8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	785b      	ldrb	r3, [r3, #1]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d004      	beq.n	80020fc <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	461a      	mov	r2, r3
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80020fc:	78bb      	ldrb	r3, [r7, #2]
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d102      	bne.n	8002108 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2200      	movs	r2, #0
 8002106:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800210e:	2b01      	cmp	r3, #1
 8002110:	d101      	bne.n	8002116 <HAL_PCD_EP_Open+0xae>
 8002112:	2302      	movs	r3, #2
 8002114:	e00e      	b.n	8002134 <HAL_PCD_EP_Open+0xcc>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2201      	movs	r2, #1
 800211a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	68f9      	ldr	r1, [r7, #12]
 8002124:	4618      	mov	r0, r3
 8002126:	f002 f8a1 	bl	800426c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002132:	7afb      	ldrb	r3, [r7, #11]
}
 8002134:	4618      	mov	r0, r3
 8002136:	3710      	adds	r7, #16
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	460b      	mov	r3, r1
 8002146:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002148:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800214c:	2b00      	cmp	r3, #0
 800214e:	da0f      	bge.n	8002170 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002150:	78fb      	ldrb	r3, [r7, #3]
 8002152:	f003 020f 	and.w	r2, r3, #15
 8002156:	4613      	mov	r3, r2
 8002158:	00db      	lsls	r3, r3, #3
 800215a:	4413      	add	r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	3310      	adds	r3, #16
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	4413      	add	r3, r2
 8002164:	3304      	adds	r3, #4
 8002166:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2201      	movs	r2, #1
 800216c:	705a      	strb	r2, [r3, #1]
 800216e:	e00f      	b.n	8002190 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002170:	78fb      	ldrb	r3, [r7, #3]
 8002172:	f003 020f 	and.w	r2, r3, #15
 8002176:	4613      	mov	r3, r2
 8002178:	00db      	lsls	r3, r3, #3
 800217a:	4413      	add	r3, r2
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	4413      	add	r3, r2
 8002186:	3304      	adds	r3, #4
 8002188:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2200      	movs	r2, #0
 800218e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002190:	78fb      	ldrb	r3, [r7, #3]
 8002192:	f003 030f 	and.w	r3, r3, #15
 8002196:	b2da      	uxtb	r2, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d101      	bne.n	80021aa <HAL_PCD_EP_Close+0x6e>
 80021a6:	2302      	movs	r3, #2
 80021a8:	e00e      	b.n	80021c8 <HAL_PCD_EP_Close+0x8c>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2201      	movs	r2, #1
 80021ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68f9      	ldr	r1, [r7, #12]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f002 f8df 	bl	800437c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	607a      	str	r2, [r7, #4]
 80021da:	603b      	str	r3, [r7, #0]
 80021dc:	460b      	mov	r3, r1
 80021de:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021e0:	7afb      	ldrb	r3, [r7, #11]
 80021e2:	f003 020f 	and.w	r2, r3, #15
 80021e6:	4613      	mov	r3, r2
 80021e8:	00db      	lsls	r3, r3, #3
 80021ea:	4413      	add	r3, r2
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80021f2:	68fa      	ldr	r2, [r7, #12]
 80021f4:	4413      	add	r3, r2
 80021f6:	3304      	adds	r3, #4
 80021f8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	683a      	ldr	r2, [r7, #0]
 8002204:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	2200      	movs	r2, #0
 800220a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	2200      	movs	r2, #0
 8002210:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002212:	7afb      	ldrb	r3, [r7, #11]
 8002214:	f003 030f 	and.w	r3, r3, #15
 8002218:	b2da      	uxtb	r2, r3
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	799b      	ldrb	r3, [r3, #6]
 8002222:	2b01      	cmp	r3, #1
 8002224:	d102      	bne.n	800222c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6818      	ldr	r0, [r3, #0]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	799b      	ldrb	r3, [r3, #6]
 8002234:	461a      	mov	r2, r3
 8002236:	6979      	ldr	r1, [r7, #20]
 8002238:	f002 f97c 	bl	8004534 <USB_EPStartXfer>

  return HAL_OK;
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	3718      	adds	r7, #24
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002246:	b480      	push	{r7}
 8002248:	b083      	sub	sp, #12
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
 800224e:	460b      	mov	r3, r1
 8002250:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002252:	78fb      	ldrb	r3, [r7, #3]
 8002254:	f003 020f 	and.w	r2, r3, #15
 8002258:	6879      	ldr	r1, [r7, #4]
 800225a:	4613      	mov	r3, r2
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	4413      	add	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	440b      	add	r3, r1
 8002264:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002268:	681b      	ldr	r3, [r3, #0]
}
 800226a:	4618      	mov	r0, r3
 800226c:	370c      	adds	r7, #12
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr

08002276 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b086      	sub	sp, #24
 800227a:	af00      	add	r7, sp, #0
 800227c:	60f8      	str	r0, [r7, #12]
 800227e:	607a      	str	r2, [r7, #4]
 8002280:	603b      	str	r3, [r7, #0]
 8002282:	460b      	mov	r3, r1
 8002284:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002286:	7afb      	ldrb	r3, [r7, #11]
 8002288:	f003 020f 	and.w	r2, r3, #15
 800228c:	4613      	mov	r3, r2
 800228e:	00db      	lsls	r3, r3, #3
 8002290:	4413      	add	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	3310      	adds	r3, #16
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	4413      	add	r3, r2
 800229a:	3304      	adds	r3, #4
 800229c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	2200      	movs	r2, #0
 80022ae:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	2201      	movs	r2, #1
 80022b4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80022b6:	7afb      	ldrb	r3, [r7, #11]
 80022b8:	f003 030f 	and.w	r3, r3, #15
 80022bc:	b2da      	uxtb	r2, r3
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	799b      	ldrb	r3, [r3, #6]
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d102      	bne.n	80022d0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6818      	ldr	r0, [r3, #0]
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	799b      	ldrb	r3, [r3, #6]
 80022d8:	461a      	mov	r2, r3
 80022da:	6979      	ldr	r1, [r7, #20]
 80022dc:	f002 f92a 	bl	8004534 <USB_EPStartXfer>

  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3718      	adds	r7, #24
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b084      	sub	sp, #16
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
 80022f2:	460b      	mov	r3, r1
 80022f4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80022f6:	78fb      	ldrb	r3, [r7, #3]
 80022f8:	f003 030f 	and.w	r3, r3, #15
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	7912      	ldrb	r2, [r2, #4]
 8002300:	4293      	cmp	r3, r2
 8002302:	d901      	bls.n	8002308 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e04f      	b.n	80023a8 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002308:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800230c:	2b00      	cmp	r3, #0
 800230e:	da0f      	bge.n	8002330 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002310:	78fb      	ldrb	r3, [r7, #3]
 8002312:	f003 020f 	and.w	r2, r3, #15
 8002316:	4613      	mov	r3, r2
 8002318:	00db      	lsls	r3, r3, #3
 800231a:	4413      	add	r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	3310      	adds	r3, #16
 8002320:	687a      	ldr	r2, [r7, #4]
 8002322:	4413      	add	r3, r2
 8002324:	3304      	adds	r3, #4
 8002326:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2201      	movs	r2, #1
 800232c:	705a      	strb	r2, [r3, #1]
 800232e:	e00d      	b.n	800234c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002330:	78fa      	ldrb	r2, [r7, #3]
 8002332:	4613      	mov	r3, r2
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	4413      	add	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	4413      	add	r3, r2
 8002342:	3304      	adds	r3, #4
 8002344:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2200      	movs	r2, #0
 800234a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2201      	movs	r2, #1
 8002350:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002352:	78fb      	ldrb	r3, [r7, #3]
 8002354:	f003 030f 	and.w	r3, r3, #15
 8002358:	b2da      	uxtb	r2, r3
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002364:	2b01      	cmp	r3, #1
 8002366:	d101      	bne.n	800236c <HAL_PCD_EP_SetStall+0x82>
 8002368:	2302      	movs	r3, #2
 800236a:	e01d      	b.n	80023a8 <HAL_PCD_EP_SetStall+0xbe>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68f9      	ldr	r1, [r7, #12]
 800237a:	4618      	mov	r0, r3
 800237c:	f002 fcbe 	bl	8004cfc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002380:	78fb      	ldrb	r3, [r7, #3]
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	2b00      	cmp	r3, #0
 8002388:	d109      	bne.n	800239e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6818      	ldr	r0, [r3, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	7999      	ldrb	r1, [r3, #6]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002398:	461a      	mov	r2, r3
 800239a:	f002 feb1 	bl	8005100 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3710      	adds	r7, #16
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	460b      	mov	r3, r1
 80023ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80023bc:	78fb      	ldrb	r3, [r7, #3]
 80023be:	f003 030f 	and.w	r3, r3, #15
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	7912      	ldrb	r2, [r2, #4]
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d901      	bls.n	80023ce <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e042      	b.n	8002454 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80023ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	da0f      	bge.n	80023f6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023d6:	78fb      	ldrb	r3, [r7, #3]
 80023d8:	f003 020f 	and.w	r2, r3, #15
 80023dc:	4613      	mov	r3, r2
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	4413      	add	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	3310      	adds	r3, #16
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	4413      	add	r3, r2
 80023ea:	3304      	adds	r3, #4
 80023ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2201      	movs	r2, #1
 80023f2:	705a      	strb	r2, [r3, #1]
 80023f4:	e00f      	b.n	8002416 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023f6:	78fb      	ldrb	r3, [r7, #3]
 80023f8:	f003 020f 	and.w	r2, r3, #15
 80023fc:	4613      	mov	r3, r2
 80023fe:	00db      	lsls	r3, r3, #3
 8002400:	4413      	add	r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	4413      	add	r3, r2
 800240c:	3304      	adds	r3, #4
 800240e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2200      	movs	r2, #0
 800241a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800241c:	78fb      	ldrb	r3, [r7, #3]
 800241e:	f003 030f 	and.w	r3, r3, #15
 8002422:	b2da      	uxtb	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800242e:	2b01      	cmp	r3, #1
 8002430:	d101      	bne.n	8002436 <HAL_PCD_EP_ClrStall+0x86>
 8002432:	2302      	movs	r3, #2
 8002434:	e00e      	b.n	8002454 <HAL_PCD_EP_ClrStall+0xa4>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68f9      	ldr	r1, [r7, #12]
 8002444:	4618      	mov	r0, r3
 8002446:	f002 fcc7 	bl	8004dd8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002452:	2300      	movs	r3, #0
}
 8002454:	4618      	mov	r0, r3
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	460b      	mov	r3, r1
 8002466:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002468:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800246c:	2b00      	cmp	r3, #0
 800246e:	da0c      	bge.n	800248a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002470:	78fb      	ldrb	r3, [r7, #3]
 8002472:	f003 020f 	and.w	r2, r3, #15
 8002476:	4613      	mov	r3, r2
 8002478:	00db      	lsls	r3, r3, #3
 800247a:	4413      	add	r3, r2
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	3310      	adds	r3, #16
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	4413      	add	r3, r2
 8002484:	3304      	adds	r3, #4
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	e00c      	b.n	80024a4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800248a:	78fb      	ldrb	r3, [r7, #3]
 800248c:	f003 020f 	and.w	r2, r3, #15
 8002490:	4613      	mov	r3, r2
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	4413      	add	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	4413      	add	r3, r2
 80024a0:	3304      	adds	r3, #4
 80024a2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	68f9      	ldr	r1, [r7, #12]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f002 fae6 	bl	8004a7c <USB_EPStopXfer>
 80024b0:	4603      	mov	r3, r0
 80024b2:	72fb      	strb	r3, [r7, #11]

  return ret;
 80024b4:	7afb      	ldrb	r3, [r7, #11]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b08a      	sub	sp, #40	@ 0x28
 80024c2:	af02      	add	r7, sp, #8
 80024c4:	6078      	str	r0, [r7, #4]
 80024c6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80024d2:	683a      	ldr	r2, [r7, #0]
 80024d4:	4613      	mov	r3, r2
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	4413      	add	r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	3310      	adds	r3, #16
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	4413      	add	r3, r2
 80024e2:	3304      	adds	r3, #4
 80024e4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	695a      	ldr	r2, [r3, #20]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d901      	bls.n	80024f6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e06b      	b.n	80025ce <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	691a      	ldr	r2, [r3, #16]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	695b      	ldr	r3, [r3, #20]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	69fa      	ldr	r2, [r7, #28]
 8002508:	429a      	cmp	r2, r3
 800250a:	d902      	bls.n	8002512 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	3303      	adds	r3, #3
 8002516:	089b      	lsrs	r3, r3, #2
 8002518:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800251a:	e02a      	b.n	8002572 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	691a      	ldr	r2, [r3, #16]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	69fa      	ldr	r2, [r7, #28]
 800252e:	429a      	cmp	r2, r3
 8002530:	d902      	bls.n	8002538 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	3303      	adds	r3, #3
 800253c:	089b      	lsrs	r3, r3, #2
 800253e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	68d9      	ldr	r1, [r3, #12]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	b2da      	uxtb	r2, r3
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002550:	9300      	str	r3, [sp, #0]
 8002552:	4603      	mov	r3, r0
 8002554:	6978      	ldr	r0, [r7, #20]
 8002556:	f002 fb3b 	bl	8004bd0 <USB_WritePacket>

    ep->xfer_buff  += len;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	441a      	add	r2, r3
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	695a      	ldr	r2, [r3, #20]
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	441a      	add	r2, r3
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	015a      	lsls	r2, r3, #5
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	4413      	add	r3, r2
 800257a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002582:	69ba      	ldr	r2, [r7, #24]
 8002584:	429a      	cmp	r2, r3
 8002586:	d809      	bhi.n	800259c <PCD_WriteEmptyTxFifo+0xde>
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	695a      	ldr	r2, [r3, #20]
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002590:	429a      	cmp	r2, r3
 8002592:	d203      	bcs.n	800259c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	691b      	ldr	r3, [r3, #16]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d1bf      	bne.n	800251c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	691a      	ldr	r2, [r3, #16]
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	695b      	ldr	r3, [r3, #20]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d811      	bhi.n	80025cc <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	f003 030f 	and.w	r3, r3, #15
 80025ae:	2201      	movs	r2, #1
 80025b0:	fa02 f303 	lsl.w	r3, r2, r3
 80025b4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80025bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	43db      	mvns	r3, r3
 80025c2:	6939      	ldr	r1, [r7, #16]
 80025c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80025c8:	4013      	ands	r3, r2
 80025ca:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3720      	adds	r7, #32
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
	...

080025d8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b088      	sub	sp, #32
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	333c      	adds	r3, #60	@ 0x3c
 80025f0:	3304      	adds	r3, #4
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	015a      	lsls	r2, r3, #5
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	4413      	add	r3, r2
 80025fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	799b      	ldrb	r3, [r3, #6]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d17b      	bne.n	8002706 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	f003 0308 	and.w	r3, r3, #8
 8002614:	2b00      	cmp	r3, #0
 8002616:	d015      	beq.n	8002644 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	4a61      	ldr	r2, [pc, #388]	@ (80027a0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800261c:	4293      	cmp	r3, r2
 800261e:	f240 80b9 	bls.w	8002794 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002628:	2b00      	cmp	r3, #0
 800262a:	f000 80b3 	beq.w	8002794 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	015a      	lsls	r2, r3, #5
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	4413      	add	r3, r2
 8002636:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800263a:	461a      	mov	r2, r3
 800263c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002640:	6093      	str	r3, [r2, #8]
 8002642:	e0a7      	b.n	8002794 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	f003 0320 	and.w	r3, r3, #32
 800264a:	2b00      	cmp	r3, #0
 800264c:	d009      	beq.n	8002662 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	015a      	lsls	r2, r3, #5
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	4413      	add	r3, r2
 8002656:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800265a:	461a      	mov	r2, r3
 800265c:	2320      	movs	r3, #32
 800265e:	6093      	str	r3, [r2, #8]
 8002660:	e098      	b.n	8002794 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002668:	2b00      	cmp	r3, #0
 800266a:	f040 8093 	bne.w	8002794 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	4a4b      	ldr	r2, [pc, #300]	@ (80027a0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d90f      	bls.n	8002696 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00a      	beq.n	8002696 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	015a      	lsls	r2, r3, #5
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	4413      	add	r3, r2
 8002688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800268c:	461a      	mov	r2, r3
 800268e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002692:	6093      	str	r3, [r2, #8]
 8002694:	e07e      	b.n	8002794 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002696:	683a      	ldr	r2, [r7, #0]
 8002698:	4613      	mov	r3, r2
 800269a:	00db      	lsls	r3, r3, #3
 800269c:	4413      	add	r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	4413      	add	r3, r2
 80026a8:	3304      	adds	r3, #4
 80026aa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6a1a      	ldr	r2, [r3, #32]
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	0159      	lsls	r1, r3, #5
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	440b      	add	r3, r1
 80026b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026c2:	1ad2      	subs	r2, r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d114      	bne.n	80026f8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d109      	bne.n	80026ea <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6818      	ldr	r0, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80026e0:	461a      	mov	r2, r3
 80026e2:	2101      	movs	r1, #1
 80026e4:	f002 fd0c 	bl	8005100 <USB_EP0_OutStart>
 80026e8:	e006      	b.n	80026f8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	68da      	ldr	r2, [r3, #12]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	695b      	ldr	r3, [r3, #20]
 80026f2:	441a      	add	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	4619      	mov	r1, r3
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f005 f8aa 	bl	8007858 <HAL_PCD_DataOutStageCallback>
 8002704:	e046      	b.n	8002794 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	4a26      	ldr	r2, [pc, #152]	@ (80027a4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d124      	bne.n	8002758 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00a      	beq.n	800272e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	015a      	lsls	r2, r3, #5
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	4413      	add	r3, r2
 8002720:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002724:	461a      	mov	r2, r3
 8002726:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800272a:	6093      	str	r3, [r2, #8]
 800272c:	e032      	b.n	8002794 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	f003 0320 	and.w	r3, r3, #32
 8002734:	2b00      	cmp	r3, #0
 8002736:	d008      	beq.n	800274a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	015a      	lsls	r2, r3, #5
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	4413      	add	r3, r2
 8002740:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002744:	461a      	mov	r2, r3
 8002746:	2320      	movs	r3, #32
 8002748:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	b2db      	uxtb	r3, r3
 800274e:	4619      	mov	r1, r3
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f005 f881 	bl	8007858 <HAL_PCD_DataOutStageCallback>
 8002756:	e01d      	b.n	8002794 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d114      	bne.n	8002788 <PCD_EP_OutXfrComplete_int+0x1b0>
 800275e:	6879      	ldr	r1, [r7, #4]
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	4613      	mov	r3, r2
 8002764:	00db      	lsls	r3, r3, #3
 8002766:	4413      	add	r3, r2
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	440b      	add	r3, r1
 800276c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d108      	bne.n	8002788 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6818      	ldr	r0, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002780:	461a      	mov	r2, r3
 8002782:	2100      	movs	r1, #0
 8002784:	f002 fcbc 	bl	8005100 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	b2db      	uxtb	r3, r3
 800278c:	4619      	mov	r1, r3
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f005 f862 	bl	8007858 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002794:	2300      	movs	r3, #0
}
 8002796:	4618      	mov	r0, r3
 8002798:	3720      	adds	r7, #32
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	4f54300a 	.word	0x4f54300a
 80027a4:	4f54310a 	.word	0x4f54310a

080027a8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b086      	sub	sp, #24
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	333c      	adds	r3, #60	@ 0x3c
 80027c0:	3304      	adds	r3, #4
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	015a      	lsls	r2, r3, #5
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	4413      	add	r3, r2
 80027ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	4a15      	ldr	r2, [pc, #84]	@ (8002830 <PCD_EP_OutSetupPacket_int+0x88>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d90e      	bls.n	80027fc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d009      	beq.n	80027fc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	015a      	lsls	r2, r3, #5
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	4413      	add	r3, r2
 80027f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027f4:	461a      	mov	r2, r3
 80027f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027fa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f005 f819 	bl	8007834 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	4a0a      	ldr	r2, [pc, #40]	@ (8002830 <PCD_EP_OutSetupPacket_int+0x88>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d90c      	bls.n	8002824 <PCD_EP_OutSetupPacket_int+0x7c>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	799b      	ldrb	r3, [r3, #6]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d108      	bne.n	8002824 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6818      	ldr	r0, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800281c:	461a      	mov	r2, r3
 800281e:	2101      	movs	r1, #1
 8002820:	f002 fc6e 	bl	8005100 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3718      	adds	r7, #24
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	4f54300a 	.word	0x4f54300a

08002834 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	460b      	mov	r3, r1
 800283e:	70fb      	strb	r3, [r7, #3]
 8002840:	4613      	mov	r3, r2
 8002842:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800284a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800284c:	78fb      	ldrb	r3, [r7, #3]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d107      	bne.n	8002862 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002852:	883b      	ldrh	r3, [r7, #0]
 8002854:	0419      	lsls	r1, r3, #16
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68ba      	ldr	r2, [r7, #8]
 800285c:	430a      	orrs	r2, r1
 800285e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002860:	e028      	b.n	80028b4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002868:	0c1b      	lsrs	r3, r3, #16
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	4413      	add	r3, r2
 800286e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002870:	2300      	movs	r3, #0
 8002872:	73fb      	strb	r3, [r7, #15]
 8002874:	e00d      	b.n	8002892 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	7bfb      	ldrb	r3, [r7, #15]
 800287c:	3340      	adds	r3, #64	@ 0x40
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	4413      	add	r3, r2
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	0c1b      	lsrs	r3, r3, #16
 8002886:	68ba      	ldr	r2, [r7, #8]
 8002888:	4413      	add	r3, r2
 800288a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800288c:	7bfb      	ldrb	r3, [r7, #15]
 800288e:	3301      	adds	r3, #1
 8002890:	73fb      	strb	r3, [r7, #15]
 8002892:	7bfa      	ldrb	r2, [r7, #15]
 8002894:	78fb      	ldrb	r3, [r7, #3]
 8002896:	3b01      	subs	r3, #1
 8002898:	429a      	cmp	r2, r3
 800289a:	d3ec      	bcc.n	8002876 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800289c:	883b      	ldrh	r3, [r7, #0]
 800289e:	0418      	lsls	r0, r3, #16
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6819      	ldr	r1, [r3, #0]
 80028a4:	78fb      	ldrb	r3, [r7, #3]
 80028a6:	3b01      	subs	r3, #1
 80028a8:	68ba      	ldr	r2, [r7, #8]
 80028aa:	4302      	orrs	r2, r0
 80028ac:	3340      	adds	r3, #64	@ 0x40
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	440b      	add	r3, r1
 80028b2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3714      	adds	r7, #20
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr

080028c2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80028c2:	b480      	push	{r7}
 80028c4:	b083      	sub	sp, #12
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
 80028ca:	460b      	mov	r3, r1
 80028cc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	887a      	ldrh	r2, [r7, #2]
 80028d4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80028d6:	2300      	movs	r3, #0
}
 80028d8:	4618      	mov	r0, r3
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002912:	4b05      	ldr	r3, [pc, #20]	@ (8002928 <HAL_PCDEx_ActivateLPM+0x44>)
 8002914:	4313      	orrs	r3, r2
 8002916:	68fa      	ldr	r2, [r7, #12]
 8002918:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3714      	adds	r7, #20
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	10000003 	.word	0x10000003

0800292c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002930:	4b05      	ldr	r3, [pc, #20]	@ (8002948 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a04      	ldr	r2, [pc, #16]	@ (8002948 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002936:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800293a:	6013      	str	r3, [r2, #0]
}
 800293c:	bf00      	nop
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	40007000 	.word	0x40007000

0800294c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002952:	2300      	movs	r3, #0
 8002954:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002956:	4b23      	ldr	r3, [pc, #140]	@ (80029e4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295a:	4a22      	ldr	r2, [pc, #136]	@ (80029e4 <HAL_PWREx_EnableOverDrive+0x98>)
 800295c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002960:	6413      	str	r3, [r2, #64]	@ 0x40
 8002962:	4b20      	ldr	r3, [pc, #128]	@ (80029e4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800296a:	603b      	str	r3, [r7, #0]
 800296c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800296e:	4b1e      	ldr	r3, [pc, #120]	@ (80029e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a1d      	ldr	r2, [pc, #116]	@ (80029e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002974:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002978:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800297a:	f7fe fa3b 	bl	8000df4 <HAL_GetTick>
 800297e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002980:	e009      	b.n	8002996 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002982:	f7fe fa37 	bl	8000df4 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002990:	d901      	bls.n	8002996 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e022      	b.n	80029dc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002996:	4b14      	ldr	r3, [pc, #80]	@ (80029e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800299e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029a2:	d1ee      	bne.n	8002982 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80029a4:	4b10      	ldr	r3, [pc, #64]	@ (80029e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a0f      	ldr	r2, [pc, #60]	@ (80029e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029ae:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029b0:	f7fe fa20 	bl	8000df4 <HAL_GetTick>
 80029b4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80029b6:	e009      	b.n	80029cc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80029b8:	f7fe fa1c 	bl	8000df4 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029c6:	d901      	bls.n	80029cc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e007      	b.n	80029dc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80029cc:	4b06      	ldr	r3, [pc, #24]	@ (80029e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80029d8:	d1ee      	bne.n	80029b8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80029da:	2300      	movs	r3, #0
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3708      	adds	r7, #8
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40023800 	.word	0x40023800
 80029e8:	40007000 	.word	0x40007000

080029ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80029f4:	2300      	movs	r3, #0
 80029f6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e291      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f000 8087 	beq.w	8002b1e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a10:	4b96      	ldr	r3, [pc, #600]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f003 030c 	and.w	r3, r3, #12
 8002a18:	2b04      	cmp	r3, #4
 8002a1a:	d00c      	beq.n	8002a36 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a1c:	4b93      	ldr	r3, [pc, #588]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f003 030c 	and.w	r3, r3, #12
 8002a24:	2b08      	cmp	r3, #8
 8002a26:	d112      	bne.n	8002a4e <HAL_RCC_OscConfig+0x62>
 8002a28:	4b90      	ldr	r3, [pc, #576]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a34:	d10b      	bne.n	8002a4e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a36:	4b8d      	ldr	r3, [pc, #564]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d06c      	beq.n	8002b1c <HAL_RCC_OscConfig+0x130>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d168      	bne.n	8002b1c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e26b      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a56:	d106      	bne.n	8002a66 <HAL_RCC_OscConfig+0x7a>
 8002a58:	4b84      	ldr	r3, [pc, #528]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a83      	ldr	r2, [pc, #524]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002a5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a62:	6013      	str	r3, [r2, #0]
 8002a64:	e02e      	b.n	8002ac4 <HAL_RCC_OscConfig+0xd8>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10c      	bne.n	8002a88 <HAL_RCC_OscConfig+0x9c>
 8002a6e:	4b7f      	ldr	r3, [pc, #508]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a7e      	ldr	r2, [pc, #504]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002a74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a78:	6013      	str	r3, [r2, #0]
 8002a7a:	4b7c      	ldr	r3, [pc, #496]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a7b      	ldr	r2, [pc, #492]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002a80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a84:	6013      	str	r3, [r2, #0]
 8002a86:	e01d      	b.n	8002ac4 <HAL_RCC_OscConfig+0xd8>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a90:	d10c      	bne.n	8002aac <HAL_RCC_OscConfig+0xc0>
 8002a92:	4b76      	ldr	r3, [pc, #472]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a75      	ldr	r2, [pc, #468]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002a98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a9c:	6013      	str	r3, [r2, #0]
 8002a9e:	4b73      	ldr	r3, [pc, #460]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a72      	ldr	r2, [pc, #456]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aa8:	6013      	str	r3, [r2, #0]
 8002aaa:	e00b      	b.n	8002ac4 <HAL_RCC_OscConfig+0xd8>
 8002aac:	4b6f      	ldr	r3, [pc, #444]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a6e      	ldr	r2, [pc, #440]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002ab2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ab6:	6013      	str	r3, [r2, #0]
 8002ab8:	4b6c      	ldr	r3, [pc, #432]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a6b      	ldr	r2, [pc, #428]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002abe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ac2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d013      	beq.n	8002af4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002acc:	f7fe f992 	bl	8000df4 <HAL_GetTick>
 8002ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad2:	e008      	b.n	8002ae6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ad4:	f7fe f98e 	bl	8000df4 <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	2b64      	cmp	r3, #100	@ 0x64
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e21f      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae6:	4b61      	ldr	r3, [pc, #388]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d0f0      	beq.n	8002ad4 <HAL_RCC_OscConfig+0xe8>
 8002af2:	e014      	b.n	8002b1e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af4:	f7fe f97e 	bl	8000df4 <HAL_GetTick>
 8002af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002afa:	e008      	b.n	8002b0e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002afc:	f7fe f97a 	bl	8000df4 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b64      	cmp	r3, #100	@ 0x64
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e20b      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b0e:	4b57      	ldr	r3, [pc, #348]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1f0      	bne.n	8002afc <HAL_RCC_OscConfig+0x110>
 8002b1a:	e000      	b.n	8002b1e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d069      	beq.n	8002bfe <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b2a:	4b50      	ldr	r3, [pc, #320]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 030c 	and.w	r3, r3, #12
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d00b      	beq.n	8002b4e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b36:	4b4d      	ldr	r3, [pc, #308]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	f003 030c 	and.w	r3, r3, #12
 8002b3e:	2b08      	cmp	r3, #8
 8002b40:	d11c      	bne.n	8002b7c <HAL_RCC_OscConfig+0x190>
 8002b42:	4b4a      	ldr	r3, [pc, #296]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d116      	bne.n	8002b7c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b4e:	4b47      	ldr	r3, [pc, #284]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d005      	beq.n	8002b66 <HAL_RCC_OscConfig+0x17a>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d001      	beq.n	8002b66 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e1df      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b66:	4b41      	ldr	r3, [pc, #260]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	493d      	ldr	r1, [pc, #244]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002b76:	4313      	orrs	r3, r2
 8002b78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b7a:	e040      	b.n	8002bfe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d023      	beq.n	8002bcc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b84:	4b39      	ldr	r3, [pc, #228]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a38      	ldr	r2, [pc, #224]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002b8a:	f043 0301 	orr.w	r3, r3, #1
 8002b8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b90:	f7fe f930 	bl	8000df4 <HAL_GetTick>
 8002b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b96:	e008      	b.n	8002baa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b98:	f7fe f92c 	bl	8000df4 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e1bd      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002baa:	4b30      	ldr	r3, [pc, #192]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d0f0      	beq.n	8002b98 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bb6:	4b2d      	ldr	r3, [pc, #180]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	00db      	lsls	r3, r3, #3
 8002bc4:	4929      	ldr	r1, [pc, #164]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	600b      	str	r3, [r1, #0]
 8002bca:	e018      	b.n	8002bfe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bcc:	4b27      	ldr	r3, [pc, #156]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a26      	ldr	r2, [pc, #152]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002bd2:	f023 0301 	bic.w	r3, r3, #1
 8002bd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd8:	f7fe f90c 	bl	8000df4 <HAL_GetTick>
 8002bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bde:	e008      	b.n	8002bf2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002be0:	f7fe f908 	bl	8000df4 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e199      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bf2:	4b1e      	ldr	r3, [pc, #120]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d1f0      	bne.n	8002be0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0308 	and.w	r3, r3, #8
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d038      	beq.n	8002c7c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d019      	beq.n	8002c46 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c12:	4b16      	ldr	r3, [pc, #88]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c16:	4a15      	ldr	r2, [pc, #84]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002c18:	f043 0301 	orr.w	r3, r3, #1
 8002c1c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c1e:	f7fe f8e9 	bl	8000df4 <HAL_GetTick>
 8002c22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c24:	e008      	b.n	8002c38 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c26:	f7fe f8e5 	bl	8000df4 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d901      	bls.n	8002c38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e176      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c38:	4b0c      	ldr	r3, [pc, #48]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002c3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c3c:	f003 0302 	and.w	r3, r3, #2
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d0f0      	beq.n	8002c26 <HAL_RCC_OscConfig+0x23a>
 8002c44:	e01a      	b.n	8002c7c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c46:	4b09      	ldr	r3, [pc, #36]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002c48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c4a:	4a08      	ldr	r2, [pc, #32]	@ (8002c6c <HAL_RCC_OscConfig+0x280>)
 8002c4c:	f023 0301 	bic.w	r3, r3, #1
 8002c50:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c52:	f7fe f8cf 	bl	8000df4 <HAL_GetTick>
 8002c56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c58:	e00a      	b.n	8002c70 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c5a:	f7fe f8cb 	bl	8000df4 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d903      	bls.n	8002c70 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e15c      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
 8002c6c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c70:	4b91      	ldr	r3, [pc, #580]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002c72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d1ee      	bne.n	8002c5a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0304 	and.w	r3, r3, #4
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	f000 80a4 	beq.w	8002dd2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c8a:	4b8b      	ldr	r3, [pc, #556]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d10d      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c96:	4b88      	ldr	r3, [pc, #544]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9a:	4a87      	ldr	r2, [pc, #540]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002c9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ca2:	4b85      	ldr	r3, [pc, #532]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002caa:	60bb      	str	r3, [r7, #8]
 8002cac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cb2:	4b82      	ldr	r3, [pc, #520]	@ (8002ebc <HAL_RCC_OscConfig+0x4d0>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d118      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002cbe:	4b7f      	ldr	r3, [pc, #508]	@ (8002ebc <HAL_RCC_OscConfig+0x4d0>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a7e      	ldr	r2, [pc, #504]	@ (8002ebc <HAL_RCC_OscConfig+0x4d0>)
 8002cc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cca:	f7fe f893 	bl	8000df4 <HAL_GetTick>
 8002cce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cd0:	e008      	b.n	8002ce4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cd2:	f7fe f88f 	bl	8000df4 <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	2b64      	cmp	r3, #100	@ 0x64
 8002cde:	d901      	bls.n	8002ce4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e120      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ce4:	4b75      	ldr	r3, [pc, #468]	@ (8002ebc <HAL_RCC_OscConfig+0x4d0>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d0f0      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d106      	bne.n	8002d06 <HAL_RCC_OscConfig+0x31a>
 8002cf8:	4b6f      	ldr	r3, [pc, #444]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002cfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cfc:	4a6e      	ldr	r2, [pc, #440]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002cfe:	f043 0301 	orr.w	r3, r3, #1
 8002d02:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d04:	e02d      	b.n	8002d62 <HAL_RCC_OscConfig+0x376>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10c      	bne.n	8002d28 <HAL_RCC_OscConfig+0x33c>
 8002d0e:	4b6a      	ldr	r3, [pc, #424]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d12:	4a69      	ldr	r2, [pc, #420]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002d14:	f023 0301 	bic.w	r3, r3, #1
 8002d18:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d1a:	4b67      	ldr	r3, [pc, #412]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d1e:	4a66      	ldr	r2, [pc, #408]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002d20:	f023 0304 	bic.w	r3, r3, #4
 8002d24:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d26:	e01c      	b.n	8002d62 <HAL_RCC_OscConfig+0x376>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	2b05      	cmp	r3, #5
 8002d2e:	d10c      	bne.n	8002d4a <HAL_RCC_OscConfig+0x35e>
 8002d30:	4b61      	ldr	r3, [pc, #388]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002d32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d34:	4a60      	ldr	r2, [pc, #384]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002d36:	f043 0304 	orr.w	r3, r3, #4
 8002d3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d3c:	4b5e      	ldr	r3, [pc, #376]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002d3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d40:	4a5d      	ldr	r2, [pc, #372]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002d42:	f043 0301 	orr.w	r3, r3, #1
 8002d46:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d48:	e00b      	b.n	8002d62 <HAL_RCC_OscConfig+0x376>
 8002d4a:	4b5b      	ldr	r3, [pc, #364]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d4e:	4a5a      	ldr	r2, [pc, #360]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002d50:	f023 0301 	bic.w	r3, r3, #1
 8002d54:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d56:	4b58      	ldr	r3, [pc, #352]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d5a:	4a57      	ldr	r2, [pc, #348]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002d5c:	f023 0304 	bic.w	r3, r3, #4
 8002d60:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d015      	beq.n	8002d96 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d6a:	f7fe f843 	bl	8000df4 <HAL_GetTick>
 8002d6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d70:	e00a      	b.n	8002d88 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d72:	f7fe f83f 	bl	8000df4 <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d901      	bls.n	8002d88 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	e0ce      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d88:	4b4b      	ldr	r3, [pc, #300]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002d8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d8c:	f003 0302 	and.w	r3, r3, #2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d0ee      	beq.n	8002d72 <HAL_RCC_OscConfig+0x386>
 8002d94:	e014      	b.n	8002dc0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d96:	f7fe f82d 	bl	8000df4 <HAL_GetTick>
 8002d9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d9c:	e00a      	b.n	8002db4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d9e:	f7fe f829 	bl	8000df4 <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d901      	bls.n	8002db4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e0b8      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002db4:	4b40      	ldr	r3, [pc, #256]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db8:	f003 0302 	and.w	r3, r3, #2
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1ee      	bne.n	8002d9e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002dc0:	7dfb      	ldrb	r3, [r7, #23]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d105      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dc6:	4b3c      	ldr	r3, [pc, #240]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dca:	4a3b      	ldr	r2, [pc, #236]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002dcc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dd0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f000 80a4 	beq.w	8002f24 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ddc:	4b36      	ldr	r3, [pc, #216]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f003 030c 	and.w	r3, r3, #12
 8002de4:	2b08      	cmp	r3, #8
 8002de6:	d06b      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	699b      	ldr	r3, [r3, #24]
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d149      	bne.n	8002e84 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002df0:	4b31      	ldr	r3, [pc, #196]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a30      	ldr	r2, [pc, #192]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002df6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dfc:	f7fd fffa 	bl	8000df4 <HAL_GetTick>
 8002e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e02:	e008      	b.n	8002e16 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e04:	f7fd fff6 	bl	8000df4 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d901      	bls.n	8002e16 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e087      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e16:	4b28      	ldr	r3, [pc, #160]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1f0      	bne.n	8002e04 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	69da      	ldr	r2, [r3, #28]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a1b      	ldr	r3, [r3, #32]
 8002e2a:	431a      	orrs	r2, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e30:	019b      	lsls	r3, r3, #6
 8002e32:	431a      	orrs	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e38:	085b      	lsrs	r3, r3, #1
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	041b      	lsls	r3, r3, #16
 8002e3e:	431a      	orrs	r2, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e44:	061b      	lsls	r3, r3, #24
 8002e46:	4313      	orrs	r3, r2
 8002e48:	4a1b      	ldr	r2, [pc, #108]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002e4a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002e4e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e50:	4b19      	ldr	r3, [pc, #100]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a18      	ldr	r2, [pc, #96]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002e56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5c:	f7fd ffca 	bl	8000df4 <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e64:	f7fd ffc6 	bl	8000df4 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e057      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e76:	4b10      	ldr	r3, [pc, #64]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0f0      	beq.n	8002e64 <HAL_RCC_OscConfig+0x478>
 8002e82:	e04f      	b.n	8002f24 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e84:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a0b      	ldr	r2, [pc, #44]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002e8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e90:	f7fd ffb0 	bl	8000df4 <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e96:	e008      	b.n	8002eaa <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e98:	f7fd ffac 	bl	8000df4 <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e03d      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eaa:	4b03      	ldr	r3, [pc, #12]	@ (8002eb8 <HAL_RCC_OscConfig+0x4cc>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f0      	bne.n	8002e98 <HAL_RCC_OscConfig+0x4ac>
 8002eb6:	e035      	b.n	8002f24 <HAL_RCC_OscConfig+0x538>
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002ec0:	4b1b      	ldr	r3, [pc, #108]	@ (8002f30 <HAL_RCC_OscConfig+0x544>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d028      	beq.n	8002f20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d121      	bne.n	8002f20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d11a      	bne.n	8002f20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ef6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d111      	bne.n	8002f20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f06:	085b      	lsrs	r3, r3, #1
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d107      	bne.n	8002f20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f1a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d001      	beq.n	8002f24 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e000      	b.n	8002f26 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3718      	adds	r7, #24
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	40023800 	.word	0x40023800

08002f34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d101      	bne.n	8002f4c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e0d0      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f4c:	4b6a      	ldr	r3, [pc, #424]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 030f 	and.w	r3, r3, #15
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d910      	bls.n	8002f7c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f5a:	4b67      	ldr	r3, [pc, #412]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f023 020f 	bic.w	r2, r3, #15
 8002f62:	4965      	ldr	r1, [pc, #404]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f6a:	4b63      	ldr	r3, [pc, #396]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 030f 	and.w	r3, r3, #15
 8002f72:	683a      	ldr	r2, [r7, #0]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d001      	beq.n	8002f7c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e0b8      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0302 	and.w	r3, r3, #2
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d020      	beq.n	8002fca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0304 	and.w	r3, r3, #4
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d005      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f94:	4b59      	ldr	r3, [pc, #356]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	4a58      	ldr	r2, [pc, #352]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 8002f9a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f9e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0308 	and.w	r3, r3, #8
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d005      	beq.n	8002fb8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fac:	4b53      	ldr	r3, [pc, #332]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	4a52      	ldr	r2, [pc, #328]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 8002fb2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002fb6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fb8:	4b50      	ldr	r3, [pc, #320]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	494d      	ldr	r1, [pc, #308]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d040      	beq.n	8003058 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d107      	bne.n	8002fee <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fde:	4b47      	ldr	r3, [pc, #284]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d115      	bne.n	8003016 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e07f      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d107      	bne.n	8003006 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ff6:	4b41      	ldr	r3, [pc, #260]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d109      	bne.n	8003016 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e073      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003006:	4b3d      	ldr	r3, [pc, #244]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e06b      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003016:	4b39      	ldr	r3, [pc, #228]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f023 0203 	bic.w	r2, r3, #3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	4936      	ldr	r1, [pc, #216]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 8003024:	4313      	orrs	r3, r2
 8003026:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003028:	f7fd fee4 	bl	8000df4 <HAL_GetTick>
 800302c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800302e:	e00a      	b.n	8003046 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003030:	f7fd fee0 	bl	8000df4 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800303e:	4293      	cmp	r3, r2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e053      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003046:	4b2d      	ldr	r3, [pc, #180]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 020c 	and.w	r2, r3, #12
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	429a      	cmp	r2, r3
 8003056:	d1eb      	bne.n	8003030 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003058:	4b27      	ldr	r3, [pc, #156]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 030f 	and.w	r3, r3, #15
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	429a      	cmp	r2, r3
 8003064:	d210      	bcs.n	8003088 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003066:	4b24      	ldr	r3, [pc, #144]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f023 020f 	bic.w	r2, r3, #15
 800306e:	4922      	ldr	r1, [pc, #136]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	4313      	orrs	r3, r2
 8003074:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003076:	4b20      	ldr	r3, [pc, #128]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 030f 	and.w	r3, r3, #15
 800307e:	683a      	ldr	r2, [r7, #0]
 8003080:	429a      	cmp	r2, r3
 8003082:	d001      	beq.n	8003088 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e032      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0304 	and.w	r3, r3, #4
 8003090:	2b00      	cmp	r3, #0
 8003092:	d008      	beq.n	80030a6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003094:	4b19      	ldr	r3, [pc, #100]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	4916      	ldr	r1, [pc, #88]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0308 	and.w	r3, r3, #8
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d009      	beq.n	80030c6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030b2:	4b12      	ldr	r3, [pc, #72]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	490e      	ldr	r1, [pc, #56]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030c6:	f000 f821 	bl	800310c <HAL_RCC_GetSysClockFreq>
 80030ca:	4602      	mov	r2, r0
 80030cc:	4b0b      	ldr	r3, [pc, #44]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	091b      	lsrs	r3, r3, #4
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	490a      	ldr	r1, [pc, #40]	@ (8003100 <HAL_RCC_ClockConfig+0x1cc>)
 80030d8:	5ccb      	ldrb	r3, [r1, r3]
 80030da:	fa22 f303 	lsr.w	r3, r2, r3
 80030de:	4a09      	ldr	r2, [pc, #36]	@ (8003104 <HAL_RCC_ClockConfig+0x1d0>)
 80030e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80030e2:	4b09      	ldr	r3, [pc, #36]	@ (8003108 <HAL_RCC_ClockConfig+0x1d4>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f7fd fe40 	bl	8000d6c <HAL_InitTick>

  return HAL_OK;
 80030ec:	2300      	movs	r3, #0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3710      	adds	r7, #16
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	40023c00 	.word	0x40023c00
 80030fc:	40023800 	.word	0x40023800
 8003100:	0800812c 	.word	0x0800812c
 8003104:	20000000 	.word	0x20000000
 8003108:	20000004 	.word	0x20000004

0800310c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800310c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003110:	b094      	sub	sp, #80	@ 0x50
 8003112:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003114:	2300      	movs	r3, #0
 8003116:	647b      	str	r3, [r7, #68]	@ 0x44
 8003118:	2300      	movs	r3, #0
 800311a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800311c:	2300      	movs	r3, #0
 800311e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003120:	2300      	movs	r3, #0
 8003122:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003124:	4b79      	ldr	r3, [pc, #484]	@ (800330c <HAL_RCC_GetSysClockFreq+0x200>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f003 030c 	and.w	r3, r3, #12
 800312c:	2b08      	cmp	r3, #8
 800312e:	d00d      	beq.n	800314c <HAL_RCC_GetSysClockFreq+0x40>
 8003130:	2b08      	cmp	r3, #8
 8003132:	f200 80e1 	bhi.w	80032f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003136:	2b00      	cmp	r3, #0
 8003138:	d002      	beq.n	8003140 <HAL_RCC_GetSysClockFreq+0x34>
 800313a:	2b04      	cmp	r3, #4
 800313c:	d003      	beq.n	8003146 <HAL_RCC_GetSysClockFreq+0x3a>
 800313e:	e0db      	b.n	80032f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003140:	4b73      	ldr	r3, [pc, #460]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x204>)
 8003142:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003144:	e0db      	b.n	80032fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003146:	4b72      	ldr	r3, [pc, #456]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x204>)
 8003148:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800314a:	e0d8      	b.n	80032fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800314c:	4b6f      	ldr	r3, [pc, #444]	@ (800330c <HAL_RCC_GetSysClockFreq+0x200>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003154:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003156:	4b6d      	ldr	r3, [pc, #436]	@ (800330c <HAL_RCC_GetSysClockFreq+0x200>)
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d063      	beq.n	800322a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003162:	4b6a      	ldr	r3, [pc, #424]	@ (800330c <HAL_RCC_GetSysClockFreq+0x200>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	099b      	lsrs	r3, r3, #6
 8003168:	2200      	movs	r2, #0
 800316a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800316c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800316e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003170:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003174:	633b      	str	r3, [r7, #48]	@ 0x30
 8003176:	2300      	movs	r3, #0
 8003178:	637b      	str	r3, [r7, #52]	@ 0x34
 800317a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800317e:	4622      	mov	r2, r4
 8003180:	462b      	mov	r3, r5
 8003182:	f04f 0000 	mov.w	r0, #0
 8003186:	f04f 0100 	mov.w	r1, #0
 800318a:	0159      	lsls	r1, r3, #5
 800318c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003190:	0150      	lsls	r0, r2, #5
 8003192:	4602      	mov	r2, r0
 8003194:	460b      	mov	r3, r1
 8003196:	4621      	mov	r1, r4
 8003198:	1a51      	subs	r1, r2, r1
 800319a:	6139      	str	r1, [r7, #16]
 800319c:	4629      	mov	r1, r5
 800319e:	eb63 0301 	sbc.w	r3, r3, r1
 80031a2:	617b      	str	r3, [r7, #20]
 80031a4:	f04f 0200 	mov.w	r2, #0
 80031a8:	f04f 0300 	mov.w	r3, #0
 80031ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031b0:	4659      	mov	r1, fp
 80031b2:	018b      	lsls	r3, r1, #6
 80031b4:	4651      	mov	r1, sl
 80031b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031ba:	4651      	mov	r1, sl
 80031bc:	018a      	lsls	r2, r1, #6
 80031be:	4651      	mov	r1, sl
 80031c0:	ebb2 0801 	subs.w	r8, r2, r1
 80031c4:	4659      	mov	r1, fp
 80031c6:	eb63 0901 	sbc.w	r9, r3, r1
 80031ca:	f04f 0200 	mov.w	r2, #0
 80031ce:	f04f 0300 	mov.w	r3, #0
 80031d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80031de:	4690      	mov	r8, r2
 80031e0:	4699      	mov	r9, r3
 80031e2:	4623      	mov	r3, r4
 80031e4:	eb18 0303 	adds.w	r3, r8, r3
 80031e8:	60bb      	str	r3, [r7, #8]
 80031ea:	462b      	mov	r3, r5
 80031ec:	eb49 0303 	adc.w	r3, r9, r3
 80031f0:	60fb      	str	r3, [r7, #12]
 80031f2:	f04f 0200 	mov.w	r2, #0
 80031f6:	f04f 0300 	mov.w	r3, #0
 80031fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80031fe:	4629      	mov	r1, r5
 8003200:	028b      	lsls	r3, r1, #10
 8003202:	4621      	mov	r1, r4
 8003204:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003208:	4621      	mov	r1, r4
 800320a:	028a      	lsls	r2, r1, #10
 800320c:	4610      	mov	r0, r2
 800320e:	4619      	mov	r1, r3
 8003210:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003212:	2200      	movs	r2, #0
 8003214:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003216:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003218:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800321c:	f7fd f800 	bl	8000220 <__aeabi_uldivmod>
 8003220:	4602      	mov	r2, r0
 8003222:	460b      	mov	r3, r1
 8003224:	4613      	mov	r3, r2
 8003226:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003228:	e058      	b.n	80032dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800322a:	4b38      	ldr	r3, [pc, #224]	@ (800330c <HAL_RCC_GetSysClockFreq+0x200>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	099b      	lsrs	r3, r3, #6
 8003230:	2200      	movs	r2, #0
 8003232:	4618      	mov	r0, r3
 8003234:	4611      	mov	r1, r2
 8003236:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800323a:	623b      	str	r3, [r7, #32]
 800323c:	2300      	movs	r3, #0
 800323e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003240:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003244:	4642      	mov	r2, r8
 8003246:	464b      	mov	r3, r9
 8003248:	f04f 0000 	mov.w	r0, #0
 800324c:	f04f 0100 	mov.w	r1, #0
 8003250:	0159      	lsls	r1, r3, #5
 8003252:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003256:	0150      	lsls	r0, r2, #5
 8003258:	4602      	mov	r2, r0
 800325a:	460b      	mov	r3, r1
 800325c:	4641      	mov	r1, r8
 800325e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003262:	4649      	mov	r1, r9
 8003264:	eb63 0b01 	sbc.w	fp, r3, r1
 8003268:	f04f 0200 	mov.w	r2, #0
 800326c:	f04f 0300 	mov.w	r3, #0
 8003270:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003274:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003278:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800327c:	ebb2 040a 	subs.w	r4, r2, sl
 8003280:	eb63 050b 	sbc.w	r5, r3, fp
 8003284:	f04f 0200 	mov.w	r2, #0
 8003288:	f04f 0300 	mov.w	r3, #0
 800328c:	00eb      	lsls	r3, r5, #3
 800328e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003292:	00e2      	lsls	r2, r4, #3
 8003294:	4614      	mov	r4, r2
 8003296:	461d      	mov	r5, r3
 8003298:	4643      	mov	r3, r8
 800329a:	18e3      	adds	r3, r4, r3
 800329c:	603b      	str	r3, [r7, #0]
 800329e:	464b      	mov	r3, r9
 80032a0:	eb45 0303 	adc.w	r3, r5, r3
 80032a4:	607b      	str	r3, [r7, #4]
 80032a6:	f04f 0200 	mov.w	r2, #0
 80032aa:	f04f 0300 	mov.w	r3, #0
 80032ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032b2:	4629      	mov	r1, r5
 80032b4:	028b      	lsls	r3, r1, #10
 80032b6:	4621      	mov	r1, r4
 80032b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032bc:	4621      	mov	r1, r4
 80032be:	028a      	lsls	r2, r1, #10
 80032c0:	4610      	mov	r0, r2
 80032c2:	4619      	mov	r1, r3
 80032c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032c6:	2200      	movs	r2, #0
 80032c8:	61bb      	str	r3, [r7, #24]
 80032ca:	61fa      	str	r2, [r7, #28]
 80032cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032d0:	f7fc ffa6 	bl	8000220 <__aeabi_uldivmod>
 80032d4:	4602      	mov	r2, r0
 80032d6:	460b      	mov	r3, r1
 80032d8:	4613      	mov	r3, r2
 80032da:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80032dc:	4b0b      	ldr	r3, [pc, #44]	@ (800330c <HAL_RCC_GetSysClockFreq+0x200>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	0c1b      	lsrs	r3, r3, #16
 80032e2:	f003 0303 	and.w	r3, r3, #3
 80032e6:	3301      	adds	r3, #1
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80032ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80032f6:	e002      	b.n	80032fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80032f8:	4b05      	ldr	r3, [pc, #20]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x204>)
 80032fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80032fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003300:	4618      	mov	r0, r3
 8003302:	3750      	adds	r7, #80	@ 0x50
 8003304:	46bd      	mov	sp, r7
 8003306:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800330a:	bf00      	nop
 800330c:	40023800 	.word	0x40023800
 8003310:	00f42400 	.word	0x00f42400

08003314 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003314:	b480      	push	{r7}
 8003316:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003318:	4b03      	ldr	r3, [pc, #12]	@ (8003328 <HAL_RCC_GetHCLKFreq+0x14>)
 800331a:	681b      	ldr	r3, [r3, #0]
}
 800331c:	4618      	mov	r0, r3
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	20000000 	.word	0x20000000

0800332c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b088      	sub	sp, #32
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003334:	2300      	movs	r3, #0
 8003336:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003338:	2300      	movs	r3, #0
 800333a:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 800333c:	2300      	movs	r3, #0
 800333e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003340:	2300      	movs	r3, #0
 8003342:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0301 	and.w	r3, r3, #1
 800334c:	2b00      	cmp	r3, #0
 800334e:	d012      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003350:	4b65      	ldr	r3, [pc, #404]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	4a64      	ldr	r2, [pc, #400]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003356:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800335a:	6093      	str	r3, [r2, #8]
 800335c:	4b62      	ldr	r3, [pc, #392]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800335e:	689a      	ldr	r2, [r3, #8]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003364:	4960      	ldr	r1, [pc, #384]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003366:	4313      	orrs	r3, r2
 8003368:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800336e:	2b00      	cmp	r3, #0
 8003370:	d101      	bne.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8003372:	2301      	movs	r3, #1
 8003374:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d017      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003382:	4b59      	ldr	r3, [pc, #356]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003384:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003388:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003390:	4955      	ldr	r1, [pc, #340]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003392:	4313      	orrs	r3, r2
 8003394:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800339c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033a0:	d101      	bne.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 80033a2:	2301      	movs	r3, #1
 80033a4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 80033ae:	2301      	movs	r3, #1
 80033b0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d017      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80033be:	4b4a      	ldr	r3, [pc, #296]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80033c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80033c4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033cc:	4946      	ldr	r1, [pc, #280]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033dc:	d101      	bne.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 80033de:	2301      	movs	r3, #1
 80033e0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 80033ea:	2301      	movs	r3, #1
 80033ec:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0320 	and.w	r3, r3, #32
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	f000 808b 	beq.w	8003512 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80033fc:	4b3a      	ldr	r3, [pc, #232]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80033fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003400:	4a39      	ldr	r2, [pc, #228]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003402:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003406:	6413      	str	r3, [r2, #64]	@ 0x40
 8003408:	4b37      	ldr	r3, [pc, #220]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800340a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003410:	60fb      	str	r3, [r7, #12]
 8003412:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003414:	4b35      	ldr	r3, [pc, #212]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a34      	ldr	r2, [pc, #208]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800341a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800341e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003420:	f7fd fce8 	bl	8000df4 <HAL_GetTick>
 8003424:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003426:	e008      	b.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003428:	f7fd fce4 	bl	8000df4 <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	2b64      	cmp	r3, #100	@ 0x64
 8003434:	d901      	bls.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e2bc      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800343a:	4b2c      	ldr	r3, [pc, #176]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003442:	2b00      	cmp	r3, #0
 8003444:	d0f0      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003446:	4b28      	ldr	r3, [pc, #160]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800344a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800344e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d035      	beq.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800345a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	429a      	cmp	r2, r3
 8003462:	d02e      	beq.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003464:	4b20      	ldr	r3, [pc, #128]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003468:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800346c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800346e:	4b1e      	ldr	r3, [pc, #120]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003470:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003472:	4a1d      	ldr	r2, [pc, #116]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003478:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800347a:	4b1b      	ldr	r3, [pc, #108]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800347c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800347e:	4a1a      	ldr	r2, [pc, #104]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003480:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003484:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003486:	4a18      	ldr	r2, [pc, #96]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800348c:	4b16      	ldr	r3, [pc, #88]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800348e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b01      	cmp	r3, #1
 8003496:	d114      	bne.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003498:	f7fd fcac 	bl	8000df4 <HAL_GetTick>
 800349c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800349e:	e00a      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034a0:	f7fd fca8 	bl	8000df4 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d901      	bls.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e27e      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b6:	4b0c      	ldr	r3, [pc, #48]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d0ee      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034ce:	d111      	bne.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 80034d0:	4b05      	ldr	r3, [pc, #20]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80034dc:	4b04      	ldr	r3, [pc, #16]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80034de:	400b      	ands	r3, r1
 80034e0:	4901      	ldr	r1, [pc, #4]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034e2:	4313      	orrs	r3, r2
 80034e4:	608b      	str	r3, [r1, #8]
 80034e6:	e00b      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80034e8:	40023800 	.word	0x40023800
 80034ec:	40007000 	.word	0x40007000
 80034f0:	0ffffcff 	.word	0x0ffffcff
 80034f4:	4ba4      	ldr	r3, [pc, #656]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	4aa3      	ldr	r2, [pc, #652]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80034fa:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80034fe:	6093      	str	r3, [r2, #8]
 8003500:	4ba1      	ldr	r3, [pc, #644]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003502:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003508:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800350c:	499e      	ldr	r1, [pc, #632]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800350e:	4313      	orrs	r3, r2
 8003510:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0310 	and.w	r3, r3, #16
 800351a:	2b00      	cmp	r3, #0
 800351c:	d010      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800351e:	4b9a      	ldr	r3, [pc, #616]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003520:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003524:	4a98      	ldr	r2, [pc, #608]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003526:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800352a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800352e:	4b96      	ldr	r3, [pc, #600]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003530:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003538:	4993      	ldr	r1, [pc, #588]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800353a:	4313      	orrs	r3, r2
 800353c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800354c:	4b8e      	ldr	r3, [pc, #568]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800354e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003552:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800355a:	498b      	ldr	r1, [pc, #556]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800355c:	4313      	orrs	r3, r2
 800355e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00a      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800356e:	4b86      	ldr	r3, [pc, #536]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003570:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003574:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800357c:	4982      	ldr	r1, [pc, #520]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800357e:	4313      	orrs	r3, r2
 8003580:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00a      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003590:	4b7d      	ldr	r3, [pc, #500]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003596:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800359e:	497a      	ldr	r1, [pc, #488]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00a      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80035b2:	4b75      	ldr	r3, [pc, #468]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80035b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b8:	f023 0203 	bic.w	r2, r3, #3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035c0:	4971      	ldr	r1, [pc, #452]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00a      	beq.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80035d4:	4b6c      	ldr	r3, [pc, #432]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80035d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035da:	f023 020c 	bic.w	r2, r3, #12
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e2:	4969      	ldr	r1, [pc, #420]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00a      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80035f6:	4b64      	ldr	r3, [pc, #400]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80035f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035fc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003604:	4960      	ldr	r1, [pc, #384]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003606:	4313      	orrs	r3, r2
 8003608:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00a      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003618:	4b5b      	ldr	r3, [pc, #364]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800361a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800361e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003626:	4958      	ldr	r1, [pc, #352]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003628:	4313      	orrs	r3, r2
 800362a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00a      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800363a:	4b53      	ldr	r3, [pc, #332]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800363c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003640:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003648:	494f      	ldr	r1, [pc, #316]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800364a:	4313      	orrs	r3, r2
 800364c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00a      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800365c:	4b4a      	ldr	r3, [pc, #296]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800365e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003662:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800366a:	4947      	ldr	r1, [pc, #284]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800366c:	4313      	orrs	r3, r2
 800366e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800367e:	4b42      	ldr	r3, [pc, #264]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003680:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003684:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800368c:	493e      	ldr	r1, [pc, #248]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800368e:	4313      	orrs	r3, r2
 8003690:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00a      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80036a0:	4b39      	ldr	r3, [pc, #228]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80036a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036a6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ae:	4936      	ldr	r1, [pc, #216]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d011      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80036c2:	4b31      	ldr	r3, [pc, #196]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80036c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036d0:	492d      	ldr	r1, [pc, #180]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036e0:	d101      	bne.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 80036e2:	2301      	movs	r3, #1
 80036e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00a      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036f2:	4b25      	ldr	r3, [pc, #148]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80036f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036f8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003700:	4921      	ldr	r1, [pc, #132]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003702:	4313      	orrs	r3, r2
 8003704:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00a      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003714:	4b1c      	ldr	r3, [pc, #112]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800371a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003722:	4919      	ldr	r1, [pc, #100]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003724:	4313      	orrs	r3, r2
 8003726:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00a      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003736:	4b14      	ldr	r3, [pc, #80]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800373c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003744:	4910      	ldr	r1, [pc, #64]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003746:	4313      	orrs	r3, r2
 8003748:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d006      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800375a:	2b00      	cmp	r3, #0
 800375c:	f000 809d 	beq.w	800389a <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003760:	4b09      	ldr	r3, [pc, #36]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a08      	ldr	r2, [pc, #32]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003766:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800376a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800376c:	f7fd fb42 	bl	8000df4 <HAL_GetTick>
 8003770:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003772:	e00b      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003774:	f7fd fb3e 	bl	8000df4 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b64      	cmp	r3, #100	@ 0x64
 8003780:	d904      	bls.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e116      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8003786:	bf00      	nop
 8003788:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800378c:	4b8b      	ldr	r3, [pc, #556]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d1ed      	bne.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0301 	and.w	r3, r3, #1
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d017      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d113      	bne.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80037ac:	4b83      	ldr	r3, [pc, #524]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80037ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037b2:	0e1b      	lsrs	r3, r3, #24
 80037b4:	f003 030f 	and.w	r3, r3, #15
 80037b8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	019a      	lsls	r2, r3, #6
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	061b      	lsls	r3, r3, #24
 80037c4:	431a      	orrs	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	071b      	lsls	r3, r3, #28
 80037cc:	497b      	ldr	r1, [pc, #492]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d004      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x4be>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037e8:	d00a      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d024      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037fe:	d11f      	bne.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003800:	4b6e      	ldr	r3, [pc, #440]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003802:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003806:	0f1b      	lsrs	r3, r3, #28
 8003808:	f003 0307 	and.w	r3, r3, #7
 800380c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	019a      	lsls	r2, r3, #6
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	061b      	lsls	r3, r3, #24
 800381a:	431a      	orrs	r2, r3
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	071b      	lsls	r3, r3, #28
 8003820:	4966      	ldr	r1, [pc, #408]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003822:	4313      	orrs	r3, r2
 8003824:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003828:	4b64      	ldr	r3, [pc, #400]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800382a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800382e:	f023 021f 	bic.w	r2, r3, #31
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	69db      	ldr	r3, [r3, #28]
 8003836:	3b01      	subs	r3, #1
 8003838:	4960      	ldr	r1, [pc, #384]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800383a:	4313      	orrs	r3, r2
 800383c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d00d      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	019a      	lsls	r2, r3, #6
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	061b      	lsls	r3, r3, #24
 8003858:	431a      	orrs	r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	071b      	lsls	r3, r3, #28
 8003860:	4956      	ldr	r1, [pc, #344]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003862:	4313      	orrs	r3, r2
 8003864:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003868:	4b54      	ldr	r3, [pc, #336]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a53      	ldr	r2, [pc, #332]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800386e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003872:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003874:	f7fd fabe 	bl	8000df4 <HAL_GetTick>
 8003878:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800387a:	e008      	b.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800387c:	f7fd faba 	bl	8000df4 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	2b64      	cmp	r3, #100	@ 0x64
 8003888:	d901      	bls.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e092      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800388e:	4b4b      	ldr	r3, [pc, #300]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0f0      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	2b01      	cmp	r3, #1
 800389e:	f040 8088 	bne.w	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80038a2:	4b46      	ldr	r3, [pc, #280]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a45      	ldr	r2, [pc, #276]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80038a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038ae:	f7fd faa1 	bl	8000df4 <HAL_GetTick>
 80038b2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038b4:	e008      	b.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80038b6:	f7fd fa9d 	bl	8000df4 <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	2b64      	cmp	r3, #100	@ 0x64
 80038c2:	d901      	bls.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e075      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038c8:	4b3c      	ldr	r3, [pc, #240]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80038d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038d4:	d0ef      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x5be>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d009      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d024      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d120      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80038fe:	4b2f      	ldr	r3, [pc, #188]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003900:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003904:	0c1b      	lsrs	r3, r3, #16
 8003906:	f003 0303 	and.w	r3, r3, #3
 800390a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	691b      	ldr	r3, [r3, #16]
 8003910:	019a      	lsls	r2, r3, #6
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	041b      	lsls	r3, r3, #16
 8003916:	431a      	orrs	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	695b      	ldr	r3, [r3, #20]
 800391c:	061b      	lsls	r3, r3, #24
 800391e:	4927      	ldr	r1, [pc, #156]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003920:	4313      	orrs	r3, r2
 8003922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003926:	4b25      	ldr	r3, [pc, #148]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003928:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800392c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a1b      	ldr	r3, [r3, #32]
 8003934:	3b01      	subs	r3, #1
 8003936:	021b      	lsls	r3, r3, #8
 8003938:	4920      	ldr	r1, [pc, #128]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800393a:	4313      	orrs	r3, r2
 800393c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d018      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x652>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003950:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003954:	d113      	bne.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003956:	4b19      	ldr	r3, [pc, #100]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003958:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800395c:	0e1b      	lsrs	r3, r3, #24
 800395e:	f003 030f 	and.w	r3, r3, #15
 8003962:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	019a      	lsls	r2, r3, #6
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	699b      	ldr	r3, [r3, #24]
 800396e:	041b      	lsls	r3, r3, #16
 8003970:	431a      	orrs	r2, r3
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	061b      	lsls	r3, r3, #24
 8003976:	4911      	ldr	r1, [pc, #68]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003978:	4313      	orrs	r3, r2
 800397a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800397e:	4b0f      	ldr	r3, [pc, #60]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a0e      	ldr	r2, [pc, #56]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003984:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003988:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800398a:	f7fd fa33 	bl	8000df4 <HAL_GetTick>
 800398e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003990:	e008      	b.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003992:	f7fd fa2f 	bl	8000df4 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b64      	cmp	r3, #100	@ 0x64
 800399e:	d901      	bls.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e007      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80039a4:	4b05      	ldr	r3, [pc, #20]	@ (80039bc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80039ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039b0:	d1ef      	bne.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3720      	adds	r7, #32
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40023800 	.word	0x40023800

080039c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d101      	bne.n	80039d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e09d      	b.n	8003b0e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d108      	bne.n	80039ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039e2:	d009      	beq.n	80039f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	61da      	str	r2, [r3, #28]
 80039ea:	e005      	b.n	80039f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d106      	bne.n	8003a18 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7fc fffa 	bl	8000a0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2202      	movs	r2, #2
 8003a1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a2e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a38:	d902      	bls.n	8003a40 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60fb      	str	r3, [r7, #12]
 8003a3e:	e002      	b.n	8003a46 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003a40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a44:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003a4e:	d007      	beq.n	8003a60 <HAL_SPI_Init+0xa0>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a58:	d002      	beq.n	8003a60 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003a70:	431a      	orrs	r2, r3
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	f003 0302 	and.w	r3, r3, #2
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	695b      	ldr	r3, [r3, #20]
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	431a      	orrs	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	699b      	ldr	r3, [r3, #24]
 8003a8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a8e:	431a      	orrs	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	69db      	ldr	r3, [r3, #28]
 8003a94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a98:	431a      	orrs	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa2:	ea42 0103 	orr.w	r1, r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aaa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	699b      	ldr	r3, [r3, #24]
 8003aba:	0c1b      	lsrs	r3, r3, #16
 8003abc:	f003 0204 	and.w	r2, r3, #4
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac4:	f003 0310 	and.w	r3, r3, #16
 8003ac8:	431a      	orrs	r2, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ace:	f003 0308 	and.w	r3, r3, #8
 8003ad2:	431a      	orrs	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003adc:	ea42 0103 	orr.w	r1, r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	430a      	orrs	r2, r1
 8003aec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	69da      	ldr	r2, [r3, #28]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003afc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
	...

08003b18 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003b18:	b084      	sub	sp, #16
 8003b1a:	b580      	push	{r7, lr}
 8003b1c:	b084      	sub	sp, #16
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	6078      	str	r0, [r7, #4]
 8003b22:	f107 001c 	add.w	r0, r7, #28
 8003b26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003b2a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d127      	bne.n	8003b82 <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b36:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	68da      	ldr	r2, [r3, #12]
 8003b42:	4b3a      	ldr	r3, [pc, #232]	@ (8003c2c <USB_CoreInit+0x114>)
 8003b44:	4013      	ands	r3, r2
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	f043 0210 	orr.w	r2, r3, #16
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003b62:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d105      	bne.n	8003b76 <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f001 fb20 	bl	80051bc <USB_CoreReset>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	73fb      	strb	r3, [r7, #15]
 8003b80:	e03c      	b.n	8003bfc <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8003b82:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003b86:	2b03      	cmp	r3, #3
 8003b88:	d127      	bne.n	8003bda <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b8e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	68da      	ldr	r2, [r3, #12]
 8003b9a:	4b24      	ldr	r3, [pc, #144]	@ (8003c2c <USB_CoreInit+0x114>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	f023 0210 	bic.w	r2, r3, #16
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 8003bba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d105      	bne.n	8003bce <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f001 faf4 	bl	80051bc <USB_CoreReset>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	73fb      	strb	r3, [r7, #15]
 8003bd8:	e010      	b.n	8003bfc <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	68db      	ldr	r3, [r3, #12]
 8003bde:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f001 fae8 	bl	80051bc <USB_CoreReset>
 8003bec:	4603      	mov	r3, r0
 8003bee:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bf4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8003bfc:	7fbb      	ldrb	r3, [r7, #30]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d10b      	bne.n	8003c1a <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f043 0206 	orr.w	r2, r3, #6
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f043 0220 	orr.w	r2, r3, #32
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3710      	adds	r7, #16
 8003c20:	46bd      	mov	sp, r7
 8003c22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003c26:	b004      	add	sp, #16
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	ffbdffbf 	.word	0xffbdffbf

08003c30 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b087      	sub	sp, #28
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	60b9      	str	r1, [r7, #8]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003c3e:	79fb      	ldrb	r3, [r7, #7]
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d165      	bne.n	8003d10 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	4a41      	ldr	r2, [pc, #260]	@ (8003d4c <USB_SetTurnaroundTime+0x11c>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d906      	bls.n	8003c5a <USB_SetTurnaroundTime+0x2a>
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	4a40      	ldr	r2, [pc, #256]	@ (8003d50 <USB_SetTurnaroundTime+0x120>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d202      	bcs.n	8003c5a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003c54:	230f      	movs	r3, #15
 8003c56:	617b      	str	r3, [r7, #20]
 8003c58:	e062      	b.n	8003d20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	4a3c      	ldr	r2, [pc, #240]	@ (8003d50 <USB_SetTurnaroundTime+0x120>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d306      	bcc.n	8003c70 <USB_SetTurnaroundTime+0x40>
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	4a3b      	ldr	r2, [pc, #236]	@ (8003d54 <USB_SetTurnaroundTime+0x124>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d202      	bcs.n	8003c70 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003c6a:	230e      	movs	r3, #14
 8003c6c:	617b      	str	r3, [r7, #20]
 8003c6e:	e057      	b.n	8003d20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	4a38      	ldr	r2, [pc, #224]	@ (8003d54 <USB_SetTurnaroundTime+0x124>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d306      	bcc.n	8003c86 <USB_SetTurnaroundTime+0x56>
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	4a37      	ldr	r2, [pc, #220]	@ (8003d58 <USB_SetTurnaroundTime+0x128>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d202      	bcs.n	8003c86 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003c80:	230d      	movs	r3, #13
 8003c82:	617b      	str	r3, [r7, #20]
 8003c84:	e04c      	b.n	8003d20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	4a33      	ldr	r2, [pc, #204]	@ (8003d58 <USB_SetTurnaroundTime+0x128>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d306      	bcc.n	8003c9c <USB_SetTurnaroundTime+0x6c>
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	4a32      	ldr	r2, [pc, #200]	@ (8003d5c <USB_SetTurnaroundTime+0x12c>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d802      	bhi.n	8003c9c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003c96:	230c      	movs	r3, #12
 8003c98:	617b      	str	r3, [r7, #20]
 8003c9a:	e041      	b.n	8003d20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	4a2f      	ldr	r2, [pc, #188]	@ (8003d5c <USB_SetTurnaroundTime+0x12c>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d906      	bls.n	8003cb2 <USB_SetTurnaroundTime+0x82>
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	4a2e      	ldr	r2, [pc, #184]	@ (8003d60 <USB_SetTurnaroundTime+0x130>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d802      	bhi.n	8003cb2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003cac:	230b      	movs	r3, #11
 8003cae:	617b      	str	r3, [r7, #20]
 8003cb0:	e036      	b.n	8003d20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	4a2a      	ldr	r2, [pc, #168]	@ (8003d60 <USB_SetTurnaroundTime+0x130>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d906      	bls.n	8003cc8 <USB_SetTurnaroundTime+0x98>
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	4a29      	ldr	r2, [pc, #164]	@ (8003d64 <USB_SetTurnaroundTime+0x134>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d802      	bhi.n	8003cc8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003cc2:	230a      	movs	r3, #10
 8003cc4:	617b      	str	r3, [r7, #20]
 8003cc6:	e02b      	b.n	8003d20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	4a26      	ldr	r2, [pc, #152]	@ (8003d64 <USB_SetTurnaroundTime+0x134>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d906      	bls.n	8003cde <USB_SetTurnaroundTime+0xae>
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	4a25      	ldr	r2, [pc, #148]	@ (8003d68 <USB_SetTurnaroundTime+0x138>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d202      	bcs.n	8003cde <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003cd8:	2309      	movs	r3, #9
 8003cda:	617b      	str	r3, [r7, #20]
 8003cdc:	e020      	b.n	8003d20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	4a21      	ldr	r2, [pc, #132]	@ (8003d68 <USB_SetTurnaroundTime+0x138>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d306      	bcc.n	8003cf4 <USB_SetTurnaroundTime+0xc4>
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	4a20      	ldr	r2, [pc, #128]	@ (8003d6c <USB_SetTurnaroundTime+0x13c>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d802      	bhi.n	8003cf4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003cee:	2308      	movs	r3, #8
 8003cf0:	617b      	str	r3, [r7, #20]
 8003cf2:	e015      	b.n	8003d20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	4a1d      	ldr	r2, [pc, #116]	@ (8003d6c <USB_SetTurnaroundTime+0x13c>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d906      	bls.n	8003d0a <USB_SetTurnaroundTime+0xda>
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	4a1c      	ldr	r2, [pc, #112]	@ (8003d70 <USB_SetTurnaroundTime+0x140>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d202      	bcs.n	8003d0a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003d04:	2307      	movs	r3, #7
 8003d06:	617b      	str	r3, [r7, #20]
 8003d08:	e00a      	b.n	8003d20 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003d0a:	2306      	movs	r3, #6
 8003d0c:	617b      	str	r3, [r7, #20]
 8003d0e:	e007      	b.n	8003d20 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8003d10:	79fb      	ldrb	r3, [r7, #7]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d102      	bne.n	8003d1c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003d16:	2309      	movs	r3, #9
 8003d18:	617b      	str	r3, [r7, #20]
 8003d1a:	e001      	b.n	8003d20 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003d1c:	2309      	movs	r3, #9
 8003d1e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	68da      	ldr	r2, [r3, #12]
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	029b      	lsls	r3, r3, #10
 8003d34:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8003d38:	431a      	orrs	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	371c      	adds	r7, #28
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr
 8003d4c:	00d8acbf 	.word	0x00d8acbf
 8003d50:	00e4e1c0 	.word	0x00e4e1c0
 8003d54:	00f42400 	.word	0x00f42400
 8003d58:	01067380 	.word	0x01067380
 8003d5c:	011a499f 	.word	0x011a499f
 8003d60:	01312cff 	.word	0x01312cff
 8003d64:	014ca43f 	.word	0x014ca43f
 8003d68:	016e3600 	.word	0x016e3600
 8003d6c:	01a6ab1f 	.word	0x01a6ab1f
 8003d70:	01e84800 	.word	0x01e84800

08003d74 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f043 0201 	orr.w	r2, r3, #1
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	370c      	adds	r7, #12
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr

08003d96 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003d96:	b480      	push	{r7}
 8003d98:	b083      	sub	sp, #12
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	f023 0201 	bic.w	r2, r3, #1
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003daa:	2300      	movs	r3, #0
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003dd4:	78fb      	ldrb	r3, [r7, #3]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d115      	bne.n	8003e06 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003de6:	200a      	movs	r0, #10
 8003de8:	f7fd f810 	bl	8000e0c <HAL_Delay>
      ms += 10U;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	330a      	adds	r3, #10
 8003df0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f001 f951 	bl	800509a <USB_GetMode>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d01e      	beq.n	8003e3c <USB_SetCurrentMode+0x84>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2bc7      	cmp	r3, #199	@ 0xc7
 8003e02:	d9f0      	bls.n	8003de6 <USB_SetCurrentMode+0x2e>
 8003e04:	e01a      	b.n	8003e3c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003e06:	78fb      	ldrb	r3, [r7, #3]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d115      	bne.n	8003e38 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003e18:	200a      	movs	r0, #10
 8003e1a:	f7fc fff7 	bl	8000e0c <HAL_Delay>
      ms += 10U;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	330a      	adds	r3, #10
 8003e22:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f001 f938 	bl	800509a <USB_GetMode>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d005      	beq.n	8003e3c <USB_SetCurrentMode+0x84>
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2bc7      	cmp	r3, #199	@ 0xc7
 8003e34:	d9f0      	bls.n	8003e18 <USB_SetCurrentMode+0x60>
 8003e36:	e001      	b.n	8003e3c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e005      	b.n	8003e48 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2bc8      	cmp	r3, #200	@ 0xc8
 8003e40:	d101      	bne.n	8003e46 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e000      	b.n	8003e48 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3710      	adds	r7, #16
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003e50:	b084      	sub	sp, #16
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b086      	sub	sp, #24
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
 8003e5a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003e5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003e62:	2300      	movs	r3, #0
 8003e64:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	613b      	str	r3, [r7, #16]
 8003e6e:	e009      	b.n	8003e84 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	3340      	adds	r3, #64	@ 0x40
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	4413      	add	r3, r2
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	3301      	adds	r3, #1
 8003e82:	613b      	str	r3, [r7, #16]
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	2b0e      	cmp	r3, #14
 8003e88:	d9f2      	bls.n	8003e70 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003e8a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d11c      	bne.n	8003ecc <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	68fa      	ldr	r2, [r7, #12]
 8003e9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ea0:	f043 0302 	orr.w	r3, r3, #2
 8003ea4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eaa:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	601a      	str	r2, [r3, #0]
 8003eca:	e005      	b.n	8003ed8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003ede:	461a      	mov	r2, r3
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003ee4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d10d      	bne.n	8003f08 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003eec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d104      	bne.n	8003efe <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003ef4:	2100      	movs	r1, #0
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 f97a 	bl	80041f0 <USB_SetDevSpeed>
 8003efc:	e01a      	b.n	8003f34 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003efe:	2101      	movs	r1, #1
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f000 f975 	bl	80041f0 <USB_SetDevSpeed>
 8003f06:	e015      	b.n	8003f34 <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8003f08:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003f0c:	2b03      	cmp	r3, #3
 8003f0e:	d10d      	bne.n	8003f2c <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003f10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d104      	bne.n	8003f22 <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003f18:	2100      	movs	r1, #0
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 f968 	bl	80041f0 <USB_SetDevSpeed>
 8003f20:	e008      	b.n	8003f34 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003f22:	2101      	movs	r1, #1
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 f963 	bl	80041f0 <USB_SetDevSpeed>
 8003f2a:	e003      	b.n	8003f34 <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003f2c:	2103      	movs	r1, #3
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f000 f95e 	bl	80041f0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003f34:	2110      	movs	r1, #16
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f000 f8fa 	bl	8004130 <USB_FlushTxFifo>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d001      	beq.n	8003f46 <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 f924 	bl	8004194 <USB_FlushRxFifo>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d001      	beq.n	8003f56 <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	2300      	movs	r3, #0
 8003f60:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f68:	461a      	mov	r2, r3
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f74:	461a      	mov	r2, r3
 8003f76:	2300      	movs	r3, #0
 8003f78:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	613b      	str	r3, [r7, #16]
 8003f7e:	e043      	b.n	8004008 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	015a      	lsls	r2, r3, #5
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	4413      	add	r3, r2
 8003f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003f92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f96:	d118      	bne.n	8003fca <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10a      	bne.n	8003fb4 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	015a      	lsls	r2, r3, #5
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003faa:	461a      	mov	r2, r3
 8003fac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003fb0:	6013      	str	r3, [r2, #0]
 8003fb2:	e013      	b.n	8003fdc <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	015a      	lsls	r2, r3, #5
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	4413      	add	r3, r2
 8003fbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003fc6:	6013      	str	r3, [r2, #0]
 8003fc8:	e008      	b.n	8003fdc <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	015a      	lsls	r2, r3, #5
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	2300      	movs	r3, #0
 8003fda:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	015a      	lsls	r2, r3, #5
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fe8:	461a      	mov	r2, r3
 8003fea:	2300      	movs	r3, #0
 8003fec:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	015a      	lsls	r2, r3, #5
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004000:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	3301      	adds	r3, #1
 8004006:	613b      	str	r3, [r7, #16]
 8004008:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800400c:	461a      	mov	r2, r3
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	4293      	cmp	r3, r2
 8004012:	d3b5      	bcc.n	8003f80 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004014:	2300      	movs	r3, #0
 8004016:	613b      	str	r3, [r7, #16]
 8004018:	e043      	b.n	80040a2 <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	015a      	lsls	r2, r3, #5
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	4413      	add	r3, r2
 8004022:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800402c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004030:	d118      	bne.n	8004064 <USB_DevInit+0x214>
    {
      if (i == 0U)
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d10a      	bne.n	800404e <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	015a      	lsls	r2, r3, #5
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	4413      	add	r3, r2
 8004040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004044:	461a      	mov	r2, r3
 8004046:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800404a:	6013      	str	r3, [r2, #0]
 800404c:	e013      	b.n	8004076 <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	015a      	lsls	r2, r3, #5
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	4413      	add	r3, r2
 8004056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800405a:	461a      	mov	r2, r3
 800405c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004060:	6013      	str	r3, [r2, #0]
 8004062:	e008      	b.n	8004076 <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	015a      	lsls	r2, r3, #5
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	4413      	add	r3, r2
 800406c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004070:	461a      	mov	r2, r3
 8004072:	2300      	movs	r3, #0
 8004074:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	015a      	lsls	r2, r3, #5
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	4413      	add	r3, r2
 800407e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004082:	461a      	mov	r2, r3
 8004084:	2300      	movs	r3, #0
 8004086:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	015a      	lsls	r2, r3, #5
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	4413      	add	r3, r2
 8004090:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004094:	461a      	mov	r2, r3
 8004096:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800409a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	3301      	adds	r3, #1
 80040a0:	613b      	str	r3, [r7, #16]
 80040a2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80040a6:	461a      	mov	r2, r3
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d3b5      	bcc.n	800401a <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040b4:	691b      	ldr	r3, [r3, #16]
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040c0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80040ce:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80040d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d105      	bne.n	80040e4 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	f043 0210 	orr.w	r2, r3, #16
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	699a      	ldr	r2, [r3, #24]
 80040e8:	4b0f      	ldr	r3, [pc, #60]	@ (8004128 <USB_DevInit+0x2d8>)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80040f0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d005      	beq.n	8004104 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	f043 0208 	orr.w	r2, r3, #8
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004104:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004108:	2b01      	cmp	r3, #1
 800410a:	d105      	bne.n	8004118 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	699a      	ldr	r2, [r3, #24]
 8004110:	4b06      	ldr	r3, [pc, #24]	@ (800412c <USB_DevInit+0x2dc>)
 8004112:	4313      	orrs	r3, r2
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004118:	7dfb      	ldrb	r3, [r7, #23]
}
 800411a:	4618      	mov	r0, r3
 800411c:	3718      	adds	r7, #24
 800411e:	46bd      	mov	sp, r7
 8004120:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004124:	b004      	add	sp, #16
 8004126:	4770      	bx	lr
 8004128:	803c3800 	.word	0x803c3800
 800412c:	40000004 	.word	0x40000004

08004130 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800413a:	2300      	movs	r3, #0
 800413c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	3301      	adds	r3, #1
 8004142:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800414a:	d901      	bls.n	8004150 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e01b      	b.n	8004188 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	691b      	ldr	r3, [r3, #16]
 8004154:	2b00      	cmp	r3, #0
 8004156:	daf2      	bge.n	800413e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004158:	2300      	movs	r3, #0
 800415a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	019b      	lsls	r3, r3, #6
 8004160:	f043 0220 	orr.w	r2, r3, #32
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	3301      	adds	r3, #1
 800416c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004174:	d901      	bls.n	800417a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e006      	b.n	8004188 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	f003 0320 	and.w	r3, r3, #32
 8004182:	2b20      	cmp	r3, #32
 8004184:	d0f0      	beq.n	8004168 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3714      	adds	r7, #20
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	3301      	adds	r3, #1
 80041a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80041ac:	d901      	bls.n	80041b2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e018      	b.n	80041e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	daf2      	bge.n	80041a0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80041ba:	2300      	movs	r3, #0
 80041bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2210      	movs	r2, #16
 80041c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	3301      	adds	r3, #1
 80041c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80041d0:	d901      	bls.n	80041d6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e006      	b.n	80041e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	f003 0310 	and.w	r3, r3, #16
 80041de:	2b10      	cmp	r3, #16
 80041e0:	d0f0      	beq.n	80041c4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3714      	adds	r7, #20
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
 80041f8:	460b      	mov	r3, r1
 80041fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	78fb      	ldrb	r3, [r7, #3]
 800420a:	68f9      	ldr	r1, [r7, #12]
 800420c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004210:	4313      	orrs	r3, r2
 8004212:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3714      	adds	r7, #20
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr

08004222 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004222:	b480      	push	{r7}
 8004224:	b087      	sub	sp, #28
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	f003 0306 	and.w	r3, r3, #6
 800423a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d102      	bne.n	8004248 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004242:	2300      	movs	r3, #0
 8004244:	75fb      	strb	r3, [r7, #23]
 8004246:	e00a      	b.n	800425e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2b02      	cmp	r3, #2
 800424c:	d002      	beq.n	8004254 <USB_GetDevSpeed+0x32>
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2b06      	cmp	r3, #6
 8004252:	d102      	bne.n	800425a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004254:	2302      	movs	r3, #2
 8004256:	75fb      	strb	r3, [r7, #23]
 8004258:	e001      	b.n	800425e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800425a:	230f      	movs	r3, #15
 800425c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800425e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004260:	4618      	mov	r0, r3
 8004262:	371c      	adds	r7, #28
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	785b      	ldrb	r3, [r3, #1]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d139      	bne.n	80042fc <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800428e:	69da      	ldr	r2, [r3, #28]
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	f003 030f 	and.w	r3, r3, #15
 8004298:	2101      	movs	r1, #1
 800429a:	fa01 f303 	lsl.w	r3, r1, r3
 800429e:	b29b      	uxth	r3, r3
 80042a0:	68f9      	ldr	r1, [r7, #12]
 80042a2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80042a6:	4313      	orrs	r3, r2
 80042a8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	015a      	lsls	r2, r3, #5
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	4413      	add	r3, r2
 80042b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d153      	bne.n	8004368 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	015a      	lsls	r2, r3, #5
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	4413      	add	r3, r2
 80042c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	791b      	ldrb	r3, [r3, #4]
 80042da:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80042dc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	059b      	lsls	r3, r3, #22
 80042e2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80042e4:	431a      	orrs	r2, r3
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	0159      	lsls	r1, r3, #5
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	440b      	add	r3, r1
 80042ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042f2:	4619      	mov	r1, r3
 80042f4:	4b20      	ldr	r3, [pc, #128]	@ (8004378 <USB_ActivateEndpoint+0x10c>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	600b      	str	r3, [r1, #0]
 80042fa:	e035      	b.n	8004368 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004302:	69da      	ldr	r2, [r3, #28]
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	f003 030f 	and.w	r3, r3, #15
 800430c:	2101      	movs	r1, #1
 800430e:	fa01 f303 	lsl.w	r3, r1, r3
 8004312:	041b      	lsls	r3, r3, #16
 8004314:	68f9      	ldr	r1, [r7, #12]
 8004316:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800431a:	4313      	orrs	r3, r2
 800431c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	015a      	lsls	r2, r3, #5
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	4413      	add	r3, r2
 8004326:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d119      	bne.n	8004368 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	015a      	lsls	r2, r3, #5
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	4413      	add	r3, r2
 800433c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	791b      	ldrb	r3, [r3, #4]
 800434e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004350:	430b      	orrs	r3, r1
 8004352:	431a      	orrs	r2, r3
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	0159      	lsls	r1, r3, #5
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	440b      	add	r3, r1
 800435c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004360:	4619      	mov	r1, r3
 8004362:	4b05      	ldr	r3, [pc, #20]	@ (8004378 <USB_ActivateEndpoint+0x10c>)
 8004364:	4313      	orrs	r3, r2
 8004366:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	10008000 	.word	0x10008000

0800437c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800437c:	b480      	push	{r7}
 800437e:	b085      	sub	sp, #20
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	785b      	ldrb	r3, [r3, #1]
 8004394:	2b01      	cmp	r3, #1
 8004396:	d161      	bne.n	800445c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	015a      	lsls	r2, r3, #5
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	4413      	add	r3, r2
 80043a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80043aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80043ae:	d11f      	bne.n	80043f0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	015a      	lsls	r2, r3, #5
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	4413      	add	r3, r2
 80043b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68ba      	ldr	r2, [r7, #8]
 80043c0:	0151      	lsls	r1, r2, #5
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	440a      	add	r2, r1
 80043c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80043ca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80043ce:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	015a      	lsls	r2, r3, #5
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	4413      	add	r3, r2
 80043d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68ba      	ldr	r2, [r7, #8]
 80043e0:	0151      	lsls	r1, r2, #5
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	440a      	add	r2, r1
 80043e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80043ea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80043ee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	f003 030f 	and.w	r3, r3, #15
 8004400:	2101      	movs	r1, #1
 8004402:	fa01 f303 	lsl.w	r3, r1, r3
 8004406:	b29b      	uxth	r3, r3
 8004408:	43db      	mvns	r3, r3
 800440a:	68f9      	ldr	r1, [r7, #12]
 800440c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004410:	4013      	ands	r3, r2
 8004412:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800441a:	69da      	ldr	r2, [r3, #28]
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	f003 030f 	and.w	r3, r3, #15
 8004424:	2101      	movs	r1, #1
 8004426:	fa01 f303 	lsl.w	r3, r1, r3
 800442a:	b29b      	uxth	r3, r3
 800442c:	43db      	mvns	r3, r3
 800442e:	68f9      	ldr	r1, [r7, #12]
 8004430:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004434:	4013      	ands	r3, r2
 8004436:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	015a      	lsls	r2, r3, #5
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	4413      	add	r3, r2
 8004440:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	0159      	lsls	r1, r3, #5
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	440b      	add	r3, r1
 800444e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004452:	4619      	mov	r1, r3
 8004454:	4b35      	ldr	r3, [pc, #212]	@ (800452c <USB_DeactivateEndpoint+0x1b0>)
 8004456:	4013      	ands	r3, r2
 8004458:	600b      	str	r3, [r1, #0]
 800445a:	e060      	b.n	800451e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	015a      	lsls	r2, r3, #5
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	4413      	add	r3, r2
 8004464:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800446e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004472:	d11f      	bne.n	80044b4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	015a      	lsls	r2, r3, #5
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	4413      	add	r3, r2
 800447c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68ba      	ldr	r2, [r7, #8]
 8004484:	0151      	lsls	r1, r2, #5
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	440a      	add	r2, r1
 800448a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800448e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004492:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	015a      	lsls	r2, r3, #5
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	4413      	add	r3, r2
 800449c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	68ba      	ldr	r2, [r7, #8]
 80044a4:	0151      	lsls	r1, r2, #5
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	440a      	add	r2, r1
 80044aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80044ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80044b2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	f003 030f 	and.w	r3, r3, #15
 80044c4:	2101      	movs	r1, #1
 80044c6:	fa01 f303 	lsl.w	r3, r1, r3
 80044ca:	041b      	lsls	r3, r3, #16
 80044cc:	43db      	mvns	r3, r3
 80044ce:	68f9      	ldr	r1, [r7, #12]
 80044d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80044d4:	4013      	ands	r3, r2
 80044d6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044de:	69da      	ldr	r2, [r3, #28]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	781b      	ldrb	r3, [r3, #0]
 80044e4:	f003 030f 	and.w	r3, r3, #15
 80044e8:	2101      	movs	r1, #1
 80044ea:	fa01 f303 	lsl.w	r3, r1, r3
 80044ee:	041b      	lsls	r3, r3, #16
 80044f0:	43db      	mvns	r3, r3
 80044f2:	68f9      	ldr	r1, [r7, #12]
 80044f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80044f8:	4013      	ands	r3, r2
 80044fa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	015a      	lsls	r2, r3, #5
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	4413      	add	r3, r2
 8004504:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	0159      	lsls	r1, r3, #5
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	440b      	add	r3, r1
 8004512:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004516:	4619      	mov	r1, r3
 8004518:	4b05      	ldr	r3, [pc, #20]	@ (8004530 <USB_DeactivateEndpoint+0x1b4>)
 800451a:	4013      	ands	r3, r2
 800451c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800451e:	2300      	movs	r3, #0
}
 8004520:	4618      	mov	r0, r3
 8004522:	3714      	adds	r7, #20
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr
 800452c:	ec337800 	.word	0xec337800
 8004530:	eff37800 	.word	0xeff37800

08004534 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b08a      	sub	sp, #40	@ 0x28
 8004538:	af02      	add	r7, sp, #8
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	4613      	mov	r3, r2
 8004540:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	781b      	ldrb	r3, [r3, #0]
 800454a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	785b      	ldrb	r3, [r3, #1]
 8004550:	2b01      	cmp	r3, #1
 8004552:	f040 8185 	bne.w	8004860 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d132      	bne.n	80045c4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	015a      	lsls	r2, r3, #5
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	4413      	add	r3, r2
 8004566:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800456a:	691a      	ldr	r2, [r3, #16]
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	0159      	lsls	r1, r3, #5
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	440b      	add	r3, r1
 8004574:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004578:	4619      	mov	r1, r3
 800457a:	4ba7      	ldr	r3, [pc, #668]	@ (8004818 <USB_EPStartXfer+0x2e4>)
 800457c:	4013      	ands	r3, r2
 800457e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004580:	69bb      	ldr	r3, [r7, #24]
 8004582:	015a      	lsls	r2, r3, #5
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	4413      	add	r3, r2
 8004588:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	69ba      	ldr	r2, [r7, #24]
 8004590:	0151      	lsls	r1, r2, #5
 8004592:	69fa      	ldr	r2, [r7, #28]
 8004594:	440a      	add	r2, r1
 8004596:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800459a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800459e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	015a      	lsls	r2, r3, #5
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	4413      	add	r3, r2
 80045a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045ac:	691a      	ldr	r2, [r3, #16]
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	0159      	lsls	r1, r3, #5
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	440b      	add	r3, r1
 80045b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045ba:	4619      	mov	r1, r3
 80045bc:	4b97      	ldr	r3, [pc, #604]	@ (800481c <USB_EPStartXfer+0x2e8>)
 80045be:	4013      	ands	r3, r2
 80045c0:	610b      	str	r3, [r1, #16]
 80045c2:	e097      	b.n	80046f4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	015a      	lsls	r2, r3, #5
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	4413      	add	r3, r2
 80045cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045d0:	691a      	ldr	r2, [r3, #16]
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	0159      	lsls	r1, r3, #5
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	440b      	add	r3, r1
 80045da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045de:	4619      	mov	r1, r3
 80045e0:	4b8e      	ldr	r3, [pc, #568]	@ (800481c <USB_EPStartXfer+0x2e8>)
 80045e2:	4013      	ands	r3, r2
 80045e4:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	015a      	lsls	r2, r3, #5
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	4413      	add	r3, r2
 80045ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045f2:	691a      	ldr	r2, [r3, #16]
 80045f4:	69bb      	ldr	r3, [r7, #24]
 80045f6:	0159      	lsls	r1, r3, #5
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	440b      	add	r3, r1
 80045fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004600:	4619      	mov	r1, r3
 8004602:	4b85      	ldr	r3, [pc, #532]	@ (8004818 <USB_EPStartXfer+0x2e4>)
 8004604:	4013      	ands	r3, r2
 8004606:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d11a      	bne.n	8004644 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	691a      	ldr	r2, [r3, #16]
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	429a      	cmp	r2, r3
 8004618:	d903      	bls.n	8004622 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	689a      	ldr	r2, [r3, #8]
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	015a      	lsls	r2, r3, #5
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	4413      	add	r3, r2
 800462a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800462e:	691b      	ldr	r3, [r3, #16]
 8004630:	69ba      	ldr	r2, [r7, #24]
 8004632:	0151      	lsls	r1, r2, #5
 8004634:	69fa      	ldr	r2, [r7, #28]
 8004636:	440a      	add	r2, r1
 8004638:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800463c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004640:	6113      	str	r3, [r2, #16]
 8004642:	e044      	b.n	80046ce <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	691a      	ldr	r2, [r3, #16]
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	4413      	add	r3, r2
 800464e:	1e5a      	subs	r2, r3, #1
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	fbb2 f3f3 	udiv	r3, r2, r3
 8004658:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800465a:	69bb      	ldr	r3, [r7, #24]
 800465c:	015a      	lsls	r2, r3, #5
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	4413      	add	r3, r2
 8004662:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004666:	691a      	ldr	r2, [r3, #16]
 8004668:	8afb      	ldrh	r3, [r7, #22]
 800466a:	04d9      	lsls	r1, r3, #19
 800466c:	4b6c      	ldr	r3, [pc, #432]	@ (8004820 <USB_EPStartXfer+0x2ec>)
 800466e:	400b      	ands	r3, r1
 8004670:	69b9      	ldr	r1, [r7, #24]
 8004672:	0148      	lsls	r0, r1, #5
 8004674:	69f9      	ldr	r1, [r7, #28]
 8004676:	4401      	add	r1, r0
 8004678:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800467c:	4313      	orrs	r3, r2
 800467e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	791b      	ldrb	r3, [r3, #4]
 8004684:	2b01      	cmp	r3, #1
 8004686:	d122      	bne.n	80046ce <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	4413      	add	r3, r2
 8004690:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	0151      	lsls	r1, r2, #5
 800469a:	69fa      	ldr	r2, [r7, #28]
 800469c:	440a      	add	r2, r1
 800469e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80046a2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80046a6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	015a      	lsls	r2, r3, #5
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	4413      	add	r3, r2
 80046b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046b4:	691a      	ldr	r2, [r3, #16]
 80046b6:	8afb      	ldrh	r3, [r7, #22]
 80046b8:	075b      	lsls	r3, r3, #29
 80046ba:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80046be:	69b9      	ldr	r1, [r7, #24]
 80046c0:	0148      	lsls	r0, r1, #5
 80046c2:	69f9      	ldr	r1, [r7, #28]
 80046c4:	4401      	add	r1, r0
 80046c6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80046ca:	4313      	orrs	r3, r2
 80046cc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	015a      	lsls	r2, r3, #5
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	4413      	add	r3, r2
 80046d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046da:	691a      	ldr	r2, [r3, #16]
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046e4:	69b9      	ldr	r1, [r7, #24]
 80046e6:	0148      	lsls	r0, r1, #5
 80046e8:	69f9      	ldr	r1, [r7, #28]
 80046ea:	4401      	add	r1, r0
 80046ec:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80046f0:	4313      	orrs	r3, r2
 80046f2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80046f4:	79fb      	ldrb	r3, [r7, #7]
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d14b      	bne.n	8004792 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	69db      	ldr	r3, [r3, #28]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d009      	beq.n	8004716 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	015a      	lsls	r2, r3, #5
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	4413      	add	r3, r2
 800470a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800470e:	461a      	mov	r2, r3
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	69db      	ldr	r3, [r3, #28]
 8004714:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	791b      	ldrb	r3, [r3, #4]
 800471a:	2b01      	cmp	r3, #1
 800471c:	d128      	bne.n	8004770 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472a:	2b00      	cmp	r3, #0
 800472c:	d110      	bne.n	8004750 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	015a      	lsls	r2, r3, #5
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	4413      	add	r3, r2
 8004736:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	69ba      	ldr	r2, [r7, #24]
 800473e:	0151      	lsls	r1, r2, #5
 8004740:	69fa      	ldr	r2, [r7, #28]
 8004742:	440a      	add	r2, r1
 8004744:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004748:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800474c:	6013      	str	r3, [r2, #0]
 800474e:	e00f      	b.n	8004770 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	015a      	lsls	r2, r3, #5
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	4413      	add	r3, r2
 8004758:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	69ba      	ldr	r2, [r7, #24]
 8004760:	0151      	lsls	r1, r2, #5
 8004762:	69fa      	ldr	r2, [r7, #28]
 8004764:	440a      	add	r2, r1
 8004766:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800476a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800476e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	015a      	lsls	r2, r3, #5
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	4413      	add	r3, r2
 8004778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	69ba      	ldr	r2, [r7, #24]
 8004780:	0151      	lsls	r1, r2, #5
 8004782:	69fa      	ldr	r2, [r7, #28]
 8004784:	440a      	add	r2, r1
 8004786:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800478a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800478e:	6013      	str	r3, [r2, #0]
 8004790:	e169      	b.n	8004a66 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	015a      	lsls	r2, r3, #5
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	4413      	add	r3, r2
 800479a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	69ba      	ldr	r2, [r7, #24]
 80047a2:	0151      	lsls	r1, r2, #5
 80047a4:	69fa      	ldr	r2, [r7, #28]
 80047a6:	440a      	add	r2, r1
 80047a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80047ac:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80047b0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	791b      	ldrb	r3, [r3, #4]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d015      	beq.n	80047e6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f000 8151 	beq.w	8004a66 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	f003 030f 	and.w	r3, r3, #15
 80047d4:	2101      	movs	r1, #1
 80047d6:	fa01 f303 	lsl.w	r3, r1, r3
 80047da:	69f9      	ldr	r1, [r7, #28]
 80047dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80047e0:	4313      	orrs	r3, r2
 80047e2:	634b      	str	r3, [r1, #52]	@ 0x34
 80047e4:	e13f      	b.n	8004a66 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d116      	bne.n	8004824 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	015a      	lsls	r2, r3, #5
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	4413      	add	r3, r2
 80047fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	69ba      	ldr	r2, [r7, #24]
 8004806:	0151      	lsls	r1, r2, #5
 8004808:	69fa      	ldr	r2, [r7, #28]
 800480a:	440a      	add	r2, r1
 800480c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004810:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004814:	6013      	str	r3, [r2, #0]
 8004816:	e015      	b.n	8004844 <USB_EPStartXfer+0x310>
 8004818:	e007ffff 	.word	0xe007ffff
 800481c:	fff80000 	.word	0xfff80000
 8004820:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	015a      	lsls	r2, r3, #5
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	4413      	add	r3, r2
 800482c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	69ba      	ldr	r2, [r7, #24]
 8004834:	0151      	lsls	r1, r2, #5
 8004836:	69fa      	ldr	r2, [r7, #28]
 8004838:	440a      	add	r2, r1
 800483a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800483e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004842:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	68d9      	ldr	r1, [r3, #12]
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	781a      	ldrb	r2, [r3, #0]
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	691b      	ldr	r3, [r3, #16]
 8004850:	b298      	uxth	r0, r3
 8004852:	79fb      	ldrb	r3, [r7, #7]
 8004854:	9300      	str	r3, [sp, #0]
 8004856:	4603      	mov	r3, r0
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f000 f9b9 	bl	8004bd0 <USB_WritePacket>
 800485e:	e102      	b.n	8004a66 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	015a      	lsls	r2, r3, #5
 8004864:	69fb      	ldr	r3, [r7, #28]
 8004866:	4413      	add	r3, r2
 8004868:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800486c:	691a      	ldr	r2, [r3, #16]
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	0159      	lsls	r1, r3, #5
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	440b      	add	r3, r1
 8004876:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800487a:	4619      	mov	r1, r3
 800487c:	4b7c      	ldr	r3, [pc, #496]	@ (8004a70 <USB_EPStartXfer+0x53c>)
 800487e:	4013      	ands	r3, r2
 8004880:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	015a      	lsls	r2, r3, #5
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	4413      	add	r3, r2
 800488a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800488e:	691a      	ldr	r2, [r3, #16]
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	0159      	lsls	r1, r3, #5
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	440b      	add	r3, r1
 8004898:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800489c:	4619      	mov	r1, r3
 800489e:	4b75      	ldr	r3, [pc, #468]	@ (8004a74 <USB_EPStartXfer+0x540>)
 80048a0:	4013      	ands	r3, r2
 80048a2:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d12f      	bne.n	800490a <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	691b      	ldr	r3, [r3, #16]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d003      	beq.n	80048ba <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	689a      	ldr	r2, [r3, #8]
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	689a      	ldr	r2, [r3, #8]
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	015a      	lsls	r2, r3, #5
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	4413      	add	r3, r2
 80048ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048ce:	691a      	ldr	r2, [r3, #16]
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	6a1b      	ldr	r3, [r3, #32]
 80048d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048d8:	69b9      	ldr	r1, [r7, #24]
 80048da:	0148      	lsls	r0, r1, #5
 80048dc:	69f9      	ldr	r1, [r7, #28]
 80048de:	4401      	add	r1, r0
 80048e0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80048e4:	4313      	orrs	r3, r2
 80048e6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80048e8:	69bb      	ldr	r3, [r7, #24]
 80048ea:	015a      	lsls	r2, r3, #5
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	4413      	add	r3, r2
 80048f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	0151      	lsls	r1, r2, #5
 80048fa:	69fa      	ldr	r2, [r7, #28]
 80048fc:	440a      	add	r2, r1
 80048fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004902:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004906:	6113      	str	r3, [r2, #16]
 8004908:	e05f      	b.n	80049ca <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d123      	bne.n	800495a <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	015a      	lsls	r2, r3, #5
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	4413      	add	r3, r2
 800491a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800491e:	691a      	ldr	r2, [r3, #16]
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004928:	69b9      	ldr	r1, [r7, #24]
 800492a:	0148      	lsls	r0, r1, #5
 800492c:	69f9      	ldr	r1, [r7, #28]
 800492e:	4401      	add	r1, r0
 8004930:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004934:	4313      	orrs	r3, r2
 8004936:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	015a      	lsls	r2, r3, #5
 800493c:	69fb      	ldr	r3, [r7, #28]
 800493e:	4413      	add	r3, r2
 8004940:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	69ba      	ldr	r2, [r7, #24]
 8004948:	0151      	lsls	r1, r2, #5
 800494a:	69fa      	ldr	r2, [r7, #28]
 800494c:	440a      	add	r2, r1
 800494e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004952:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004956:	6113      	str	r3, [r2, #16]
 8004958:	e037      	b.n	80049ca <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	691a      	ldr	r2, [r3, #16]
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	4413      	add	r3, r2
 8004964:	1e5a      	subs	r2, r3, #1
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	fbb2 f3f3 	udiv	r3, r2, r3
 800496e:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	8afa      	ldrh	r2, [r7, #22]
 8004976:	fb03 f202 	mul.w	r2, r3, r2
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	015a      	lsls	r2, r3, #5
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	4413      	add	r3, r2
 8004986:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800498a:	691a      	ldr	r2, [r3, #16]
 800498c:	8afb      	ldrh	r3, [r7, #22]
 800498e:	04d9      	lsls	r1, r3, #19
 8004990:	4b39      	ldr	r3, [pc, #228]	@ (8004a78 <USB_EPStartXfer+0x544>)
 8004992:	400b      	ands	r3, r1
 8004994:	69b9      	ldr	r1, [r7, #24]
 8004996:	0148      	lsls	r0, r1, #5
 8004998:	69f9      	ldr	r1, [r7, #28]
 800499a:	4401      	add	r1, r0
 800499c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80049a0:	4313      	orrs	r3, r2
 80049a2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	015a      	lsls	r2, r3, #5
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	4413      	add	r3, r2
 80049ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049b0:	691a      	ldr	r2, [r3, #16]
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049ba:	69b9      	ldr	r1, [r7, #24]
 80049bc:	0148      	lsls	r0, r1, #5
 80049be:	69f9      	ldr	r1, [r7, #28]
 80049c0:	4401      	add	r1, r0
 80049c2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80049c6:	4313      	orrs	r3, r2
 80049c8:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80049ca:	79fb      	ldrb	r3, [r7, #7]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d10d      	bne.n	80049ec <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d009      	beq.n	80049ec <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	68d9      	ldr	r1, [r3, #12]
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	015a      	lsls	r2, r3, #5
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	4413      	add	r3, r2
 80049e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049e8:	460a      	mov	r2, r1
 80049ea:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	791b      	ldrb	r3, [r3, #4]
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d128      	bne.n	8004a46 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d110      	bne.n	8004a26 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	015a      	lsls	r2, r3, #5
 8004a08:	69fb      	ldr	r3, [r7, #28]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	69ba      	ldr	r2, [r7, #24]
 8004a14:	0151      	lsls	r1, r2, #5
 8004a16:	69fa      	ldr	r2, [r7, #28]
 8004a18:	440a      	add	r2, r1
 8004a1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a1e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004a22:	6013      	str	r3, [r2, #0]
 8004a24:	e00f      	b.n	8004a46 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	015a      	lsls	r2, r3, #5
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	4413      	add	r3, r2
 8004a2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	69ba      	ldr	r2, [r7, #24]
 8004a36:	0151      	lsls	r1, r2, #5
 8004a38:	69fa      	ldr	r2, [r7, #28]
 8004a3a:	440a      	add	r2, r1
 8004a3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a44:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	015a      	lsls	r2, r3, #5
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	69ba      	ldr	r2, [r7, #24]
 8004a56:	0151      	lsls	r1, r2, #5
 8004a58:	69fa      	ldr	r2, [r7, #28]
 8004a5a:	440a      	add	r2, r1
 8004a5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a60:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004a64:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3720      	adds	r7, #32
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	fff80000 	.word	0xfff80000
 8004a74:	e007ffff 	.word	0xe007ffff
 8004a78:	1ff80000 	.word	0x1ff80000

08004a7c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b087      	sub	sp, #28
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	785b      	ldrb	r3, [r3, #1]
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d14a      	bne.n	8004b30 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	781b      	ldrb	r3, [r3, #0]
 8004a9e:	015a      	lsls	r2, r3, #5
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004aae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ab2:	f040 8086 	bne.w	8004bc2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	015a      	lsls	r2, r3, #5
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	4413      	add	r3, r2
 8004ac0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	683a      	ldr	r2, [r7, #0]
 8004ac8:	7812      	ldrb	r2, [r2, #0]
 8004aca:	0151      	lsls	r1, r2, #5
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	440a      	add	r2, r1
 8004ad0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ad4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004ad8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	015a      	lsls	r2, r3, #5
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	683a      	ldr	r2, [r7, #0]
 8004aec:	7812      	ldrb	r2, [r2, #0]
 8004aee:	0151      	lsls	r1, r2, #5
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	440a      	add	r2, r1
 8004af4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004af8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004afc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	3301      	adds	r3, #1
 8004b02:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d902      	bls.n	8004b14 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	75fb      	strb	r3, [r7, #23]
          break;
 8004b12:	e056      	b.n	8004bc2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	781b      	ldrb	r3, [r3, #0]
 8004b18:	015a      	lsls	r2, r3, #5
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b2c:	d0e7      	beq.n	8004afe <USB_EPStopXfer+0x82>
 8004b2e:	e048      	b.n	8004bc2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	015a      	lsls	r2, r3, #5
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	4413      	add	r3, r2
 8004b3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b48:	d13b      	bne.n	8004bc2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	015a      	lsls	r2, r3, #5
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	4413      	add	r3, r2
 8004b54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	683a      	ldr	r2, [r7, #0]
 8004b5c:	7812      	ldrb	r2, [r2, #0]
 8004b5e:	0151      	lsls	r1, r2, #5
 8004b60:	693a      	ldr	r2, [r7, #16]
 8004b62:	440a      	add	r2, r1
 8004b64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b68:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004b6c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	015a      	lsls	r2, r3, #5
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	4413      	add	r3, r2
 8004b78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	683a      	ldr	r2, [r7, #0]
 8004b80:	7812      	ldrb	r2, [r2, #0]
 8004b82:	0151      	lsls	r1, r2, #5
 8004b84:	693a      	ldr	r2, [r7, #16]
 8004b86:	440a      	add	r2, r1
 8004b88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b8c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004b90:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	3301      	adds	r3, #1
 8004b96:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d902      	bls.n	8004ba8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	75fb      	strb	r3, [r7, #23]
          break;
 8004ba6:	e00c      	b.n	8004bc2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	781b      	ldrb	r3, [r3, #0]
 8004bac:	015a      	lsls	r2, r3, #5
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	4413      	add	r3, r2
 8004bb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004bbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004bc0:	d0e7      	beq.n	8004b92 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8004bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	371c      	adds	r7, #28
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr

08004bd0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b089      	sub	sp, #36	@ 0x24
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	4611      	mov	r1, r2
 8004bdc:	461a      	mov	r2, r3
 8004bde:	460b      	mov	r3, r1
 8004be0:	71fb      	strb	r3, [r7, #7]
 8004be2:	4613      	mov	r3, r2
 8004be4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004bee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d123      	bne.n	8004c3e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004bf6:	88bb      	ldrh	r3, [r7, #4]
 8004bf8:	3303      	adds	r3, #3
 8004bfa:	089b      	lsrs	r3, r3, #2
 8004bfc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004bfe:	2300      	movs	r3, #0
 8004c00:	61bb      	str	r3, [r7, #24]
 8004c02:	e018      	b.n	8004c36 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004c04:	79fb      	ldrb	r3, [r7, #7]
 8004c06:	031a      	lsls	r2, r3, #12
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c10:	461a      	mov	r2, r3
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	3301      	adds	r3, #1
 8004c22:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	3301      	adds	r3, #1
 8004c28:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004c2a:	69fb      	ldr	r3, [r7, #28]
 8004c2c:	3301      	adds	r3, #1
 8004c2e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	3301      	adds	r3, #1
 8004c34:	61bb      	str	r3, [r7, #24]
 8004c36:	69ba      	ldr	r2, [r7, #24]
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d3e2      	bcc.n	8004c04 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3724      	adds	r7, #36	@ 0x24
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b08b      	sub	sp, #44	@ 0x2c
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	4613      	mov	r3, r2
 8004c58:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004c62:	88fb      	ldrh	r3, [r7, #6]
 8004c64:	089b      	lsrs	r3, r3, #2
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004c6a:	88fb      	ldrh	r3, [r7, #6]
 8004c6c:	f003 0303 	and.w	r3, r3, #3
 8004c70:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004c72:	2300      	movs	r3, #0
 8004c74:	623b      	str	r3, [r7, #32]
 8004c76:	e014      	b.n	8004ca2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c82:	601a      	str	r2, [r3, #0]
    pDest++;
 8004c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c86:	3301      	adds	r3, #1
 8004c88:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c92:	3301      	adds	r3, #1
 8004c94:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c98:	3301      	adds	r3, #1
 8004c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004c9c:	6a3b      	ldr	r3, [r7, #32]
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	623b      	str	r3, [r7, #32]
 8004ca2:	6a3a      	ldr	r2, [r7, #32]
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d3e6      	bcc.n	8004c78 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004caa:	8bfb      	ldrh	r3, [r7, #30]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d01e      	beq.n	8004cee <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004cba:	461a      	mov	r2, r3
 8004cbc:	f107 0310 	add.w	r3, r7, #16
 8004cc0:	6812      	ldr	r2, [r2, #0]
 8004cc2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	6a3b      	ldr	r3, [r7, #32]
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	00db      	lsls	r3, r3, #3
 8004ccc:	fa22 f303 	lsr.w	r3, r2, r3
 8004cd0:	b2da      	uxtb	r2, r3
 8004cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd4:	701a      	strb	r2, [r3, #0]
      i++;
 8004cd6:	6a3b      	ldr	r3, [r7, #32]
 8004cd8:	3301      	adds	r3, #1
 8004cda:	623b      	str	r3, [r7, #32]
      pDest++;
 8004cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cde:	3301      	adds	r3, #1
 8004ce0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004ce2:	8bfb      	ldrh	r3, [r7, #30]
 8004ce4:	3b01      	subs	r3, #1
 8004ce6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004ce8:	8bfb      	ldrh	r3, [r7, #30]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1ea      	bne.n	8004cc4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	372c      	adds	r7, #44	@ 0x2c
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	785b      	ldrb	r3, [r3, #1]
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d12c      	bne.n	8004d72 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	015a      	lsls	r2, r3, #5
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	4413      	add	r3, r2
 8004d20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	db12      	blt.n	8004d50 <USB_EPSetStall+0x54>
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d00f      	beq.n	8004d50 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	015a      	lsls	r2, r3, #5
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	4413      	add	r3, r2
 8004d38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68ba      	ldr	r2, [r7, #8]
 8004d40:	0151      	lsls	r1, r2, #5
 8004d42:	68fa      	ldr	r2, [r7, #12]
 8004d44:	440a      	add	r2, r1
 8004d46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d4a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004d4e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	015a      	lsls	r2, r3, #5
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	4413      	add	r3, r2
 8004d58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	0151      	lsls	r1, r2, #5
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	440a      	add	r2, r1
 8004d66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d6a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004d6e:	6013      	str	r3, [r2, #0]
 8004d70:	e02b      	b.n	8004dca <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	015a      	lsls	r2, r3, #5
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	4413      	add	r3, r2
 8004d7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	db12      	blt.n	8004daa <USB_EPSetStall+0xae>
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00f      	beq.n	8004daa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	015a      	lsls	r2, r3, #5
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	4413      	add	r3, r2
 8004d92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	0151      	lsls	r1, r2, #5
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	440a      	add	r2, r1
 8004da0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004da4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004da8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	015a      	lsls	r2, r3, #5
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	4413      	add	r3, r2
 8004db2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68ba      	ldr	r2, [r7, #8]
 8004dba:	0151      	lsls	r1, r2, #5
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	440a      	add	r2, r1
 8004dc0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dc4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004dc8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004dca:	2300      	movs	r3, #0
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3714      	adds	r7, #20
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b085      	sub	sp, #20
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	785b      	ldrb	r3, [r3, #1]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d128      	bne.n	8004e46 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	015a      	lsls	r2, r3, #5
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	68ba      	ldr	r2, [r7, #8]
 8004e04:	0151      	lsls	r1, r2, #5
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	440a      	add	r2, r1
 8004e0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e0e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004e12:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	791b      	ldrb	r3, [r3, #4]
 8004e18:	2b03      	cmp	r3, #3
 8004e1a:	d003      	beq.n	8004e24 <USB_EPClearStall+0x4c>
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	791b      	ldrb	r3, [r3, #4]
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d138      	bne.n	8004e96 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	015a      	lsls	r2, r3, #5
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	4413      	add	r3, r2
 8004e2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68ba      	ldr	r2, [r7, #8]
 8004e34:	0151      	lsls	r1, r2, #5
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	440a      	add	r2, r1
 8004e3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e42:	6013      	str	r3, [r2, #0]
 8004e44:	e027      	b.n	8004e96 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	015a      	lsls	r2, r3, #5
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68ba      	ldr	r2, [r7, #8]
 8004e56:	0151      	lsls	r1, r2, #5
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	440a      	add	r2, r1
 8004e5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e60:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004e64:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	791b      	ldrb	r3, [r3, #4]
 8004e6a:	2b03      	cmp	r3, #3
 8004e6c:	d003      	beq.n	8004e76 <USB_EPClearStall+0x9e>
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	791b      	ldrb	r3, [r3, #4]
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d10f      	bne.n	8004e96 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	015a      	lsls	r2, r3, #5
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	4413      	add	r3, r2
 8004e7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	68ba      	ldr	r2, [r7, #8]
 8004e86:	0151      	lsls	r1, r2, #5
 8004e88:	68fa      	ldr	r2, [r7, #12]
 8004e8a:	440a      	add	r2, r1
 8004e8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e94:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3714      	adds	r7, #20
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	460b      	mov	r3, r1
 8004eae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68fa      	ldr	r2, [r7, #12]
 8004ebe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ec2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004ec6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	78fb      	ldrb	r3, [r7, #3]
 8004ed2:	011b      	lsls	r3, r3, #4
 8004ed4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8004ed8:	68f9      	ldr	r1, [r7, #12]
 8004eda:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3714      	adds	r7, #20
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b085      	sub	sp, #20
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004f0a:	f023 0303 	bic.w	r3, r3, #3
 8004f0e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f1e:	f023 0302 	bic.w	r3, r3, #2
 8004f22:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3714      	adds	r7, #20
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr

08004f32 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b085      	sub	sp, #20
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68fa      	ldr	r2, [r7, #12]
 8004f48:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004f4c:	f023 0303 	bic.w	r3, r3, #3
 8004f50:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	68fa      	ldr	r2, [r7, #12]
 8004f5c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f60:	f043 0302 	orr.w	r3, r3, #2
 8004f64:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004f66:	2300      	movs	r3, #0
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3714      	adds	r7, #20
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr

08004f74 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b085      	sub	sp, #20
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	695b      	ldr	r3, [r3, #20]
 8004f80:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	68fa      	ldr	r2, [r7, #12]
 8004f88:	4013      	ands	r3, r2
 8004f8a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3714      	adds	r7, #20
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b085      	sub	sp, #20
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fb6:	69db      	ldr	r3, [r3, #28]
 8004fb8:	68ba      	ldr	r2, [r7, #8]
 8004fba:	4013      	ands	r3, r2
 8004fbc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	0c1b      	lsrs	r3, r3, #16
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3714      	adds	r7, #20
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr

08004fce <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b085      	sub	sp, #20
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fe0:	699b      	ldr	r3, [r3, #24]
 8004fe2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fea:	69db      	ldr	r3, [r3, #28]
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	4013      	ands	r3, r2
 8004ff0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	b29b      	uxth	r3, r3
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3714      	adds	r7, #20
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr

08005002 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005002:	b480      	push	{r7}
 8005004:	b085      	sub	sp, #20
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
 800500a:	460b      	mov	r3, r1
 800500c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005012:	78fb      	ldrb	r3, [r7, #3]
 8005014:	015a      	lsls	r2, r3, #5
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	4413      	add	r3, r2
 800501a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	68ba      	ldr	r2, [r7, #8]
 800502c:	4013      	ands	r3, r2
 800502e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005030:	68bb      	ldr	r3, [r7, #8]
}
 8005032:	4618      	mov	r0, r3
 8005034:	3714      	adds	r7, #20
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr

0800503e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800503e:	b480      	push	{r7}
 8005040:	b087      	sub	sp, #28
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
 8005046:	460b      	mov	r3, r1
 8005048:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800505e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005060:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005062:	78fb      	ldrb	r3, [r7, #3]
 8005064:	f003 030f 	and.w	r3, r3, #15
 8005068:	68fa      	ldr	r2, [r7, #12]
 800506a:	fa22 f303 	lsr.w	r3, r2, r3
 800506e:	01db      	lsls	r3, r3, #7
 8005070:	b2db      	uxtb	r3, r3
 8005072:	693a      	ldr	r2, [r7, #16]
 8005074:	4313      	orrs	r3, r2
 8005076:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005078:	78fb      	ldrb	r3, [r7, #3]
 800507a:	015a      	lsls	r2, r3, #5
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	4413      	add	r3, r2
 8005080:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	693a      	ldr	r2, [r7, #16]
 8005088:	4013      	ands	r3, r2
 800508a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800508c:	68bb      	ldr	r3, [r7, #8]
}
 800508e:	4618      	mov	r0, r3
 8005090:	371c      	adds	r7, #28
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr

0800509a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800509a:	b480      	push	{r7}
 800509c:	b083      	sub	sp, #12
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	695b      	ldr	r3, [r3, #20]
 80050a6:	f003 0301 	and.w	r3, r3, #1
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	370c      	adds	r7, #12
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr
	...

080050b8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b085      	sub	sp, #20
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050d2:	4619      	mov	r1, r3
 80050d4:	4b09      	ldr	r3, [pc, #36]	@ (80050fc <USB_ActivateSetup+0x44>)
 80050d6:	4013      	ands	r3, r2
 80050d8:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80050e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050ec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80050ee:	2300      	movs	r3, #0
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3714      	adds	r7, #20
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr
 80050fc:	fffff800 	.word	0xfffff800

08005100 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8005100:	b480      	push	{r7}
 8005102:	b087      	sub	sp, #28
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	460b      	mov	r3, r1
 800510a:	607a      	str	r2, [r7, #4]
 800510c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	333c      	adds	r3, #60	@ 0x3c
 8005116:	3304      	adds	r3, #4
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	4a26      	ldr	r2, [pc, #152]	@ (80051b8 <USB_EP0_OutStart+0xb8>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d90a      	bls.n	800513a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005130:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005134:	d101      	bne.n	800513a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005136:	2300      	movs	r3, #0
 8005138:	e037      	b.n	80051aa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005140:	461a      	mov	r2, r3
 8005142:	2300      	movs	r3, #0
 8005144:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005154:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005158:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005168:	f043 0318 	orr.w	r3, r3, #24
 800516c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	697a      	ldr	r2, [r7, #20]
 8005178:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800517c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005180:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005182:	7afb      	ldrb	r3, [r7, #11]
 8005184:	2b01      	cmp	r3, #1
 8005186:	d10f      	bne.n	80051a8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800518e:	461a      	mov	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	697a      	ldr	r2, [r7, #20]
 800519e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051a2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80051a6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	371c      	adds	r7, #28
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	4f54300a 	.word	0x4f54300a

080051bc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80051bc:	b480      	push	{r7}
 80051be:	b085      	sub	sp, #20
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80051c4:	2300      	movs	r3, #0
 80051c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	3301      	adds	r3, #1
 80051cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80051d4:	d901      	bls.n	80051da <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e022      	b.n	8005220 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	daf2      	bge.n	80051c8 <USB_CoreReset+0xc>

  count = 10U;
 80051e2:	230a      	movs	r3, #10
 80051e4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80051e6:	e002      	b.n	80051ee <USB_CoreReset+0x32>
  {
    count--;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	3b01      	subs	r3, #1
 80051ec:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1f9      	bne.n	80051e8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	691b      	ldr	r3, [r3, #16]
 80051f8:	f043 0201 	orr.w	r2, r3, #1
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	3301      	adds	r3, #1
 8005204:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800520c:	d901      	bls.n	8005212 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800520e:	2303      	movs	r3, #3
 8005210:	e006      	b.n	8005220 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	f003 0301 	and.w	r3, r3, #1
 800521a:	2b01      	cmp	r3, #1
 800521c:	d0f0      	beq.n	8005200 <USB_CoreReset+0x44>

  return HAL_OK;
 800521e:	2300      	movs	r3, #0
}
 8005220:	4618      	mov	r0, r3
 8005222:	3714      	adds	r7, #20
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005230:	4904      	ldr	r1, [pc, #16]	@ (8005244 <MX_FATFS_Init+0x18>)
 8005232:	4805      	ldr	r0, [pc, #20]	@ (8005248 <MX_FATFS_Init+0x1c>)
 8005234:	f002 f88a 	bl	800734c <FATFS_LinkDriver>
 8005238:	4603      	mov	r3, r0
 800523a:	461a      	mov	r2, r3
 800523c:	4b03      	ldr	r3, [pc, #12]	@ (800524c <MX_FATFS_Init+0x20>)
 800523e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005240:	bf00      	nop
 8005242:	bd80      	pop	{r7, pc}
 8005244:	200002c8 	.word	0x200002c8
 8005248:	2000000c 	.word	0x2000000c
 800524c:	200002c4 	.word	0x200002c4

08005250 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005250:	b480      	push	{r7}
 8005252:	b083      	sub	sp, #12
 8005254:	af00      	add	r7, sp, #0
 8005256:	4603      	mov	r3, r0
 8005258:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800525a:	4b06      	ldr	r3, [pc, #24]	@ (8005274 <USER_initialize+0x24>)
 800525c:	2201      	movs	r2, #1
 800525e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8005260:	4b04      	ldr	r3, [pc, #16]	@ (8005274 <USER_initialize+0x24>)
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8005266:	4618      	mov	r0, r3
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	20000009 	.word	0x20000009

08005278 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	4603      	mov	r3, r0
 8005280:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8005282:	4b06      	ldr	r3, [pc, #24]	@ (800529c <USER_status+0x24>)
 8005284:	2201      	movs	r2, #1
 8005286:	701a      	strb	r2, [r3, #0]
    return Stat;
 8005288:	4b04      	ldr	r3, [pc, #16]	@ (800529c <USER_status+0x24>)
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800528e:	4618      	mov	r0, r3
 8005290:	370c      	adds	r7, #12
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	20000009 	.word	0x20000009

080052a0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b085      	sub	sp, #20
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	60b9      	str	r1, [r7, #8]
 80052a8:	607a      	str	r2, [r7, #4]
 80052aa:	603b      	str	r3, [r7, #0]
 80052ac:	4603      	mov	r3, r0
 80052ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 80052b0:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3714      	adds	r7, #20
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr

080052be <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80052be:	b480      	push	{r7}
 80052c0:	b085      	sub	sp, #20
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]
 80052c8:	603b      	str	r3, [r7, #0]
 80052ca:	4603      	mov	r3, r0
 80052cc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 80052ce:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3714      	adds	r7, #20
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80052dc:	b480      	push	{r7}
 80052de:	b085      	sub	sp, #20
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	4603      	mov	r3, r0
 80052e4:	603a      	str	r2, [r7, #0]
 80052e6:	71fb      	strb	r3, [r7, #7]
 80052e8:	460b      	mov	r3, r1
 80052ea:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	73fb      	strb	r3, [r7, #15]
    return res;
 80052f0:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3714      	adds	r7, #20
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
	...

08005300 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	460b      	mov	r3, r1
 800530a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800530c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005310:	f002 fd90 	bl	8007e34 <malloc>
 8005314:	4603      	mov	r3, r0
 8005316:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d109      	bne.n	8005332 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	32b0      	adds	r2, #176	@ 0xb0
 8005328:	2100      	movs	r1, #0
 800532a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800532e:	2302      	movs	r3, #2
 8005330:	e0d4      	b.n	80054dc <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005332:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8005336:	2100      	movs	r1, #0
 8005338:	68f8      	ldr	r0, [r7, #12]
 800533a:	f002 fe39 	bl	8007fb0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	32b0      	adds	r2, #176	@ 0xb0
 8005348:	68f9      	ldr	r1, [r7, #12]
 800534a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	32b0      	adds	r2, #176	@ 0xb0
 8005358:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	7c1b      	ldrb	r3, [r3, #16]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d138      	bne.n	80053dc <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800536a:	4b5e      	ldr	r3, [pc, #376]	@ (80054e4 <USBD_CDC_Init+0x1e4>)
 800536c:	7819      	ldrb	r1, [r3, #0]
 800536e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005372:	2202      	movs	r2, #2
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f002 fbba 	bl	8007aee <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800537a:	4b5a      	ldr	r3, [pc, #360]	@ (80054e4 <USBD_CDC_Init+0x1e4>)
 800537c:	781b      	ldrb	r3, [r3, #0]
 800537e:	f003 020f 	and.w	r2, r3, #15
 8005382:	6879      	ldr	r1, [r7, #4]
 8005384:	4613      	mov	r3, r2
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	4413      	add	r3, r2
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	440b      	add	r3, r1
 800538e:	3323      	adds	r3, #35	@ 0x23
 8005390:	2201      	movs	r2, #1
 8005392:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005394:	4b54      	ldr	r3, [pc, #336]	@ (80054e8 <USBD_CDC_Init+0x1e8>)
 8005396:	7819      	ldrb	r1, [r3, #0]
 8005398:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800539c:	2202      	movs	r2, #2
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f002 fba5 	bl	8007aee <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80053a4:	4b50      	ldr	r3, [pc, #320]	@ (80054e8 <USBD_CDC_Init+0x1e8>)
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	f003 020f 	and.w	r2, r3, #15
 80053ac:	6879      	ldr	r1, [r7, #4]
 80053ae:	4613      	mov	r3, r2
 80053b0:	009b      	lsls	r3, r3, #2
 80053b2:	4413      	add	r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	440b      	add	r3, r1
 80053b8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80053bc:	2201      	movs	r2, #1
 80053be:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80053c0:	4b4a      	ldr	r3, [pc, #296]	@ (80054ec <USBD_CDC_Init+0x1ec>)
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	f003 020f 	and.w	r2, r3, #15
 80053c8:	6879      	ldr	r1, [r7, #4]
 80053ca:	4613      	mov	r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	4413      	add	r3, r2
 80053d0:	009b      	lsls	r3, r3, #2
 80053d2:	440b      	add	r3, r1
 80053d4:	331c      	adds	r3, #28
 80053d6:	2210      	movs	r2, #16
 80053d8:	601a      	str	r2, [r3, #0]
 80053da:	e035      	b.n	8005448 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80053dc:	4b41      	ldr	r3, [pc, #260]	@ (80054e4 <USBD_CDC_Init+0x1e4>)
 80053de:	7819      	ldrb	r1, [r3, #0]
 80053e0:	2340      	movs	r3, #64	@ 0x40
 80053e2:	2202      	movs	r2, #2
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f002 fb82 	bl	8007aee <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80053ea:	4b3e      	ldr	r3, [pc, #248]	@ (80054e4 <USBD_CDC_Init+0x1e4>)
 80053ec:	781b      	ldrb	r3, [r3, #0]
 80053ee:	f003 020f 	and.w	r2, r3, #15
 80053f2:	6879      	ldr	r1, [r7, #4]
 80053f4:	4613      	mov	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	4413      	add	r3, r2
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	440b      	add	r3, r1
 80053fe:	3323      	adds	r3, #35	@ 0x23
 8005400:	2201      	movs	r2, #1
 8005402:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005404:	4b38      	ldr	r3, [pc, #224]	@ (80054e8 <USBD_CDC_Init+0x1e8>)
 8005406:	7819      	ldrb	r1, [r3, #0]
 8005408:	2340      	movs	r3, #64	@ 0x40
 800540a:	2202      	movs	r2, #2
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f002 fb6e 	bl	8007aee <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005412:	4b35      	ldr	r3, [pc, #212]	@ (80054e8 <USBD_CDC_Init+0x1e8>)
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	f003 020f 	and.w	r2, r3, #15
 800541a:	6879      	ldr	r1, [r7, #4]
 800541c:	4613      	mov	r3, r2
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	4413      	add	r3, r2
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	440b      	add	r3, r1
 8005426:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800542a:	2201      	movs	r2, #1
 800542c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800542e:	4b2f      	ldr	r3, [pc, #188]	@ (80054ec <USBD_CDC_Init+0x1ec>)
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	f003 020f 	and.w	r2, r3, #15
 8005436:	6879      	ldr	r1, [r7, #4]
 8005438:	4613      	mov	r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	4413      	add	r3, r2
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	440b      	add	r3, r1
 8005442:	331c      	adds	r3, #28
 8005444:	2210      	movs	r2, #16
 8005446:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005448:	4b28      	ldr	r3, [pc, #160]	@ (80054ec <USBD_CDC_Init+0x1ec>)
 800544a:	7819      	ldrb	r1, [r3, #0]
 800544c:	2308      	movs	r3, #8
 800544e:	2203      	movs	r2, #3
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f002 fb4c 	bl	8007aee <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005456:	4b25      	ldr	r3, [pc, #148]	@ (80054ec <USBD_CDC_Init+0x1ec>)
 8005458:	781b      	ldrb	r3, [r3, #0]
 800545a:	f003 020f 	and.w	r2, r3, #15
 800545e:	6879      	ldr	r1, [r7, #4]
 8005460:	4613      	mov	r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	4413      	add	r3, r2
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	440b      	add	r3, r1
 800546a:	3323      	adds	r3, #35	@ 0x23
 800546c:	2201      	movs	r2, #1
 800546e:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	33b0      	adds	r3, #176	@ 0xb0
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	4413      	add	r3, r2
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2200      	movs	r2, #0
 8005498:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 80054a6:	2302      	movs	r3, #2
 80054a8:	e018      	b.n	80054dc <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	7c1b      	ldrb	r3, [r3, #16]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10a      	bne.n	80054c8 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80054b2:	4b0d      	ldr	r3, [pc, #52]	@ (80054e8 <USBD_CDC_Init+0x1e8>)
 80054b4:	7819      	ldrb	r1, [r3, #0]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80054bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f002 fc03 	bl	8007ccc <USBD_LL_PrepareReceive>
 80054c6:	e008      	b.n	80054da <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80054c8:	4b07      	ldr	r3, [pc, #28]	@ (80054e8 <USBD_CDC_Init+0x1e8>)
 80054ca:	7819      	ldrb	r1, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80054d2:	2340      	movs	r3, #64	@ 0x40
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f002 fbf9 	bl	8007ccc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80054da:	2300      	movs	r3, #0
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3710      	adds	r7, #16
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}
 80054e4:	200000a7 	.word	0x200000a7
 80054e8:	200000a8 	.word	0x200000a8
 80054ec:	200000a9 	.word	0x200000a9

080054f0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b082      	sub	sp, #8
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	460b      	mov	r3, r1
 80054fa:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80054fc:	4b3a      	ldr	r3, [pc, #232]	@ (80055e8 <USBD_CDC_DeInit+0xf8>)
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	4619      	mov	r1, r3
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f002 fb19 	bl	8007b3a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005508:	4b37      	ldr	r3, [pc, #220]	@ (80055e8 <USBD_CDC_DeInit+0xf8>)
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	f003 020f 	and.w	r2, r3, #15
 8005510:	6879      	ldr	r1, [r7, #4]
 8005512:	4613      	mov	r3, r2
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	4413      	add	r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	440b      	add	r3, r1
 800551c:	3323      	adds	r3, #35	@ 0x23
 800551e:	2200      	movs	r2, #0
 8005520:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005522:	4b32      	ldr	r3, [pc, #200]	@ (80055ec <USBD_CDC_DeInit+0xfc>)
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	4619      	mov	r1, r3
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f002 fb06 	bl	8007b3a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800552e:	4b2f      	ldr	r3, [pc, #188]	@ (80055ec <USBD_CDC_DeInit+0xfc>)
 8005530:	781b      	ldrb	r3, [r3, #0]
 8005532:	f003 020f 	and.w	r2, r3, #15
 8005536:	6879      	ldr	r1, [r7, #4]
 8005538:	4613      	mov	r3, r2
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	4413      	add	r3, r2
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	440b      	add	r3, r1
 8005542:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005546:	2200      	movs	r2, #0
 8005548:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800554a:	4b29      	ldr	r3, [pc, #164]	@ (80055f0 <USBD_CDC_DeInit+0x100>)
 800554c:	781b      	ldrb	r3, [r3, #0]
 800554e:	4619      	mov	r1, r3
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f002 faf2 	bl	8007b3a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005556:	4b26      	ldr	r3, [pc, #152]	@ (80055f0 <USBD_CDC_DeInit+0x100>)
 8005558:	781b      	ldrb	r3, [r3, #0]
 800555a:	f003 020f 	and.w	r2, r3, #15
 800555e:	6879      	ldr	r1, [r7, #4]
 8005560:	4613      	mov	r3, r2
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	4413      	add	r3, r2
 8005566:	009b      	lsls	r3, r3, #2
 8005568:	440b      	add	r3, r1
 800556a:	3323      	adds	r3, #35	@ 0x23
 800556c:	2200      	movs	r2, #0
 800556e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005570:	4b1f      	ldr	r3, [pc, #124]	@ (80055f0 <USBD_CDC_DeInit+0x100>)
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	f003 020f 	and.w	r2, r3, #15
 8005578:	6879      	ldr	r1, [r7, #4]
 800557a:	4613      	mov	r3, r2
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	4413      	add	r3, r2
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	440b      	add	r3, r1
 8005584:	331c      	adds	r3, #28
 8005586:	2200      	movs	r2, #0
 8005588:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	32b0      	adds	r2, #176	@ 0xb0
 8005594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d01f      	beq.n	80055dc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	33b0      	adds	r3, #176	@ 0xb0
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	4413      	add	r3, r2
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	32b0      	adds	r2, #176	@ 0xb0
 80055ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055be:	4618      	mov	r0, r3
 80055c0:	f002 fc40 	bl	8007e44 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	32b0      	adds	r2, #176	@ 0xb0
 80055ce:	2100      	movs	r1, #0
 80055d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3708      	adds	r7, #8
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	bf00      	nop
 80055e8:	200000a7 	.word	0x200000a7
 80055ec:	200000a8 	.word	0x200000a8
 80055f0:	200000a9 	.word	0x200000a9

080055f4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b086      	sub	sp, #24
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	32b0      	adds	r2, #176	@ 0xb0
 8005608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800560c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800560e:	2300      	movs	r3, #0
 8005610:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005612:	2300      	movs	r3, #0
 8005614:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005616:	2300      	movs	r3, #0
 8005618:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005620:	2303      	movs	r3, #3
 8005622:	e0bf      	b.n	80057a4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800562c:	2b00      	cmp	r3, #0
 800562e:	d050      	beq.n	80056d2 <USBD_CDC_Setup+0xde>
 8005630:	2b20      	cmp	r3, #32
 8005632:	f040 80af 	bne.w	8005794 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	88db      	ldrh	r3, [r3, #6]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d03a      	beq.n	80056b4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	b25b      	sxtb	r3, r3
 8005644:	2b00      	cmp	r3, #0
 8005646:	da1b      	bge.n	8005680 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	33b0      	adds	r3, #176	@ 0xb0
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	4413      	add	r3, r2
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	683a      	ldr	r2, [r7, #0]
 800565c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800565e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005660:	683a      	ldr	r2, [r7, #0]
 8005662:	88d2      	ldrh	r2, [r2, #6]
 8005664:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	88db      	ldrh	r3, [r3, #6]
 800566a:	2b07      	cmp	r3, #7
 800566c:	bf28      	it	cs
 800566e:	2307      	movcs	r3, #7
 8005670:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	89fa      	ldrh	r2, [r7, #14]
 8005676:	4619      	mov	r1, r3
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f001 fd93 	bl	80071a4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800567e:	e090      	b.n	80057a2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	785a      	ldrb	r2, [r3, #1]
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	88db      	ldrh	r3, [r3, #6]
 800568e:	2b3f      	cmp	r3, #63	@ 0x3f
 8005690:	d803      	bhi.n	800569a <USBD_CDC_Setup+0xa6>
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	88db      	ldrh	r3, [r3, #6]
 8005696:	b2da      	uxtb	r2, r3
 8005698:	e000      	b.n	800569c <USBD_CDC_Setup+0xa8>
 800569a:	2240      	movs	r2, #64	@ 0x40
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80056a2:	6939      	ldr	r1, [r7, #16]
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80056aa:	461a      	mov	r2, r3
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f001 fda8 	bl	8007202 <USBD_CtlPrepareRx>
      break;
 80056b2:	e076      	b.n	80057a2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	33b0      	adds	r3, #176	@ 0xb0
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	4413      	add	r3, r2
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	683a      	ldr	r2, [r7, #0]
 80056c8:	7850      	ldrb	r0, [r2, #1]
 80056ca:	2200      	movs	r2, #0
 80056cc:	6839      	ldr	r1, [r7, #0]
 80056ce:	4798      	blx	r3
      break;
 80056d0:	e067      	b.n	80057a2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	785b      	ldrb	r3, [r3, #1]
 80056d6:	2b0b      	cmp	r3, #11
 80056d8:	d851      	bhi.n	800577e <USBD_CDC_Setup+0x18a>
 80056da:	a201      	add	r2, pc, #4	@ (adr r2, 80056e0 <USBD_CDC_Setup+0xec>)
 80056dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056e0:	08005711 	.word	0x08005711
 80056e4:	0800578d 	.word	0x0800578d
 80056e8:	0800577f 	.word	0x0800577f
 80056ec:	0800577f 	.word	0x0800577f
 80056f0:	0800577f 	.word	0x0800577f
 80056f4:	0800577f 	.word	0x0800577f
 80056f8:	0800577f 	.word	0x0800577f
 80056fc:	0800577f 	.word	0x0800577f
 8005700:	0800577f 	.word	0x0800577f
 8005704:	0800577f 	.word	0x0800577f
 8005708:	0800573b 	.word	0x0800573b
 800570c:	08005765 	.word	0x08005765
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005716:	b2db      	uxtb	r3, r3
 8005718:	2b03      	cmp	r3, #3
 800571a:	d107      	bne.n	800572c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800571c:	f107 030a 	add.w	r3, r7, #10
 8005720:	2202      	movs	r2, #2
 8005722:	4619      	mov	r1, r3
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f001 fd3d 	bl	80071a4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800572a:	e032      	b.n	8005792 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800572c:	6839      	ldr	r1, [r7, #0]
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f001 fcbb 	bl	80070aa <USBD_CtlError>
            ret = USBD_FAIL;
 8005734:	2303      	movs	r3, #3
 8005736:	75fb      	strb	r3, [r7, #23]
          break;
 8005738:	e02b      	b.n	8005792 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005740:	b2db      	uxtb	r3, r3
 8005742:	2b03      	cmp	r3, #3
 8005744:	d107      	bne.n	8005756 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005746:	f107 030d 	add.w	r3, r7, #13
 800574a:	2201      	movs	r2, #1
 800574c:	4619      	mov	r1, r3
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f001 fd28 	bl	80071a4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005754:	e01d      	b.n	8005792 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005756:	6839      	ldr	r1, [r7, #0]
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f001 fca6 	bl	80070aa <USBD_CtlError>
            ret = USBD_FAIL;
 800575e:	2303      	movs	r3, #3
 8005760:	75fb      	strb	r3, [r7, #23]
          break;
 8005762:	e016      	b.n	8005792 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800576a:	b2db      	uxtb	r3, r3
 800576c:	2b03      	cmp	r3, #3
 800576e:	d00f      	beq.n	8005790 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005770:	6839      	ldr	r1, [r7, #0]
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f001 fc99 	bl	80070aa <USBD_CtlError>
            ret = USBD_FAIL;
 8005778:	2303      	movs	r3, #3
 800577a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800577c:	e008      	b.n	8005790 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800577e:	6839      	ldr	r1, [r7, #0]
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f001 fc92 	bl	80070aa <USBD_CtlError>
          ret = USBD_FAIL;
 8005786:	2303      	movs	r3, #3
 8005788:	75fb      	strb	r3, [r7, #23]
          break;
 800578a:	e002      	b.n	8005792 <USBD_CDC_Setup+0x19e>
          break;
 800578c:	bf00      	nop
 800578e:	e008      	b.n	80057a2 <USBD_CDC_Setup+0x1ae>
          break;
 8005790:	bf00      	nop
      }
      break;
 8005792:	e006      	b.n	80057a2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005794:	6839      	ldr	r1, [r7, #0]
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f001 fc87 	bl	80070aa <USBD_CtlError>
      ret = USBD_FAIL;
 800579c:	2303      	movs	r3, #3
 800579e:	75fb      	strb	r3, [r7, #23]
      break;
 80057a0:	bf00      	nop
  }

  return (uint8_t)ret;
 80057a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3718      	adds	r7, #24
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}

080057ac <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b084      	sub	sp, #16
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
 80057b4:	460b      	mov	r3, r1
 80057b6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80057be:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	32b0      	adds	r2, #176	@ 0xb0
 80057ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e065      	b.n	80058a2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	32b0      	adds	r2, #176	@ 0xb0
 80057e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057e4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80057e6:	78fb      	ldrb	r3, [r7, #3]
 80057e8:	f003 020f 	and.w	r2, r3, #15
 80057ec:	6879      	ldr	r1, [r7, #4]
 80057ee:	4613      	mov	r3, r2
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	4413      	add	r3, r2
 80057f4:	009b      	lsls	r3, r3, #2
 80057f6:	440b      	add	r3, r1
 80057f8:	3314      	adds	r3, #20
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d02f      	beq.n	8005860 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005800:	78fb      	ldrb	r3, [r7, #3]
 8005802:	f003 020f 	and.w	r2, r3, #15
 8005806:	6879      	ldr	r1, [r7, #4]
 8005808:	4613      	mov	r3, r2
 800580a:	009b      	lsls	r3, r3, #2
 800580c:	4413      	add	r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	440b      	add	r3, r1
 8005812:	3314      	adds	r3, #20
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	78fb      	ldrb	r3, [r7, #3]
 8005818:	f003 010f 	and.w	r1, r3, #15
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	460b      	mov	r3, r1
 8005820:	00db      	lsls	r3, r3, #3
 8005822:	440b      	add	r3, r1
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	4403      	add	r3, r0
 8005828:	331c      	adds	r3, #28
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	fbb2 f1f3 	udiv	r1, r2, r3
 8005830:	fb01 f303 	mul.w	r3, r1, r3
 8005834:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005836:	2b00      	cmp	r3, #0
 8005838:	d112      	bne.n	8005860 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800583a:	78fb      	ldrb	r3, [r7, #3]
 800583c:	f003 020f 	and.w	r2, r3, #15
 8005840:	6879      	ldr	r1, [r7, #4]
 8005842:	4613      	mov	r3, r2
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	4413      	add	r3, r2
 8005848:	009b      	lsls	r3, r3, #2
 800584a:	440b      	add	r3, r1
 800584c:	3314      	adds	r3, #20
 800584e:	2200      	movs	r2, #0
 8005850:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005852:	78f9      	ldrb	r1, [r7, #3]
 8005854:	2300      	movs	r3, #0
 8005856:	2200      	movs	r2, #0
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f002 fa16 	bl	8007c8a <USBD_LL_Transmit>
 800585e:	e01f      	b.n	80058a0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	2200      	movs	r2, #0
 8005864:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	33b0      	adds	r3, #176	@ 0xb0
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	4413      	add	r3, r2
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d010      	beq.n	80058a0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005884:	687a      	ldr	r2, [r7, #4]
 8005886:	33b0      	adds	r3, #176	@ 0xb0
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	4413      	add	r3, r2
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	68ba      	ldr	r2, [r7, #8]
 8005892:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8005896:	68ba      	ldr	r2, [r7, #8]
 8005898:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800589c:	78fa      	ldrb	r2, [r7, #3]
 800589e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80058a0:	2300      	movs	r3, #0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3710      	adds	r7, #16
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}

080058aa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80058aa:	b580      	push	{r7, lr}
 80058ac:	b084      	sub	sp, #16
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]
 80058b2:	460b      	mov	r3, r1
 80058b4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	32b0      	adds	r2, #176	@ 0xb0
 80058c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058c4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	32b0      	adds	r2, #176	@ 0xb0
 80058d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d101      	bne.n	80058dc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80058d8:	2303      	movs	r3, #3
 80058da:	e01a      	b.n	8005912 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80058dc:	78fb      	ldrb	r3, [r7, #3]
 80058de:	4619      	mov	r1, r3
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f002 fa14 	bl	8007d0e <USBD_LL_GetRxDataSize>
 80058e6:	4602      	mov	r2, r0
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	33b0      	adds	r3, #176	@ 0xb0
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	4413      	add	r3, r2
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	68fa      	ldr	r2, [r7, #12]
 8005902:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005906:	68fa      	ldr	r2, [r7, #12]
 8005908:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800590c:	4611      	mov	r1, r2
 800590e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005910:	2300      	movs	r3, #0
}
 8005912:	4618      	mov	r0, r3
 8005914:	3710      	adds	r7, #16
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}

0800591a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800591a:	b580      	push	{r7, lr}
 800591c:	b084      	sub	sp, #16
 800591e:	af00      	add	r7, sp, #0
 8005920:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	32b0      	adds	r2, #176	@ 0xb0
 800592c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005930:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d101      	bne.n	800593c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005938:	2303      	movs	r3, #3
 800593a:	e024      	b.n	8005986 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	33b0      	adds	r3, #176	@ 0xb0
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	4413      	add	r3, r2
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d019      	beq.n	8005984 <USBD_CDC_EP0_RxReady+0x6a>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8005956:	2bff      	cmp	r3, #255	@ 0xff
 8005958:	d014      	beq.n	8005984 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	33b0      	adds	r3, #176	@ 0xb0
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	4413      	add	r3, r2
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8005972:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005974:	68fa      	ldr	r2, [r7, #12]
 8005976:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800597a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	22ff      	movs	r2, #255	@ 0xff
 8005980:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	3710      	adds	r7, #16
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
	...

08005990 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b086      	sub	sp, #24
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005998:	2182      	movs	r1, #130	@ 0x82
 800599a:	4818      	ldr	r0, [pc, #96]	@ (80059fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800599c:	f000 fd22 	bl	80063e4 <USBD_GetEpDesc>
 80059a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80059a2:	2101      	movs	r1, #1
 80059a4:	4815      	ldr	r0, [pc, #84]	@ (80059fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 80059a6:	f000 fd1d 	bl	80063e4 <USBD_GetEpDesc>
 80059aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80059ac:	2181      	movs	r1, #129	@ 0x81
 80059ae:	4813      	ldr	r0, [pc, #76]	@ (80059fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 80059b0:	f000 fd18 	bl	80063e4 <USBD_GetEpDesc>
 80059b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d002      	beq.n	80059c2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	2210      	movs	r2, #16
 80059c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d006      	beq.n	80059d6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059d0:	711a      	strb	r2, [r3, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d006      	beq.n	80059ea <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2200      	movs	r2, #0
 80059e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059e4:	711a      	strb	r2, [r3, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2243      	movs	r2, #67	@ 0x43
 80059ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80059f0:	4b02      	ldr	r3, [pc, #8]	@ (80059fc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3718      	adds	r7, #24
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	20000064 	.word	0x20000064

08005a00 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005a08:	2182      	movs	r1, #130	@ 0x82
 8005a0a:	4818      	ldr	r0, [pc, #96]	@ (8005a6c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005a0c:	f000 fcea 	bl	80063e4 <USBD_GetEpDesc>
 8005a10:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005a12:	2101      	movs	r1, #1
 8005a14:	4815      	ldr	r0, [pc, #84]	@ (8005a6c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005a16:	f000 fce5 	bl	80063e4 <USBD_GetEpDesc>
 8005a1a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005a1c:	2181      	movs	r1, #129	@ 0x81
 8005a1e:	4813      	ldr	r0, [pc, #76]	@ (8005a6c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005a20:	f000 fce0 	bl	80063e4 <USBD_GetEpDesc>
 8005a24:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d002      	beq.n	8005a32 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	2210      	movs	r2, #16
 8005a30:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d006      	beq.n	8005a46 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	711a      	strb	r2, [r3, #4]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f042 0202 	orr.w	r2, r2, #2
 8005a44:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d006      	beq.n	8005a5a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	711a      	strb	r2, [r3, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	f042 0202 	orr.w	r2, r2, #2
 8005a58:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2243      	movs	r2, #67	@ 0x43
 8005a5e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005a60:	4b02      	ldr	r3, [pc, #8]	@ (8005a6c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3718      	adds	r7, #24
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}
 8005a6a:	bf00      	nop
 8005a6c:	20000064 	.word	0x20000064

08005a70 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005a78:	2182      	movs	r1, #130	@ 0x82
 8005a7a:	4818      	ldr	r0, [pc, #96]	@ (8005adc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005a7c:	f000 fcb2 	bl	80063e4 <USBD_GetEpDesc>
 8005a80:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005a82:	2101      	movs	r1, #1
 8005a84:	4815      	ldr	r0, [pc, #84]	@ (8005adc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005a86:	f000 fcad 	bl	80063e4 <USBD_GetEpDesc>
 8005a8a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005a8c:	2181      	movs	r1, #129	@ 0x81
 8005a8e:	4813      	ldr	r0, [pc, #76]	@ (8005adc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005a90:	f000 fca8 	bl	80063e4 <USBD_GetEpDesc>
 8005a94:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d002      	beq.n	8005aa2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	2210      	movs	r2, #16
 8005aa0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d006      	beq.n	8005ab6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ab0:	711a      	strb	r2, [r3, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d006      	beq.n	8005aca <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ac4:	711a      	strb	r2, [r3, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2243      	movs	r2, #67	@ 0x43
 8005ace:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005ad0:	4b02      	ldr	r3, [pc, #8]	@ (8005adc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3718      	adds	r7, #24
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	20000064 	.word	0x20000064

08005ae0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	220a      	movs	r2, #10
 8005aec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005aee:	4b03      	ldr	r3, [pc, #12]	@ (8005afc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr
 8005afc:	20000020 	.word	0x20000020

08005b00 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b083      	sub	sp, #12
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d101      	bne.n	8005b14 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e009      	b.n	8005b28 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	33b0      	adds	r3, #176	@ 0xb0
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	4413      	add	r3, r2
 8005b22:	683a      	ldr	r2, [r7, #0]
 8005b24:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b087      	sub	sp, #28
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	32b0      	adds	r2, #176	@ 0xb0
 8005b4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b4e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d101      	bne.n	8005b5a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005b56:	2303      	movs	r3, #3
 8005b58:	e008      	b.n	8005b6c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	68ba      	ldr	r2, [r7, #8]
 8005b5e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	371c      	adds	r7, #28
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	32b0      	adds	r2, #176	@ 0xb0
 8005b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b90:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d101      	bne.n	8005b9c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005b98:	2303      	movs	r3, #3
 8005b9a:	e004      	b.n	8005ba6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	683a      	ldr	r2, [r7, #0]
 8005ba0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3714      	adds	r7, #20
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr
	...

08005bb4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	32b0      	adds	r2, #176	@ 0xb0
 8005bc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bca:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	32b0      	adds	r2, #176	@ 0xb0
 8005bd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d101      	bne.n	8005be2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e018      	b.n	8005c14 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	7c1b      	ldrb	r3, [r3, #16]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10a      	bne.n	8005c00 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005bea:	4b0c      	ldr	r3, [pc, #48]	@ (8005c1c <USBD_CDC_ReceivePacket+0x68>)
 8005bec:	7819      	ldrb	r1, [r3, #0]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005bf4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005bf8:	6878      	ldr	r0, [r7, #4]
 8005bfa:	f002 f867 	bl	8007ccc <USBD_LL_PrepareReceive>
 8005bfe:	e008      	b.n	8005c12 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005c00:	4b06      	ldr	r3, [pc, #24]	@ (8005c1c <USBD_CDC_ReceivePacket+0x68>)
 8005c02:	7819      	ldrb	r1, [r3, #0]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005c0a:	2340      	movs	r3, #64	@ 0x40
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f002 f85d 	bl	8007ccc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005c12:	2300      	movs	r3, #0
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3710      	adds	r7, #16
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}
 8005c1c:	200000a8 	.word	0x200000a8

08005c20 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b086      	sub	sp, #24
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	60f8      	str	r0, [r7, #12]
 8005c28:	60b9      	str	r1, [r7, #8]
 8005c2a:	4613      	mov	r3, r2
 8005c2c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d101      	bne.n	8005c38 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005c34:	2303      	movs	r3, #3
 8005c36:	e01f      	b.n	8005c78 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d003      	beq.n	8005c5e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	68ba      	ldr	r2, [r7, #8]
 8005c5a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2201      	movs	r2, #1
 8005c62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	79fa      	ldrb	r2, [r7, #7]
 8005c6a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005c6c:	68f8      	ldr	r0, [r7, #12]
 8005c6e:	f001 fed3 	bl	8007a18 <USBD_LL_Init>
 8005c72:	4603      	mov	r3, r0
 8005c74:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005c76:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3718      	adds	r7, #24
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}

08005c80 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b084      	sub	sp, #16
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d101      	bne.n	8005c98 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005c94:	2303      	movs	r3, #3
 8005c96:	e025      	b.n	8005ce4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	683a      	ldr	r2, [r7, #0]
 8005c9c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	32ae      	adds	r2, #174	@ 0xae
 8005caa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d00f      	beq.n	8005cd4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	32ae      	adds	r2, #174	@ 0xae
 8005cbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc4:	f107 020e 	add.w	r2, r7, #14
 8005cc8:	4610      	mov	r0, r2
 8005cca:	4798      	blx	r3
 8005ccc:	4602      	mov	r2, r0
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8005cda:	1c5a      	adds	r2, r3, #1
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3710      	adds	r7, #16
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005cf4:	6878      	ldr	r0, [r7, #4]
 8005cf6:	f001 fedf 	bl	8007ab8 <USBD_LL_Start>
 8005cfa:	4603      	mov	r3, r0
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3708      	adds	r7, #8
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005d0c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	370c      	adds	r7, #12
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr

08005d1a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005d1a:	b580      	push	{r7, lr}
 8005d1c:	b084      	sub	sp, #16
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
 8005d22:	460b      	mov	r3, r1
 8005d24:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005d26:	2300      	movs	r3, #0
 8005d28:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d009      	beq.n	8005d48 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	78fa      	ldrb	r2, [r7, #3]
 8005d3e:	4611      	mov	r1, r2
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	4798      	blx	r3
 8005d44:	4603      	mov	r3, r0
 8005d46:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3710      	adds	r7, #16
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}

08005d52 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	b084      	sub	sp, #16
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
 8005d5a:	460b      	mov	r3, r1
 8005d5c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	78fa      	ldrb	r2, [r7, #3]
 8005d6c:	4611      	mov	r1, r2
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	4798      	blx	r3
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d001      	beq.n	8005d7c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8005d78:	2303      	movs	r3, #3
 8005d7a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3710      	adds	r7, #16
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}

08005d86 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005d86:	b580      	push	{r7, lr}
 8005d88:	b084      	sub	sp, #16
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
 8005d8e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005d96:	6839      	ldr	r1, [r7, #0]
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f001 f94c 	bl	8007036 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2201      	movs	r2, #1
 8005da2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8005dac:	461a      	mov	r2, r3
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005dba:	f003 031f 	and.w	r3, r3, #31
 8005dbe:	2b02      	cmp	r3, #2
 8005dc0:	d01a      	beq.n	8005df8 <USBD_LL_SetupStage+0x72>
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d822      	bhi.n	8005e0c <USBD_LL_SetupStage+0x86>
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d002      	beq.n	8005dd0 <USBD_LL_SetupStage+0x4a>
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d00a      	beq.n	8005de4 <USBD_LL_SetupStage+0x5e>
 8005dce:	e01d      	b.n	8005e0c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f000 fb77 	bl	80064cc <USBD_StdDevReq>
 8005dde:	4603      	mov	r3, r0
 8005de0:	73fb      	strb	r3, [r7, #15]
      break;
 8005de2:	e020      	b.n	8005e26 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005dea:	4619      	mov	r1, r3
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f000 fbdf 	bl	80065b0 <USBD_StdItfReq>
 8005df2:	4603      	mov	r3, r0
 8005df4:	73fb      	strb	r3, [r7, #15]
      break;
 8005df6:	e016      	b.n	8005e26 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005dfe:	4619      	mov	r1, r3
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f000 fc41 	bl	8006688 <USBD_StdEPReq>
 8005e06:	4603      	mov	r3, r0
 8005e08:	73fb      	strb	r3, [r7, #15]
      break;
 8005e0a:	e00c      	b.n	8005e26 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005e12:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	4619      	mov	r1, r3
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f001 feac 	bl	8007b78 <USBD_LL_StallEP>
 8005e20:	4603      	mov	r3, r0
 8005e22:	73fb      	strb	r3, [r7, #15]
      break;
 8005e24:	bf00      	nop
  }

  return ret;
 8005e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3710      	adds	r7, #16
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}

08005e30 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b086      	sub	sp, #24
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	60f8      	str	r0, [r7, #12]
 8005e38:	460b      	mov	r3, r1
 8005e3a:	607a      	str	r2, [r7, #4]
 8005e3c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8005e42:	7afb      	ldrb	r3, [r7, #11]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d177      	bne.n	8005f38 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8005e4e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005e56:	2b03      	cmp	r3, #3
 8005e58:	f040 80a1 	bne.w	8005f9e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	8992      	ldrh	r2, [r2, #12]
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d91c      	bls.n	8005ea2 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	693a      	ldr	r2, [r7, #16]
 8005e6e:	8992      	ldrh	r2, [r2, #12]
 8005e70:	1a9a      	subs	r2, r3, r2
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	693a      	ldr	r2, [r7, #16]
 8005e7c:	8992      	ldrh	r2, [r2, #12]
 8005e7e:	441a      	add	r2, r3
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	6919      	ldr	r1, [r3, #16]
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	899b      	ldrh	r3, [r3, #12]
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	4293      	cmp	r3, r2
 8005e94:	bf38      	it	cc
 8005e96:	4613      	movcc	r3, r2
 8005e98:	461a      	mov	r2, r3
 8005e9a:	68f8      	ldr	r0, [r7, #12]
 8005e9c:	f001 f9d2 	bl	8007244 <USBD_CtlContinueRx>
 8005ea0:	e07d      	b.n	8005f9e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005ea8:	f003 031f 	and.w	r3, r3, #31
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	d014      	beq.n	8005eda <USBD_LL_DataOutStage+0xaa>
 8005eb0:	2b02      	cmp	r3, #2
 8005eb2:	d81d      	bhi.n	8005ef0 <USBD_LL_DataOutStage+0xc0>
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d002      	beq.n	8005ebe <USBD_LL_DataOutStage+0x8e>
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d003      	beq.n	8005ec4 <USBD_LL_DataOutStage+0x94>
 8005ebc:	e018      	b.n	8005ef0 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	75bb      	strb	r3, [r7, #22]
            break;
 8005ec2:	e018      	b.n	8005ef6 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	4619      	mov	r1, r3
 8005ece:	68f8      	ldr	r0, [r7, #12]
 8005ed0:	f000 fa6e 	bl	80063b0 <USBD_CoreFindIF>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	75bb      	strb	r3, [r7, #22]
            break;
 8005ed8:	e00d      	b.n	8005ef6 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	4619      	mov	r1, r3
 8005ee4:	68f8      	ldr	r0, [r7, #12]
 8005ee6:	f000 fa70 	bl	80063ca <USBD_CoreFindEP>
 8005eea:	4603      	mov	r3, r0
 8005eec:	75bb      	strb	r3, [r7, #22]
            break;
 8005eee:	e002      	b.n	8005ef6 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	75bb      	strb	r3, [r7, #22]
            break;
 8005ef4:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8005ef6:	7dbb      	ldrb	r3, [r7, #22]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d119      	bne.n	8005f30 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	2b03      	cmp	r3, #3
 8005f06:	d113      	bne.n	8005f30 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8005f08:	7dba      	ldrb	r2, [r7, #22]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	32ae      	adds	r2, #174	@ 0xae
 8005f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f12:	691b      	ldr	r3, [r3, #16]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d00b      	beq.n	8005f30 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8005f18:	7dba      	ldrb	r2, [r7, #22]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8005f20:	7dba      	ldrb	r2, [r7, #22]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	32ae      	adds	r2, #174	@ 0xae
 8005f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f2a:	691b      	ldr	r3, [r3, #16]
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8005f30:	68f8      	ldr	r0, [r7, #12]
 8005f32:	f001 f998 	bl	8007266 <USBD_CtlSendStatus>
 8005f36:	e032      	b.n	8005f9e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8005f38:	7afb      	ldrb	r3, [r7, #11]
 8005f3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	4619      	mov	r1, r3
 8005f42:	68f8      	ldr	r0, [r7, #12]
 8005f44:	f000 fa41 	bl	80063ca <USBD_CoreFindEP>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005f4c:	7dbb      	ldrb	r3, [r7, #22]
 8005f4e:	2bff      	cmp	r3, #255	@ 0xff
 8005f50:	d025      	beq.n	8005f9e <USBD_LL_DataOutStage+0x16e>
 8005f52:	7dbb      	ldrb	r3, [r7, #22]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d122      	bne.n	8005f9e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	2b03      	cmp	r3, #3
 8005f62:	d117      	bne.n	8005f94 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8005f64:	7dba      	ldrb	r2, [r7, #22]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	32ae      	adds	r2, #174	@ 0xae
 8005f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f6e:	699b      	ldr	r3, [r3, #24]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00f      	beq.n	8005f94 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8005f74:	7dba      	ldrb	r2, [r7, #22]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8005f7c:	7dba      	ldrb	r2, [r7, #22]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	32ae      	adds	r2, #174	@ 0xae
 8005f82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f86:	699b      	ldr	r3, [r3, #24]
 8005f88:	7afa      	ldrb	r2, [r7, #11]
 8005f8a:	4611      	mov	r1, r2
 8005f8c:	68f8      	ldr	r0, [r7, #12]
 8005f8e:	4798      	blx	r3
 8005f90:	4603      	mov	r3, r0
 8005f92:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8005f94:	7dfb      	ldrb	r3, [r7, #23]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d001      	beq.n	8005f9e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8005f9a:	7dfb      	ldrb	r3, [r7, #23]
 8005f9c:	e000      	b.n	8005fa0 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8005f9e:	2300      	movs	r3, #0
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3718      	adds	r7, #24
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b086      	sub	sp, #24
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	607a      	str	r2, [r7, #4]
 8005fb4:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8005fb6:	7afb      	ldrb	r3, [r7, #11]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d178      	bne.n	80060ae <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	3314      	adds	r3, #20
 8005fc0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	d163      	bne.n	8006094 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	8992      	ldrh	r2, [r2, #12]
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d91c      	bls.n	8006012 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	8992      	ldrh	r2, [r2, #12]
 8005fe0:	1a9a      	subs	r2, r3, r2
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	691b      	ldr	r3, [r3, #16]
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	8992      	ldrh	r2, [r2, #12]
 8005fee:	441a      	add	r2, r3
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	6919      	ldr	r1, [r3, #16]
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	68f8      	ldr	r0, [r7, #12]
 8006000:	f001 f8ee 	bl	80071e0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006004:	2300      	movs	r3, #0
 8006006:	2200      	movs	r2, #0
 8006008:	2100      	movs	r1, #0
 800600a:	68f8      	ldr	r0, [r7, #12]
 800600c:	f001 fe5e 	bl	8007ccc <USBD_LL_PrepareReceive>
 8006010:	e040      	b.n	8006094 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	899b      	ldrh	r3, [r3, #12]
 8006016:	461a      	mov	r2, r3
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	429a      	cmp	r2, r3
 800601e:	d11c      	bne.n	800605a <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	693a      	ldr	r2, [r7, #16]
 8006026:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006028:	4293      	cmp	r3, r2
 800602a:	d316      	bcc.n	800605a <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006036:	429a      	cmp	r2, r3
 8006038:	d20f      	bcs.n	800605a <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800603a:	2200      	movs	r2, #0
 800603c:	2100      	movs	r1, #0
 800603e:	68f8      	ldr	r0, [r7, #12]
 8006040:	f001 f8ce 	bl	80071e0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2200      	movs	r2, #0
 8006048:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800604c:	2300      	movs	r3, #0
 800604e:	2200      	movs	r2, #0
 8006050:	2100      	movs	r1, #0
 8006052:	68f8      	ldr	r0, [r7, #12]
 8006054:	f001 fe3a 	bl	8007ccc <USBD_LL_PrepareReceive>
 8006058:	e01c      	b.n	8006094 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006060:	b2db      	uxtb	r3, r3
 8006062:	2b03      	cmp	r3, #3
 8006064:	d10f      	bne.n	8006086 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d009      	beq.n	8006086 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	68f8      	ldr	r0, [r7, #12]
 8006084:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006086:	2180      	movs	r1, #128	@ 0x80
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f001 fd75 	bl	8007b78 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800608e:	68f8      	ldr	r0, [r7, #12]
 8006090:	f001 f8fc 	bl	800728c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d03a      	beq.n	8006114 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800609e:	68f8      	ldr	r0, [r7, #12]
 80060a0:	f7ff fe30 	bl	8005d04 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80060ac:	e032      	b.n	8006114 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80060ae:	7afb      	ldrb	r3, [r7, #11]
 80060b0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	4619      	mov	r1, r3
 80060b8:	68f8      	ldr	r0, [r7, #12]
 80060ba:	f000 f986 	bl	80063ca <USBD_CoreFindEP>
 80060be:	4603      	mov	r3, r0
 80060c0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80060c2:	7dfb      	ldrb	r3, [r7, #23]
 80060c4:	2bff      	cmp	r3, #255	@ 0xff
 80060c6:	d025      	beq.n	8006114 <USBD_LL_DataInStage+0x16c>
 80060c8:	7dfb      	ldrb	r3, [r7, #23]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d122      	bne.n	8006114 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	2b03      	cmp	r3, #3
 80060d8:	d11c      	bne.n	8006114 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80060da:	7dfa      	ldrb	r2, [r7, #23]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	32ae      	adds	r2, #174	@ 0xae
 80060e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060e4:	695b      	ldr	r3, [r3, #20]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d014      	beq.n	8006114 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80060ea:	7dfa      	ldrb	r2, [r7, #23]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80060f2:	7dfa      	ldrb	r2, [r7, #23]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	32ae      	adds	r2, #174	@ 0xae
 80060f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060fc:	695b      	ldr	r3, [r3, #20]
 80060fe:	7afa      	ldrb	r2, [r7, #11]
 8006100:	4611      	mov	r1, r2
 8006102:	68f8      	ldr	r0, [r7, #12]
 8006104:	4798      	blx	r3
 8006106:	4603      	mov	r3, r0
 8006108:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800610a:	7dbb      	ldrb	r3, [r7, #22]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d001      	beq.n	8006114 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8006110:	7dbb      	ldrb	r3, [r7, #22]
 8006112:	e000      	b.n	8006116 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8006114:	2300      	movs	r3, #0
}
 8006116:	4618      	mov	r0, r3
 8006118:	3718      	adds	r7, #24
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}

0800611e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b084      	sub	sp, #16
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8006126:	2300      	movs	r3, #0
 8006128:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2200      	movs	r2, #0
 8006144:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2200      	movs	r2, #0
 800614c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006156:	2b00      	cmp	r3, #0
 8006158:	d014      	beq.n	8006184 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00e      	beq.n	8006184 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	6852      	ldr	r2, [r2, #4]
 8006172:	b2d2      	uxtb	r2, r2
 8006174:	4611      	mov	r1, r2
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	4798      	blx	r3
 800617a:	4603      	mov	r3, r0
 800617c:	2b00      	cmp	r3, #0
 800617e:	d001      	beq.n	8006184 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006180:	2303      	movs	r3, #3
 8006182:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006184:	2340      	movs	r3, #64	@ 0x40
 8006186:	2200      	movs	r2, #0
 8006188:	2100      	movs	r1, #0
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f001 fcaf 	bl	8007aee <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2240      	movs	r2, #64	@ 0x40
 800619c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80061a0:	2340      	movs	r3, #64	@ 0x40
 80061a2:	2200      	movs	r2, #0
 80061a4:	2180      	movs	r1, #128	@ 0x80
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f001 fca1 	bl	8007aee <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2240      	movs	r2, #64	@ 0x40
 80061b8:	841a      	strh	r2, [r3, #32]

  return ret;
 80061ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3710      	adds	r7, #16
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	460b      	mov	r3, r1
 80061ce:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	78fa      	ldrb	r2, [r7, #3]
 80061d4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80061d6:	2300      	movs	r3, #0
}
 80061d8:	4618      	mov	r0, r3
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061f2:	b2db      	uxtb	r3, r3
 80061f4:	2b04      	cmp	r3, #4
 80061f6:	d006      	beq.n	8006206 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061fe:	b2da      	uxtb	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2204      	movs	r2, #4
 800620a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	370c      	adds	r7, #12
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr

0800621c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800621c:	b480      	push	{r7}
 800621e:	b083      	sub	sp, #12
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800622a:	b2db      	uxtb	r3, r3
 800622c:	2b04      	cmp	r3, #4
 800622e:	d106      	bne.n	800623e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006236:	b2da      	uxtb	r2, r3
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	370c      	adds	r7, #12
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr

0800624c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800625a:	b2db      	uxtb	r3, r3
 800625c:	2b03      	cmp	r3, #3
 800625e:	d110      	bne.n	8006282 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00b      	beq.n	8006282 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006270:	69db      	ldr	r3, [r3, #28]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d005      	beq.n	8006282 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800627c:	69db      	ldr	r3, [r3, #28]
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006282:	2300      	movs	r3, #0
}
 8006284:	4618      	mov	r0, r3
 8006286:	3708      	adds	r7, #8
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}

0800628c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b082      	sub	sp, #8
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	460b      	mov	r3, r1
 8006296:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	32ae      	adds	r2, #174	@ 0xae
 80062a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d101      	bne.n	80062ae <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e01c      	b.n	80062e8 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b03      	cmp	r3, #3
 80062b8:	d115      	bne.n	80062e6 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	32ae      	adds	r2, #174	@ 0xae
 80062c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062c8:	6a1b      	ldr	r3, [r3, #32]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d00b      	beq.n	80062e6 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	32ae      	adds	r2, #174	@ 0xae
 80062d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062dc:	6a1b      	ldr	r3, [r3, #32]
 80062de:	78fa      	ldrb	r2, [r7, #3]
 80062e0:	4611      	mov	r1, r2
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80062e6:	2300      	movs	r3, #0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3708      	adds	r7, #8
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b082      	sub	sp, #8
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	460b      	mov	r3, r1
 80062fa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	32ae      	adds	r2, #174	@ 0xae
 8006306:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d101      	bne.n	8006312 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800630e:	2303      	movs	r3, #3
 8006310:	e01c      	b.n	800634c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006318:	b2db      	uxtb	r3, r3
 800631a:	2b03      	cmp	r3, #3
 800631c:	d115      	bne.n	800634a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	32ae      	adds	r2, #174	@ 0xae
 8006328:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800632c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00b      	beq.n	800634a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	32ae      	adds	r2, #174	@ 0xae
 800633c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006342:	78fa      	ldrb	r2, [r7, #3]
 8006344:	4611      	mov	r1, r2
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800634a:	2300      	movs	r3, #0
}
 800634c:	4618      	mov	r0, r3
 800634e:	3708      	adds	r7, #8
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}

08006354 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	370c      	adds	r7, #12
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr

0800636a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800636a:	b580      	push	{r7, lr}
 800636c:	b084      	sub	sp, #16
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006372:	2300      	movs	r3, #0
 8006374:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2201      	movs	r2, #1
 800637a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006384:	2b00      	cmp	r3, #0
 8006386:	d00e      	beq.n	80063a6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	6852      	ldr	r2, [r2, #4]
 8006394:	b2d2      	uxtb	r2, r2
 8006396:	4611      	mov	r1, r2
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	4798      	blx	r3
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d001      	beq.n	80063a6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80063a2:	2303      	movs	r3, #3
 80063a4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80063a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3710      	adds	r7, #16
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	460b      	mov	r3, r1
 80063ba:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80063bc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80063be:	4618      	mov	r0, r3
 80063c0:	370c      	adds	r7, #12
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr

080063ca <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80063ca:	b480      	push	{r7}
 80063cc:	b083      	sub	sp, #12
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
 80063d2:	460b      	mov	r3, r1
 80063d4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80063d6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80063d8:	4618      	mov	r0, r3
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b086      	sub	sp, #24
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	460b      	mov	r3, r1
 80063ee:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80063f8:	2300      	movs	r3, #0
 80063fa:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	885b      	ldrh	r3, [r3, #2]
 8006400:	b29b      	uxth	r3, r3
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	7812      	ldrb	r2, [r2, #0]
 8006406:	4293      	cmp	r3, r2
 8006408:	d91f      	bls.n	800644a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006410:	e013      	b.n	800643a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006412:	f107 030a 	add.w	r3, r7, #10
 8006416:	4619      	mov	r1, r3
 8006418:	6978      	ldr	r0, [r7, #20]
 800641a:	f000 f81b 	bl	8006454 <USBD_GetNextDesc>
 800641e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	785b      	ldrb	r3, [r3, #1]
 8006424:	2b05      	cmp	r3, #5
 8006426:	d108      	bne.n	800643a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	789b      	ldrb	r3, [r3, #2]
 8006430:	78fa      	ldrb	r2, [r7, #3]
 8006432:	429a      	cmp	r2, r3
 8006434:	d008      	beq.n	8006448 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006436:	2300      	movs	r3, #0
 8006438:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	885b      	ldrh	r3, [r3, #2]
 800643e:	b29a      	uxth	r2, r3
 8006440:	897b      	ldrh	r3, [r7, #10]
 8006442:	429a      	cmp	r2, r3
 8006444:	d8e5      	bhi.n	8006412 <USBD_GetEpDesc+0x2e>
 8006446:	e000      	b.n	800644a <USBD_GetEpDesc+0x66>
          break;
 8006448:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800644a:	693b      	ldr	r3, [r7, #16]
}
 800644c:	4618      	mov	r0, r3
 800644e:	3718      	adds	r7, #24
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	881b      	ldrh	r3, [r3, #0]
 8006466:	68fa      	ldr	r2, [r7, #12]
 8006468:	7812      	ldrb	r2, [r2, #0]
 800646a:	4413      	add	r3, r2
 800646c:	b29a      	uxth	r2, r3
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	461a      	mov	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	4413      	add	r3, r2
 800647c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800647e:	68fb      	ldr	r3, [r7, #12]
}
 8006480:	4618      	mov	r0, r3
 8006482:	3714      	adds	r7, #20
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800648c:	b480      	push	{r7}
 800648e:	b087      	sub	sp, #28
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	781b      	ldrb	r3, [r3, #0]
 800649c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	3301      	adds	r3, #1
 80064a2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	781b      	ldrb	r3, [r3, #0]
 80064a8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80064aa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80064ae:	021b      	lsls	r3, r3, #8
 80064b0:	b21a      	sxth	r2, r3
 80064b2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	b21b      	sxth	r3, r3
 80064ba:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80064bc:	89fb      	ldrh	r3, [r7, #14]
}
 80064be:	4618      	mov	r0, r3
 80064c0:	371c      	adds	r7, #28
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr
	...

080064cc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80064d6:	2300      	movs	r3, #0
 80064d8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80064e2:	2b40      	cmp	r3, #64	@ 0x40
 80064e4:	d005      	beq.n	80064f2 <USBD_StdDevReq+0x26>
 80064e6:	2b40      	cmp	r3, #64	@ 0x40
 80064e8:	d857      	bhi.n	800659a <USBD_StdDevReq+0xce>
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00f      	beq.n	800650e <USBD_StdDevReq+0x42>
 80064ee:	2b20      	cmp	r3, #32
 80064f0:	d153      	bne.n	800659a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	32ae      	adds	r2, #174	@ 0xae
 80064fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	6839      	ldr	r1, [r7, #0]
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	4798      	blx	r3
 8006508:	4603      	mov	r3, r0
 800650a:	73fb      	strb	r3, [r7, #15]
      break;
 800650c:	e04a      	b.n	80065a4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	785b      	ldrb	r3, [r3, #1]
 8006512:	2b09      	cmp	r3, #9
 8006514:	d83b      	bhi.n	800658e <USBD_StdDevReq+0xc2>
 8006516:	a201      	add	r2, pc, #4	@ (adr r2, 800651c <USBD_StdDevReq+0x50>)
 8006518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800651c:	08006571 	.word	0x08006571
 8006520:	08006585 	.word	0x08006585
 8006524:	0800658f 	.word	0x0800658f
 8006528:	0800657b 	.word	0x0800657b
 800652c:	0800658f 	.word	0x0800658f
 8006530:	0800654f 	.word	0x0800654f
 8006534:	08006545 	.word	0x08006545
 8006538:	0800658f 	.word	0x0800658f
 800653c:	08006567 	.word	0x08006567
 8006540:	08006559 	.word	0x08006559
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006544:	6839      	ldr	r1, [r7, #0]
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 fa3e 	bl	80069c8 <USBD_GetDescriptor>
          break;
 800654c:	e024      	b.n	8006598 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800654e:	6839      	ldr	r1, [r7, #0]
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f000 fbcd 	bl	8006cf0 <USBD_SetAddress>
          break;
 8006556:	e01f      	b.n	8006598 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006558:	6839      	ldr	r1, [r7, #0]
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 fc0c 	bl	8006d78 <USBD_SetConfig>
 8006560:	4603      	mov	r3, r0
 8006562:	73fb      	strb	r3, [r7, #15]
          break;
 8006564:	e018      	b.n	8006598 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006566:	6839      	ldr	r1, [r7, #0]
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f000 fcaf 	bl	8006ecc <USBD_GetConfig>
          break;
 800656e:	e013      	b.n	8006598 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006570:	6839      	ldr	r1, [r7, #0]
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 fce0 	bl	8006f38 <USBD_GetStatus>
          break;
 8006578:	e00e      	b.n	8006598 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800657a:	6839      	ldr	r1, [r7, #0]
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 fd0f 	bl	8006fa0 <USBD_SetFeature>
          break;
 8006582:	e009      	b.n	8006598 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006584:	6839      	ldr	r1, [r7, #0]
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 fd33 	bl	8006ff2 <USBD_ClrFeature>
          break;
 800658c:	e004      	b.n	8006598 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800658e:	6839      	ldr	r1, [r7, #0]
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f000 fd8a 	bl	80070aa <USBD_CtlError>
          break;
 8006596:	bf00      	nop
      }
      break;
 8006598:	e004      	b.n	80065a4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800659a:	6839      	ldr	r1, [r7, #0]
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f000 fd84 	bl	80070aa <USBD_CtlError>
      break;
 80065a2:	bf00      	nop
  }

  return ret;
 80065a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3710      	adds	r7, #16
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}
 80065ae:	bf00      	nop

080065b0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80065ba:	2300      	movs	r3, #0
 80065bc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	781b      	ldrb	r3, [r3, #0]
 80065c2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80065c6:	2b40      	cmp	r3, #64	@ 0x40
 80065c8:	d005      	beq.n	80065d6 <USBD_StdItfReq+0x26>
 80065ca:	2b40      	cmp	r3, #64	@ 0x40
 80065cc:	d852      	bhi.n	8006674 <USBD_StdItfReq+0xc4>
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d001      	beq.n	80065d6 <USBD_StdItfReq+0x26>
 80065d2:	2b20      	cmp	r3, #32
 80065d4:	d14e      	bne.n	8006674 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	3b01      	subs	r3, #1
 80065e0:	2b02      	cmp	r3, #2
 80065e2:	d840      	bhi.n	8006666 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	889b      	ldrh	r3, [r3, #4]
 80065e8:	b2db      	uxtb	r3, r3
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d836      	bhi.n	800665c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	889b      	ldrh	r3, [r3, #4]
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	4619      	mov	r1, r3
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f7ff feda 	bl	80063b0 <USBD_CoreFindIF>
 80065fc:	4603      	mov	r3, r0
 80065fe:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006600:	7bbb      	ldrb	r3, [r7, #14]
 8006602:	2bff      	cmp	r3, #255	@ 0xff
 8006604:	d01d      	beq.n	8006642 <USBD_StdItfReq+0x92>
 8006606:	7bbb      	ldrb	r3, [r7, #14]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d11a      	bne.n	8006642 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800660c:	7bba      	ldrb	r2, [r7, #14]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	32ae      	adds	r2, #174	@ 0xae
 8006612:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00f      	beq.n	800663c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800661c:	7bba      	ldrb	r2, [r7, #14]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006624:	7bba      	ldrb	r2, [r7, #14]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	32ae      	adds	r2, #174	@ 0xae
 800662a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	6839      	ldr	r1, [r7, #0]
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	4798      	blx	r3
 8006636:	4603      	mov	r3, r0
 8006638:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800663a:	e004      	b.n	8006646 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800663c:	2303      	movs	r3, #3
 800663e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006640:	e001      	b.n	8006646 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006642:	2303      	movs	r3, #3
 8006644:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	88db      	ldrh	r3, [r3, #6]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d110      	bne.n	8006670 <USBD_StdItfReq+0xc0>
 800664e:	7bfb      	ldrb	r3, [r7, #15]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d10d      	bne.n	8006670 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 fe06 	bl	8007266 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800665a:	e009      	b.n	8006670 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800665c:	6839      	ldr	r1, [r7, #0]
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 fd23 	bl	80070aa <USBD_CtlError>
          break;
 8006664:	e004      	b.n	8006670 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006666:	6839      	ldr	r1, [r7, #0]
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f000 fd1e 	bl	80070aa <USBD_CtlError>
          break;
 800666e:	e000      	b.n	8006672 <USBD_StdItfReq+0xc2>
          break;
 8006670:	bf00      	nop
      }
      break;
 8006672:	e004      	b.n	800667e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006674:	6839      	ldr	r1, [r7, #0]
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 fd17 	bl	80070aa <USBD_CtlError>
      break;
 800667c:	bf00      	nop
  }

  return ret;
 800667e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006680:	4618      	mov	r0, r3
 8006682:	3710      	adds	r7, #16
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
 8006690:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006692:	2300      	movs	r3, #0
 8006694:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	889b      	ldrh	r3, [r3, #4]
 800669a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	781b      	ldrb	r3, [r3, #0]
 80066a0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80066a4:	2b40      	cmp	r3, #64	@ 0x40
 80066a6:	d007      	beq.n	80066b8 <USBD_StdEPReq+0x30>
 80066a8:	2b40      	cmp	r3, #64	@ 0x40
 80066aa:	f200 8181 	bhi.w	80069b0 <USBD_StdEPReq+0x328>
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d02a      	beq.n	8006708 <USBD_StdEPReq+0x80>
 80066b2:	2b20      	cmp	r3, #32
 80066b4:	f040 817c 	bne.w	80069b0 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80066b8:	7bbb      	ldrb	r3, [r7, #14]
 80066ba:	4619      	mov	r1, r3
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f7ff fe84 	bl	80063ca <USBD_CoreFindEP>
 80066c2:	4603      	mov	r3, r0
 80066c4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80066c6:	7b7b      	ldrb	r3, [r7, #13]
 80066c8:	2bff      	cmp	r3, #255	@ 0xff
 80066ca:	f000 8176 	beq.w	80069ba <USBD_StdEPReq+0x332>
 80066ce:	7b7b      	ldrb	r3, [r7, #13]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f040 8172 	bne.w	80069ba <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80066d6:	7b7a      	ldrb	r2, [r7, #13]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80066de:	7b7a      	ldrb	r2, [r7, #13]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	32ae      	adds	r2, #174	@ 0xae
 80066e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	f000 8165 	beq.w	80069ba <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80066f0:	7b7a      	ldrb	r2, [r7, #13]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	32ae      	adds	r2, #174	@ 0xae
 80066f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	6839      	ldr	r1, [r7, #0]
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	4798      	blx	r3
 8006702:	4603      	mov	r3, r0
 8006704:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006706:	e158      	b.n	80069ba <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	785b      	ldrb	r3, [r3, #1]
 800670c:	2b03      	cmp	r3, #3
 800670e:	d008      	beq.n	8006722 <USBD_StdEPReq+0x9a>
 8006710:	2b03      	cmp	r3, #3
 8006712:	f300 8147 	bgt.w	80069a4 <USBD_StdEPReq+0x31c>
 8006716:	2b00      	cmp	r3, #0
 8006718:	f000 809b 	beq.w	8006852 <USBD_StdEPReq+0x1ca>
 800671c:	2b01      	cmp	r3, #1
 800671e:	d03c      	beq.n	800679a <USBD_StdEPReq+0x112>
 8006720:	e140      	b.n	80069a4 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006728:	b2db      	uxtb	r3, r3
 800672a:	2b02      	cmp	r3, #2
 800672c:	d002      	beq.n	8006734 <USBD_StdEPReq+0xac>
 800672e:	2b03      	cmp	r3, #3
 8006730:	d016      	beq.n	8006760 <USBD_StdEPReq+0xd8>
 8006732:	e02c      	b.n	800678e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006734:	7bbb      	ldrb	r3, [r7, #14]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00d      	beq.n	8006756 <USBD_StdEPReq+0xce>
 800673a:	7bbb      	ldrb	r3, [r7, #14]
 800673c:	2b80      	cmp	r3, #128	@ 0x80
 800673e:	d00a      	beq.n	8006756 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006740:	7bbb      	ldrb	r3, [r7, #14]
 8006742:	4619      	mov	r1, r3
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f001 fa17 	bl	8007b78 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800674a:	2180      	movs	r1, #128	@ 0x80
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f001 fa13 	bl	8007b78 <USBD_LL_StallEP>
 8006752:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006754:	e020      	b.n	8006798 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006756:	6839      	ldr	r1, [r7, #0]
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 fca6 	bl	80070aa <USBD_CtlError>
              break;
 800675e:	e01b      	b.n	8006798 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	885b      	ldrh	r3, [r3, #2]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d10e      	bne.n	8006786 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006768:	7bbb      	ldrb	r3, [r7, #14]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d00b      	beq.n	8006786 <USBD_StdEPReq+0xfe>
 800676e:	7bbb      	ldrb	r3, [r7, #14]
 8006770:	2b80      	cmp	r3, #128	@ 0x80
 8006772:	d008      	beq.n	8006786 <USBD_StdEPReq+0xfe>
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	88db      	ldrh	r3, [r3, #6]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d104      	bne.n	8006786 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800677c:	7bbb      	ldrb	r3, [r7, #14]
 800677e:	4619      	mov	r1, r3
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f001 f9f9 	bl	8007b78 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f000 fd6d 	bl	8007266 <USBD_CtlSendStatus>

              break;
 800678c:	e004      	b.n	8006798 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800678e:	6839      	ldr	r1, [r7, #0]
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 fc8a 	bl	80070aa <USBD_CtlError>
              break;
 8006796:	bf00      	nop
          }
          break;
 8006798:	e109      	b.n	80069ae <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80067a0:	b2db      	uxtb	r3, r3
 80067a2:	2b02      	cmp	r3, #2
 80067a4:	d002      	beq.n	80067ac <USBD_StdEPReq+0x124>
 80067a6:	2b03      	cmp	r3, #3
 80067a8:	d016      	beq.n	80067d8 <USBD_StdEPReq+0x150>
 80067aa:	e04b      	b.n	8006844 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80067ac:	7bbb      	ldrb	r3, [r7, #14]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d00d      	beq.n	80067ce <USBD_StdEPReq+0x146>
 80067b2:	7bbb      	ldrb	r3, [r7, #14]
 80067b4:	2b80      	cmp	r3, #128	@ 0x80
 80067b6:	d00a      	beq.n	80067ce <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80067b8:	7bbb      	ldrb	r3, [r7, #14]
 80067ba:	4619      	mov	r1, r3
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f001 f9db 	bl	8007b78 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80067c2:	2180      	movs	r1, #128	@ 0x80
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f001 f9d7 	bl	8007b78 <USBD_LL_StallEP>
 80067ca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80067cc:	e040      	b.n	8006850 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80067ce:	6839      	ldr	r1, [r7, #0]
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 fc6a 	bl	80070aa <USBD_CtlError>
              break;
 80067d6:	e03b      	b.n	8006850 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	885b      	ldrh	r3, [r3, #2]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d136      	bne.n	800684e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80067e0:	7bbb      	ldrb	r3, [r7, #14]
 80067e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d004      	beq.n	80067f4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80067ea:	7bbb      	ldrb	r3, [r7, #14]
 80067ec:	4619      	mov	r1, r3
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f001 f9e1 	bl	8007bb6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 fd36 	bl	8007266 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80067fa:	7bbb      	ldrb	r3, [r7, #14]
 80067fc:	4619      	mov	r1, r3
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f7ff fde3 	bl	80063ca <USBD_CoreFindEP>
 8006804:	4603      	mov	r3, r0
 8006806:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006808:	7b7b      	ldrb	r3, [r7, #13]
 800680a:	2bff      	cmp	r3, #255	@ 0xff
 800680c:	d01f      	beq.n	800684e <USBD_StdEPReq+0x1c6>
 800680e:	7b7b      	ldrb	r3, [r7, #13]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d11c      	bne.n	800684e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006814:	7b7a      	ldrb	r2, [r7, #13]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800681c:	7b7a      	ldrb	r2, [r7, #13]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	32ae      	adds	r2, #174	@ 0xae
 8006822:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d010      	beq.n	800684e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800682c:	7b7a      	ldrb	r2, [r7, #13]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	32ae      	adds	r2, #174	@ 0xae
 8006832:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	6839      	ldr	r1, [r7, #0]
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	4798      	blx	r3
 800683e:	4603      	mov	r3, r0
 8006840:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006842:	e004      	b.n	800684e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006844:	6839      	ldr	r1, [r7, #0]
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 fc2f 	bl	80070aa <USBD_CtlError>
              break;
 800684c:	e000      	b.n	8006850 <USBD_StdEPReq+0x1c8>
              break;
 800684e:	bf00      	nop
          }
          break;
 8006850:	e0ad      	b.n	80069ae <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006858:	b2db      	uxtb	r3, r3
 800685a:	2b02      	cmp	r3, #2
 800685c:	d002      	beq.n	8006864 <USBD_StdEPReq+0x1dc>
 800685e:	2b03      	cmp	r3, #3
 8006860:	d033      	beq.n	80068ca <USBD_StdEPReq+0x242>
 8006862:	e099      	b.n	8006998 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006864:	7bbb      	ldrb	r3, [r7, #14]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d007      	beq.n	800687a <USBD_StdEPReq+0x1f2>
 800686a:	7bbb      	ldrb	r3, [r7, #14]
 800686c:	2b80      	cmp	r3, #128	@ 0x80
 800686e:	d004      	beq.n	800687a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006870:	6839      	ldr	r1, [r7, #0]
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f000 fc19 	bl	80070aa <USBD_CtlError>
                break;
 8006878:	e093      	b.n	80069a2 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800687a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800687e:	2b00      	cmp	r3, #0
 8006880:	da0b      	bge.n	800689a <USBD_StdEPReq+0x212>
 8006882:	7bbb      	ldrb	r3, [r7, #14]
 8006884:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006888:	4613      	mov	r3, r2
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	4413      	add	r3, r2
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	3310      	adds	r3, #16
 8006892:	687a      	ldr	r2, [r7, #4]
 8006894:	4413      	add	r3, r2
 8006896:	3304      	adds	r3, #4
 8006898:	e00b      	b.n	80068b2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800689a:	7bbb      	ldrb	r3, [r7, #14]
 800689c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80068a0:	4613      	mov	r3, r2
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	4413      	add	r3, r2
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80068ac:	687a      	ldr	r2, [r7, #4]
 80068ae:	4413      	add	r3, r2
 80068b0:	3304      	adds	r3, #4
 80068b2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	2200      	movs	r2, #0
 80068b8:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	330e      	adds	r3, #14
 80068be:	2202      	movs	r2, #2
 80068c0:	4619      	mov	r1, r3
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 fc6e 	bl	80071a4 <USBD_CtlSendData>
              break;
 80068c8:	e06b      	b.n	80069a2 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80068ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	da11      	bge.n	80068f6 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80068d2:	7bbb      	ldrb	r3, [r7, #14]
 80068d4:	f003 020f 	and.w	r2, r3, #15
 80068d8:	6879      	ldr	r1, [r7, #4]
 80068da:	4613      	mov	r3, r2
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	4413      	add	r3, r2
 80068e0:	009b      	lsls	r3, r3, #2
 80068e2:	440b      	add	r3, r1
 80068e4:	3323      	adds	r3, #35	@ 0x23
 80068e6:	781b      	ldrb	r3, [r3, #0]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d117      	bne.n	800691c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80068ec:	6839      	ldr	r1, [r7, #0]
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 fbdb 	bl	80070aa <USBD_CtlError>
                  break;
 80068f4:	e055      	b.n	80069a2 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80068f6:	7bbb      	ldrb	r3, [r7, #14]
 80068f8:	f003 020f 	and.w	r2, r3, #15
 80068fc:	6879      	ldr	r1, [r7, #4]
 80068fe:	4613      	mov	r3, r2
 8006900:	009b      	lsls	r3, r3, #2
 8006902:	4413      	add	r3, r2
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	440b      	add	r3, r1
 8006908:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d104      	bne.n	800691c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006912:	6839      	ldr	r1, [r7, #0]
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 fbc8 	bl	80070aa <USBD_CtlError>
                  break;
 800691a:	e042      	b.n	80069a2 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800691c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006920:	2b00      	cmp	r3, #0
 8006922:	da0b      	bge.n	800693c <USBD_StdEPReq+0x2b4>
 8006924:	7bbb      	ldrb	r3, [r7, #14]
 8006926:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800692a:	4613      	mov	r3, r2
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	4413      	add	r3, r2
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	3310      	adds	r3, #16
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	4413      	add	r3, r2
 8006938:	3304      	adds	r3, #4
 800693a:	e00b      	b.n	8006954 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800693c:	7bbb      	ldrb	r3, [r7, #14]
 800693e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006942:	4613      	mov	r3, r2
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	4413      	add	r3, r2
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	4413      	add	r3, r2
 8006952:	3304      	adds	r3, #4
 8006954:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006956:	7bbb      	ldrb	r3, [r7, #14]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d002      	beq.n	8006962 <USBD_StdEPReq+0x2da>
 800695c:	7bbb      	ldrb	r3, [r7, #14]
 800695e:	2b80      	cmp	r3, #128	@ 0x80
 8006960:	d103      	bne.n	800696a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	2200      	movs	r2, #0
 8006966:	739a      	strb	r2, [r3, #14]
 8006968:	e00e      	b.n	8006988 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800696a:	7bbb      	ldrb	r3, [r7, #14]
 800696c:	4619      	mov	r1, r3
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f001 f940 	bl	8007bf4 <USBD_LL_IsStallEP>
 8006974:	4603      	mov	r3, r0
 8006976:	2b00      	cmp	r3, #0
 8006978:	d003      	beq.n	8006982 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	2201      	movs	r2, #1
 800697e:	739a      	strb	r2, [r3, #14]
 8006980:	e002      	b.n	8006988 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	2200      	movs	r2, #0
 8006986:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	330e      	adds	r3, #14
 800698c:	2202      	movs	r2, #2
 800698e:	4619      	mov	r1, r3
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 fc07 	bl	80071a4 <USBD_CtlSendData>
              break;
 8006996:	e004      	b.n	80069a2 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8006998:	6839      	ldr	r1, [r7, #0]
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 fb85 	bl	80070aa <USBD_CtlError>
              break;
 80069a0:	bf00      	nop
          }
          break;
 80069a2:	e004      	b.n	80069ae <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80069a4:	6839      	ldr	r1, [r7, #0]
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f000 fb7f 	bl	80070aa <USBD_CtlError>
          break;
 80069ac:	bf00      	nop
      }
      break;
 80069ae:	e005      	b.n	80069bc <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80069b0:	6839      	ldr	r1, [r7, #0]
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f000 fb79 	bl	80070aa <USBD_CtlError>
      break;
 80069b8:	e000      	b.n	80069bc <USBD_StdEPReq+0x334>
      break;
 80069ba:	bf00      	nop
  }

  return ret;
 80069bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3710      	adds	r7, #16
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
	...

080069c8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80069d2:	2300      	movs	r3, #0
 80069d4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80069d6:	2300      	movs	r3, #0
 80069d8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80069da:	2300      	movs	r3, #0
 80069dc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	885b      	ldrh	r3, [r3, #2]
 80069e2:	0a1b      	lsrs	r3, r3, #8
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	3b01      	subs	r3, #1
 80069e8:	2b0e      	cmp	r3, #14
 80069ea:	f200 8152 	bhi.w	8006c92 <USBD_GetDescriptor+0x2ca>
 80069ee:	a201      	add	r2, pc, #4	@ (adr r2, 80069f4 <USBD_GetDescriptor+0x2c>)
 80069f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069f4:	08006a65 	.word	0x08006a65
 80069f8:	08006a7d 	.word	0x08006a7d
 80069fc:	08006abd 	.word	0x08006abd
 8006a00:	08006c93 	.word	0x08006c93
 8006a04:	08006c93 	.word	0x08006c93
 8006a08:	08006c33 	.word	0x08006c33
 8006a0c:	08006c5f 	.word	0x08006c5f
 8006a10:	08006c93 	.word	0x08006c93
 8006a14:	08006c93 	.word	0x08006c93
 8006a18:	08006c93 	.word	0x08006c93
 8006a1c:	08006c93 	.word	0x08006c93
 8006a20:	08006c93 	.word	0x08006c93
 8006a24:	08006c93 	.word	0x08006c93
 8006a28:	08006c93 	.word	0x08006c93
 8006a2c:	08006a31 	.word	0x08006a31
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006a36:	69db      	ldr	r3, [r3, #28]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d00b      	beq.n	8006a54 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006a42:	69db      	ldr	r3, [r3, #28]
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	7c12      	ldrb	r2, [r2, #16]
 8006a48:	f107 0108 	add.w	r1, r7, #8
 8006a4c:	4610      	mov	r0, r2
 8006a4e:	4798      	blx	r3
 8006a50:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006a52:	e126      	b.n	8006ca2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006a54:	6839      	ldr	r1, [r7, #0]
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 fb27 	bl	80070aa <USBD_CtlError>
        err++;
 8006a5c:	7afb      	ldrb	r3, [r7, #11]
 8006a5e:	3301      	adds	r3, #1
 8006a60:	72fb      	strb	r3, [r7, #11]
      break;
 8006a62:	e11e      	b.n	8006ca2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	7c12      	ldrb	r2, [r2, #16]
 8006a70:	f107 0108 	add.w	r1, r7, #8
 8006a74:	4610      	mov	r0, r2
 8006a76:	4798      	blx	r3
 8006a78:	60f8      	str	r0, [r7, #12]
      break;
 8006a7a:	e112      	b.n	8006ca2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	7c1b      	ldrb	r3, [r3, #16]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10d      	bne.n	8006aa0 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a8c:	f107 0208 	add.w	r2, r7, #8
 8006a90:	4610      	mov	r0, r2
 8006a92:	4798      	blx	r3
 8006a94:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	3301      	adds	r3, #1
 8006a9a:	2202      	movs	r2, #2
 8006a9c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006a9e:	e100      	b.n	8006ca2 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa8:	f107 0208 	add.w	r2, r7, #8
 8006aac:	4610      	mov	r0, r2
 8006aae:	4798      	blx	r3
 8006ab0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	3301      	adds	r3, #1
 8006ab6:	2202      	movs	r2, #2
 8006ab8:	701a      	strb	r2, [r3, #0]
      break;
 8006aba:	e0f2      	b.n	8006ca2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	885b      	ldrh	r3, [r3, #2]
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	2b05      	cmp	r3, #5
 8006ac4:	f200 80ac 	bhi.w	8006c20 <USBD_GetDescriptor+0x258>
 8006ac8:	a201      	add	r2, pc, #4	@ (adr r2, 8006ad0 <USBD_GetDescriptor+0x108>)
 8006aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ace:	bf00      	nop
 8006ad0:	08006ae9 	.word	0x08006ae9
 8006ad4:	08006b1d 	.word	0x08006b1d
 8006ad8:	08006b51 	.word	0x08006b51
 8006adc:	08006b85 	.word	0x08006b85
 8006ae0:	08006bb9 	.word	0x08006bb9
 8006ae4:	08006bed 	.word	0x08006bed
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d00b      	beq.n	8006b0c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	687a      	ldr	r2, [r7, #4]
 8006afe:	7c12      	ldrb	r2, [r2, #16]
 8006b00:	f107 0108 	add.w	r1, r7, #8
 8006b04:	4610      	mov	r0, r2
 8006b06:	4798      	blx	r3
 8006b08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b0a:	e091      	b.n	8006c30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006b0c:	6839      	ldr	r1, [r7, #0]
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 facb 	bl	80070aa <USBD_CtlError>
            err++;
 8006b14:	7afb      	ldrb	r3, [r7, #11]
 8006b16:	3301      	adds	r3, #1
 8006b18:	72fb      	strb	r3, [r7, #11]
          break;
 8006b1a:	e089      	b.n	8006c30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d00b      	beq.n	8006b40 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	7c12      	ldrb	r2, [r2, #16]
 8006b34:	f107 0108 	add.w	r1, r7, #8
 8006b38:	4610      	mov	r0, r2
 8006b3a:	4798      	blx	r3
 8006b3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b3e:	e077      	b.n	8006c30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006b40:	6839      	ldr	r1, [r7, #0]
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f000 fab1 	bl	80070aa <USBD_CtlError>
            err++;
 8006b48:	7afb      	ldrb	r3, [r7, #11]
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	72fb      	strb	r3, [r7, #11]
          break;
 8006b4e:	e06f      	b.n	8006c30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00b      	beq.n	8006b74 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b62:	68db      	ldr	r3, [r3, #12]
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	7c12      	ldrb	r2, [r2, #16]
 8006b68:	f107 0108 	add.w	r1, r7, #8
 8006b6c:	4610      	mov	r0, r2
 8006b6e:	4798      	blx	r3
 8006b70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b72:	e05d      	b.n	8006c30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006b74:	6839      	ldr	r1, [r7, #0]
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f000 fa97 	bl	80070aa <USBD_CtlError>
            err++;
 8006b7c:	7afb      	ldrb	r3, [r7, #11]
 8006b7e:	3301      	adds	r3, #1
 8006b80:	72fb      	strb	r3, [r7, #11]
          break;
 8006b82:	e055      	b.n	8006c30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b8a:	691b      	ldr	r3, [r3, #16]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d00b      	beq.n	8006ba8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b96:	691b      	ldr	r3, [r3, #16]
 8006b98:	687a      	ldr	r2, [r7, #4]
 8006b9a:	7c12      	ldrb	r2, [r2, #16]
 8006b9c:	f107 0108 	add.w	r1, r7, #8
 8006ba0:	4610      	mov	r0, r2
 8006ba2:	4798      	blx	r3
 8006ba4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006ba6:	e043      	b.n	8006c30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006ba8:	6839      	ldr	r1, [r7, #0]
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 fa7d 	bl	80070aa <USBD_CtlError>
            err++;
 8006bb0:	7afb      	ldrb	r3, [r7, #11]
 8006bb2:	3301      	adds	r3, #1
 8006bb4:	72fb      	strb	r3, [r7, #11]
          break;
 8006bb6:	e03b      	b.n	8006c30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bbe:	695b      	ldr	r3, [r3, #20]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d00b      	beq.n	8006bdc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bca:	695b      	ldr	r3, [r3, #20]
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	7c12      	ldrb	r2, [r2, #16]
 8006bd0:	f107 0108 	add.w	r1, r7, #8
 8006bd4:	4610      	mov	r0, r2
 8006bd6:	4798      	blx	r3
 8006bd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006bda:	e029      	b.n	8006c30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006bdc:	6839      	ldr	r1, [r7, #0]
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f000 fa63 	bl	80070aa <USBD_CtlError>
            err++;
 8006be4:	7afb      	ldrb	r3, [r7, #11]
 8006be6:	3301      	adds	r3, #1
 8006be8:	72fb      	strb	r3, [r7, #11]
          break;
 8006bea:	e021      	b.n	8006c30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bf2:	699b      	ldr	r3, [r3, #24]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d00b      	beq.n	8006c10 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bfe:	699b      	ldr	r3, [r3, #24]
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	7c12      	ldrb	r2, [r2, #16]
 8006c04:	f107 0108 	add.w	r1, r7, #8
 8006c08:	4610      	mov	r0, r2
 8006c0a:	4798      	blx	r3
 8006c0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c0e:	e00f      	b.n	8006c30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006c10:	6839      	ldr	r1, [r7, #0]
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f000 fa49 	bl	80070aa <USBD_CtlError>
            err++;
 8006c18:	7afb      	ldrb	r3, [r7, #11]
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	72fb      	strb	r3, [r7, #11]
          break;
 8006c1e:	e007      	b.n	8006c30 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006c20:	6839      	ldr	r1, [r7, #0]
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f000 fa41 	bl	80070aa <USBD_CtlError>
          err++;
 8006c28:	7afb      	ldrb	r3, [r7, #11]
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006c2e:	bf00      	nop
      }
      break;
 8006c30:	e037      	b.n	8006ca2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	7c1b      	ldrb	r3, [r3, #16]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d109      	bne.n	8006c4e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c42:	f107 0208 	add.w	r2, r7, #8
 8006c46:	4610      	mov	r0, r2
 8006c48:	4798      	blx	r3
 8006c4a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006c4c:	e029      	b.n	8006ca2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006c4e:	6839      	ldr	r1, [r7, #0]
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 fa2a 	bl	80070aa <USBD_CtlError>
        err++;
 8006c56:	7afb      	ldrb	r3, [r7, #11]
 8006c58:	3301      	adds	r3, #1
 8006c5a:	72fb      	strb	r3, [r7, #11]
      break;
 8006c5c:	e021      	b.n	8006ca2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	7c1b      	ldrb	r3, [r3, #16]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d10d      	bne.n	8006c82 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c6e:	f107 0208 	add.w	r2, r7, #8
 8006c72:	4610      	mov	r0, r2
 8006c74:	4798      	blx	r3
 8006c76:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	3301      	adds	r3, #1
 8006c7c:	2207      	movs	r2, #7
 8006c7e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006c80:	e00f      	b.n	8006ca2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006c82:	6839      	ldr	r1, [r7, #0]
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 fa10 	bl	80070aa <USBD_CtlError>
        err++;
 8006c8a:	7afb      	ldrb	r3, [r7, #11]
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	72fb      	strb	r3, [r7, #11]
      break;
 8006c90:	e007      	b.n	8006ca2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8006c92:	6839      	ldr	r1, [r7, #0]
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f000 fa08 	bl	80070aa <USBD_CtlError>
      err++;
 8006c9a:	7afb      	ldrb	r3, [r7, #11]
 8006c9c:	3301      	adds	r3, #1
 8006c9e:	72fb      	strb	r3, [r7, #11]
      break;
 8006ca0:	bf00      	nop
  }

  if (err != 0U)
 8006ca2:	7afb      	ldrb	r3, [r7, #11]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d11e      	bne.n	8006ce6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	88db      	ldrh	r3, [r3, #6]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d016      	beq.n	8006cde <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8006cb0:	893b      	ldrh	r3, [r7, #8]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d00e      	beq.n	8006cd4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	88da      	ldrh	r2, [r3, #6]
 8006cba:	893b      	ldrh	r3, [r7, #8]
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	bf28      	it	cs
 8006cc0:	4613      	movcs	r3, r2
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006cc6:	893b      	ldrh	r3, [r7, #8]
 8006cc8:	461a      	mov	r2, r3
 8006cca:	68f9      	ldr	r1, [r7, #12]
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f000 fa69 	bl	80071a4 <USBD_CtlSendData>
 8006cd2:	e009      	b.n	8006ce8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006cd4:	6839      	ldr	r1, [r7, #0]
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f000 f9e7 	bl	80070aa <USBD_CtlError>
 8006cdc:	e004      	b.n	8006ce8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f000 fac1 	bl	8007266 <USBD_CtlSendStatus>
 8006ce4:	e000      	b.n	8006ce8 <USBD_GetDescriptor+0x320>
    return;
 8006ce6:	bf00      	nop
  }
}
 8006ce8:	3710      	adds	r7, #16
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
 8006cee:	bf00      	nop

08006cf0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b084      	sub	sp, #16
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
 8006cf8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	889b      	ldrh	r3, [r3, #4]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d131      	bne.n	8006d66 <USBD_SetAddress+0x76>
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	88db      	ldrh	r3, [r3, #6]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d12d      	bne.n	8006d66 <USBD_SetAddress+0x76>
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	885b      	ldrh	r3, [r3, #2]
 8006d0e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d10:	d829      	bhi.n	8006d66 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	885b      	ldrh	r3, [r3, #2]
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d1c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	2b03      	cmp	r3, #3
 8006d28:	d104      	bne.n	8006d34 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8006d2a:	6839      	ldr	r1, [r7, #0]
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 f9bc 	bl	80070aa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d32:	e01d      	b.n	8006d70 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	7bfa      	ldrb	r2, [r7, #15]
 8006d38:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006d3c:	7bfb      	ldrb	r3, [r7, #15]
 8006d3e:	4619      	mov	r1, r3
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f000 ff83 	bl	8007c4c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 fa8d 	bl	8007266 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006d4c:	7bfb      	ldrb	r3, [r7, #15]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d004      	beq.n	8006d5c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2202      	movs	r2, #2
 8006d56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d5a:	e009      	b.n	8006d70 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d64:	e004      	b.n	8006d70 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006d66:	6839      	ldr	r1, [r7, #0]
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f000 f99e 	bl	80070aa <USBD_CtlError>
  }
}
 8006d6e:	bf00      	nop
 8006d70:	bf00      	nop
 8006d72:	3710      	adds	r7, #16
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}

08006d78 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d82:	2300      	movs	r3, #0
 8006d84:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	885b      	ldrh	r3, [r3, #2]
 8006d8a:	b2da      	uxtb	r2, r3
 8006d8c:	4b4e      	ldr	r3, [pc, #312]	@ (8006ec8 <USBD_SetConfig+0x150>)
 8006d8e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006d90:	4b4d      	ldr	r3, [pc, #308]	@ (8006ec8 <USBD_SetConfig+0x150>)
 8006d92:	781b      	ldrb	r3, [r3, #0]
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d905      	bls.n	8006da4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006d98:	6839      	ldr	r1, [r7, #0]
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 f985 	bl	80070aa <USBD_CtlError>
    return USBD_FAIL;
 8006da0:	2303      	movs	r3, #3
 8006da2:	e08c      	b.n	8006ebe <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	2b02      	cmp	r3, #2
 8006dae:	d002      	beq.n	8006db6 <USBD_SetConfig+0x3e>
 8006db0:	2b03      	cmp	r3, #3
 8006db2:	d029      	beq.n	8006e08 <USBD_SetConfig+0x90>
 8006db4:	e075      	b.n	8006ea2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8006db6:	4b44      	ldr	r3, [pc, #272]	@ (8006ec8 <USBD_SetConfig+0x150>)
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d020      	beq.n	8006e00 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8006dbe:	4b42      	ldr	r3, [pc, #264]	@ (8006ec8 <USBD_SetConfig+0x150>)
 8006dc0:	781b      	ldrb	r3, [r3, #0]
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006dc8:	4b3f      	ldr	r3, [pc, #252]	@ (8006ec8 <USBD_SetConfig+0x150>)
 8006dca:	781b      	ldrb	r3, [r3, #0]
 8006dcc:	4619      	mov	r1, r3
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f7fe ffa3 	bl	8005d1a <USBD_SetClassConfig>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006dd8:	7bfb      	ldrb	r3, [r7, #15]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d008      	beq.n	8006df0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8006dde:	6839      	ldr	r1, [r7, #0]
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f000 f962 	bl	80070aa <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2202      	movs	r2, #2
 8006dea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006dee:	e065      	b.n	8006ebc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f000 fa38 	bl	8007266 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2203      	movs	r2, #3
 8006dfa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006dfe:	e05d      	b.n	8006ebc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f000 fa30 	bl	8007266 <USBD_CtlSendStatus>
      break;
 8006e06:	e059      	b.n	8006ebc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006e08:	4b2f      	ldr	r3, [pc, #188]	@ (8006ec8 <USBD_SetConfig+0x150>)
 8006e0a:	781b      	ldrb	r3, [r3, #0]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d112      	bne.n	8006e36 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2202      	movs	r2, #2
 8006e14:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8006e18:	4b2b      	ldr	r3, [pc, #172]	@ (8006ec8 <USBD_SetConfig+0x150>)
 8006e1a:	781b      	ldrb	r3, [r3, #0]
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006e22:	4b29      	ldr	r3, [pc, #164]	@ (8006ec8 <USBD_SetConfig+0x150>)
 8006e24:	781b      	ldrb	r3, [r3, #0]
 8006e26:	4619      	mov	r1, r3
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f7fe ff92 	bl	8005d52 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 fa19 	bl	8007266 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006e34:	e042      	b.n	8006ebc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8006e36:	4b24      	ldr	r3, [pc, #144]	@ (8006ec8 <USBD_SetConfig+0x150>)
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d02a      	beq.n	8006e9a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	b2db      	uxtb	r3, r3
 8006e4a:	4619      	mov	r1, r3
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f7fe ff80 	bl	8005d52 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006e52:	4b1d      	ldr	r3, [pc, #116]	@ (8006ec8 <USBD_SetConfig+0x150>)
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	461a      	mov	r2, r3
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8006ec8 <USBD_SetConfig+0x150>)
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	4619      	mov	r1, r3
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f7fe ff59 	bl	8005d1a <USBD_SetClassConfig>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006e6c:	7bfb      	ldrb	r3, [r7, #15]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00f      	beq.n	8006e92 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8006e72:	6839      	ldr	r1, [r7, #0]
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f000 f918 	bl	80070aa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	4619      	mov	r1, r3
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f7fe ff65 	bl	8005d52 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2202      	movs	r2, #2
 8006e8c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006e90:	e014      	b.n	8006ebc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 f9e7 	bl	8007266 <USBD_CtlSendStatus>
      break;
 8006e98:	e010      	b.n	8006ebc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 f9e3 	bl	8007266 <USBD_CtlSendStatus>
      break;
 8006ea0:	e00c      	b.n	8006ebc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8006ea2:	6839      	ldr	r1, [r7, #0]
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f000 f900 	bl	80070aa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006eaa:	4b07      	ldr	r3, [pc, #28]	@ (8006ec8 <USBD_SetConfig+0x150>)
 8006eac:	781b      	ldrb	r3, [r3, #0]
 8006eae:	4619      	mov	r1, r3
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f7fe ff4e 	bl	8005d52 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006eb6:	2303      	movs	r3, #3
 8006eb8:	73fb      	strb	r3, [r7, #15]
      break;
 8006eba:	bf00      	nop
  }

  return ret;
 8006ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3710      	adds	r7, #16
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop
 8006ec8:	200002cc 	.word	0x200002cc

08006ecc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b082      	sub	sp, #8
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	88db      	ldrh	r3, [r3, #6]
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d004      	beq.n	8006ee8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006ede:	6839      	ldr	r1, [r7, #0]
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f000 f8e2 	bl	80070aa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006ee6:	e023      	b.n	8006f30 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006eee:	b2db      	uxtb	r3, r3
 8006ef0:	2b02      	cmp	r3, #2
 8006ef2:	dc02      	bgt.n	8006efa <USBD_GetConfig+0x2e>
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	dc03      	bgt.n	8006f00 <USBD_GetConfig+0x34>
 8006ef8:	e015      	b.n	8006f26 <USBD_GetConfig+0x5a>
 8006efa:	2b03      	cmp	r3, #3
 8006efc:	d00b      	beq.n	8006f16 <USBD_GetConfig+0x4a>
 8006efe:	e012      	b.n	8006f26 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	3308      	adds	r3, #8
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 f948 	bl	80071a4 <USBD_CtlSendData>
        break;
 8006f14:	e00c      	b.n	8006f30 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	3304      	adds	r3, #4
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	4619      	mov	r1, r3
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 f940 	bl	80071a4 <USBD_CtlSendData>
        break;
 8006f24:	e004      	b.n	8006f30 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006f26:	6839      	ldr	r1, [r7, #0]
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f000 f8be 	bl	80070aa <USBD_CtlError>
        break;
 8006f2e:	bf00      	nop
}
 8006f30:	bf00      	nop
 8006f32:	3708      	adds	r7, #8
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b082      	sub	sp, #8
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f48:	b2db      	uxtb	r3, r3
 8006f4a:	3b01      	subs	r3, #1
 8006f4c:	2b02      	cmp	r3, #2
 8006f4e:	d81e      	bhi.n	8006f8e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	88db      	ldrh	r3, [r3, #6]
 8006f54:	2b02      	cmp	r3, #2
 8006f56:	d004      	beq.n	8006f62 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8006f58:	6839      	ldr	r1, [r7, #0]
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 f8a5 	bl	80070aa <USBD_CtlError>
        break;
 8006f60:	e01a      	b.n	8006f98 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2201      	movs	r2, #1
 8006f66:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d005      	beq.n	8006f7e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	f043 0202 	orr.w	r2, r3, #2
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	330c      	adds	r3, #12
 8006f82:	2202      	movs	r2, #2
 8006f84:	4619      	mov	r1, r3
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f000 f90c 	bl	80071a4 <USBD_CtlSendData>
      break;
 8006f8c:	e004      	b.n	8006f98 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8006f8e:	6839      	ldr	r1, [r7, #0]
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f000 f88a 	bl	80070aa <USBD_CtlError>
      break;
 8006f96:	bf00      	nop
  }
}
 8006f98:	bf00      	nop
 8006f9a:	3708      	adds	r7, #8
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b082      	sub	sp, #8
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
 8006fa8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	885b      	ldrh	r3, [r3, #2]
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d107      	bne.n	8006fc2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 f953 	bl	8007266 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8006fc0:	e013      	b.n	8006fea <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	885b      	ldrh	r3, [r3, #2]
 8006fc6:	2b02      	cmp	r3, #2
 8006fc8:	d10b      	bne.n	8006fe2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	889b      	ldrh	r3, [r3, #4]
 8006fce:	0a1b      	lsrs	r3, r3, #8
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	b2da      	uxtb	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 f943 	bl	8007266 <USBD_CtlSendStatus>
}
 8006fe0:	e003      	b.n	8006fea <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8006fe2:	6839      	ldr	r1, [r7, #0]
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f000 f860 	bl	80070aa <USBD_CtlError>
}
 8006fea:	bf00      	nop
 8006fec:	3708      	adds	r7, #8
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}

08006ff2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ff2:	b580      	push	{r7, lr}
 8006ff4:	b082      	sub	sp, #8
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
 8006ffa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007002:	b2db      	uxtb	r3, r3
 8007004:	3b01      	subs	r3, #1
 8007006:	2b02      	cmp	r3, #2
 8007008:	d80b      	bhi.n	8007022 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	885b      	ldrh	r3, [r3, #2]
 800700e:	2b01      	cmp	r3, #1
 8007010:	d10c      	bne.n	800702c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 f923 	bl	8007266 <USBD_CtlSendStatus>
      }
      break;
 8007020:	e004      	b.n	800702c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007022:	6839      	ldr	r1, [r7, #0]
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f000 f840 	bl	80070aa <USBD_CtlError>
      break;
 800702a:	e000      	b.n	800702e <USBD_ClrFeature+0x3c>
      break;
 800702c:	bf00      	nop
  }
}
 800702e:	bf00      	nop
 8007030:	3708      	adds	r7, #8
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}

08007036 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007036:	b580      	push	{r7, lr}
 8007038:	b084      	sub	sp, #16
 800703a:	af00      	add	r7, sp, #0
 800703c:	6078      	str	r0, [r7, #4]
 800703e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	781a      	ldrb	r2, [r3, #0]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	3301      	adds	r3, #1
 8007050:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	781a      	ldrb	r2, [r3, #0]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	3301      	adds	r3, #1
 800705e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007060:	68f8      	ldr	r0, [r7, #12]
 8007062:	f7ff fa13 	bl	800648c <SWAPBYTE>
 8007066:	4603      	mov	r3, r0
 8007068:	461a      	mov	r2, r3
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	3301      	adds	r3, #1
 8007072:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	3301      	adds	r3, #1
 8007078:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800707a:	68f8      	ldr	r0, [r7, #12]
 800707c:	f7ff fa06 	bl	800648c <SWAPBYTE>
 8007080:	4603      	mov	r3, r0
 8007082:	461a      	mov	r2, r3
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	3301      	adds	r3, #1
 800708c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	3301      	adds	r3, #1
 8007092:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007094:	68f8      	ldr	r0, [r7, #12]
 8007096:	f7ff f9f9 	bl	800648c <SWAPBYTE>
 800709a:	4603      	mov	r3, r0
 800709c:	461a      	mov	r2, r3
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	80da      	strh	r2, [r3, #6]
}
 80070a2:	bf00      	nop
 80070a4:	3710      	adds	r7, #16
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}

080070aa <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80070aa:	b580      	push	{r7, lr}
 80070ac:	b082      	sub	sp, #8
 80070ae:	af00      	add	r7, sp, #0
 80070b0:	6078      	str	r0, [r7, #4]
 80070b2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80070b4:	2180      	movs	r1, #128	@ 0x80
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 fd5e 	bl	8007b78 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80070bc:	2100      	movs	r1, #0
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f000 fd5a 	bl	8007b78 <USBD_LL_StallEP>
}
 80070c4:	bf00      	nop
 80070c6:	3708      	adds	r7, #8
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}

080070cc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b086      	sub	sp, #24
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80070d8:	2300      	movs	r3, #0
 80070da:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d042      	beq.n	8007168 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80070e6:	6938      	ldr	r0, [r7, #16]
 80070e8:	f000 f842 	bl	8007170 <USBD_GetLen>
 80070ec:	4603      	mov	r3, r0
 80070ee:	3301      	adds	r3, #1
 80070f0:	005b      	lsls	r3, r3, #1
 80070f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070f6:	d808      	bhi.n	800710a <USBD_GetString+0x3e>
 80070f8:	6938      	ldr	r0, [r7, #16]
 80070fa:	f000 f839 	bl	8007170 <USBD_GetLen>
 80070fe:	4603      	mov	r3, r0
 8007100:	3301      	adds	r3, #1
 8007102:	b29b      	uxth	r3, r3
 8007104:	005b      	lsls	r3, r3, #1
 8007106:	b29a      	uxth	r2, r3
 8007108:	e001      	b.n	800710e <USBD_GetString+0x42>
 800710a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007112:	7dfb      	ldrb	r3, [r7, #23]
 8007114:	68ba      	ldr	r2, [r7, #8]
 8007116:	4413      	add	r3, r2
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	7812      	ldrb	r2, [r2, #0]
 800711c:	701a      	strb	r2, [r3, #0]
  idx++;
 800711e:	7dfb      	ldrb	r3, [r7, #23]
 8007120:	3301      	adds	r3, #1
 8007122:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007124:	7dfb      	ldrb	r3, [r7, #23]
 8007126:	68ba      	ldr	r2, [r7, #8]
 8007128:	4413      	add	r3, r2
 800712a:	2203      	movs	r2, #3
 800712c:	701a      	strb	r2, [r3, #0]
  idx++;
 800712e:	7dfb      	ldrb	r3, [r7, #23]
 8007130:	3301      	adds	r3, #1
 8007132:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007134:	e013      	b.n	800715e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8007136:	7dfb      	ldrb	r3, [r7, #23]
 8007138:	68ba      	ldr	r2, [r7, #8]
 800713a:	4413      	add	r3, r2
 800713c:	693a      	ldr	r2, [r7, #16]
 800713e:	7812      	ldrb	r2, [r2, #0]
 8007140:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	3301      	adds	r3, #1
 8007146:	613b      	str	r3, [r7, #16]
    idx++;
 8007148:	7dfb      	ldrb	r3, [r7, #23]
 800714a:	3301      	adds	r3, #1
 800714c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800714e:	7dfb      	ldrb	r3, [r7, #23]
 8007150:	68ba      	ldr	r2, [r7, #8]
 8007152:	4413      	add	r3, r2
 8007154:	2200      	movs	r2, #0
 8007156:	701a      	strb	r2, [r3, #0]
    idx++;
 8007158:	7dfb      	ldrb	r3, [r7, #23]
 800715a:	3301      	adds	r3, #1
 800715c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1e7      	bne.n	8007136 <USBD_GetString+0x6a>
 8007166:	e000      	b.n	800716a <USBD_GetString+0x9e>
    return;
 8007168:	bf00      	nop
  }
}
 800716a:	3718      	adds	r7, #24
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}

08007170 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007170:	b480      	push	{r7}
 8007172:	b085      	sub	sp, #20
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007178:	2300      	movs	r3, #0
 800717a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007180:	e005      	b.n	800718e <USBD_GetLen+0x1e>
  {
    len++;
 8007182:	7bfb      	ldrb	r3, [r7, #15]
 8007184:	3301      	adds	r3, #1
 8007186:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	3301      	adds	r3, #1
 800718c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	781b      	ldrb	r3, [r3, #0]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1f5      	bne.n	8007182 <USBD_GetLen+0x12>
  }

  return len;
 8007196:	7bfb      	ldrb	r3, [r7, #15]
}
 8007198:	4618      	mov	r0, r3
 800719a:	3714      	adds	r7, #20
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr

080071a4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b084      	sub	sp, #16
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	60f8      	str	r0, [r7, #12]
 80071ac:	60b9      	str	r1, [r7, #8]
 80071ae:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2202      	movs	r2, #2
 80071b4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	687a      	ldr	r2, [r7, #4]
 80071bc:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	68ba      	ldr	r2, [r7, #8]
 80071ce:	2100      	movs	r1, #0
 80071d0:	68f8      	ldr	r0, [r7, #12]
 80071d2:	f000 fd5a 	bl	8007c8a <USBD_LL_Transmit>

  return USBD_OK;
 80071d6:	2300      	movs	r3, #0
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3710      	adds	r7, #16
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	60f8      	str	r0, [r7, #12]
 80071e8:	60b9      	str	r1, [r7, #8]
 80071ea:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	68ba      	ldr	r2, [r7, #8]
 80071f0:	2100      	movs	r1, #0
 80071f2:	68f8      	ldr	r0, [r7, #12]
 80071f4:	f000 fd49 	bl	8007c8a <USBD_LL_Transmit>

  return USBD_OK;
 80071f8:	2300      	movs	r3, #0
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3710      	adds	r7, #16
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007202:	b580      	push	{r7, lr}
 8007204:	b084      	sub	sp, #16
 8007206:	af00      	add	r7, sp, #0
 8007208:	60f8      	str	r0, [r7, #12]
 800720a:	60b9      	str	r1, [r7, #8]
 800720c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2203      	movs	r2, #3
 8007212:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	68ba      	ldr	r2, [r7, #8]
 8007222:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	68ba      	ldr	r2, [r7, #8]
 8007232:	2100      	movs	r1, #0
 8007234:	68f8      	ldr	r0, [r7, #12]
 8007236:	f000 fd49 	bl	8007ccc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800723a:	2300      	movs	r3, #0
}
 800723c:	4618      	mov	r0, r3
 800723e:	3710      	adds	r7, #16
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}

08007244 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	68ba      	ldr	r2, [r7, #8]
 8007254:	2100      	movs	r1, #0
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f000 fd38 	bl	8007ccc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800725c:	2300      	movs	r3, #0
}
 800725e:	4618      	mov	r0, r3
 8007260:	3710      	adds	r7, #16
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}

08007266 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007266:	b580      	push	{r7, lr}
 8007268:	b082      	sub	sp, #8
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2204      	movs	r2, #4
 8007272:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007276:	2300      	movs	r3, #0
 8007278:	2200      	movs	r2, #0
 800727a:	2100      	movs	r1, #0
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 fd04 	bl	8007c8a <USBD_LL_Transmit>

  return USBD_OK;
 8007282:	2300      	movs	r3, #0
}
 8007284:	4618      	mov	r0, r3
 8007286:	3708      	adds	r7, #8
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}

0800728c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b082      	sub	sp, #8
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2205      	movs	r2, #5
 8007298:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800729c:	2300      	movs	r3, #0
 800729e:	2200      	movs	r2, #0
 80072a0:	2100      	movs	r1, #0
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f000 fd12 	bl	8007ccc <USBD_LL_PrepareReceive>

  return USBD_OK;
 80072a8:	2300      	movs	r3, #0
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3708      	adds	r7, #8
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}
	...

080072b4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b087      	sub	sp, #28
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	60f8      	str	r0, [r7, #12]
 80072bc:	60b9      	str	r1, [r7, #8]
 80072be:	4613      	mov	r3, r2
 80072c0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80072c2:	2301      	movs	r3, #1
 80072c4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80072c6:	2300      	movs	r3, #0
 80072c8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80072ca:	4b1f      	ldr	r3, [pc, #124]	@ (8007348 <FATFS_LinkDriverEx+0x94>)
 80072cc:	7a5b      	ldrb	r3, [r3, #9]
 80072ce:	b2db      	uxtb	r3, r3
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d131      	bne.n	8007338 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80072d4:	4b1c      	ldr	r3, [pc, #112]	@ (8007348 <FATFS_LinkDriverEx+0x94>)
 80072d6:	7a5b      	ldrb	r3, [r3, #9]
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	461a      	mov	r2, r3
 80072dc:	4b1a      	ldr	r3, [pc, #104]	@ (8007348 <FATFS_LinkDriverEx+0x94>)
 80072de:	2100      	movs	r1, #0
 80072e0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80072e2:	4b19      	ldr	r3, [pc, #100]	@ (8007348 <FATFS_LinkDriverEx+0x94>)
 80072e4:	7a5b      	ldrb	r3, [r3, #9]
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	4a17      	ldr	r2, [pc, #92]	@ (8007348 <FATFS_LinkDriverEx+0x94>)
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	4413      	add	r3, r2
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80072f2:	4b15      	ldr	r3, [pc, #84]	@ (8007348 <FATFS_LinkDriverEx+0x94>)
 80072f4:	7a5b      	ldrb	r3, [r3, #9]
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	461a      	mov	r2, r3
 80072fa:	4b13      	ldr	r3, [pc, #76]	@ (8007348 <FATFS_LinkDriverEx+0x94>)
 80072fc:	4413      	add	r3, r2
 80072fe:	79fa      	ldrb	r2, [r7, #7]
 8007300:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007302:	4b11      	ldr	r3, [pc, #68]	@ (8007348 <FATFS_LinkDriverEx+0x94>)
 8007304:	7a5b      	ldrb	r3, [r3, #9]
 8007306:	b2db      	uxtb	r3, r3
 8007308:	1c5a      	adds	r2, r3, #1
 800730a:	b2d1      	uxtb	r1, r2
 800730c:	4a0e      	ldr	r2, [pc, #56]	@ (8007348 <FATFS_LinkDriverEx+0x94>)
 800730e:	7251      	strb	r1, [r2, #9]
 8007310:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007312:	7dbb      	ldrb	r3, [r7, #22]
 8007314:	3330      	adds	r3, #48	@ 0x30
 8007316:	b2da      	uxtb	r2, r3
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	3301      	adds	r3, #1
 8007320:	223a      	movs	r2, #58	@ 0x3a
 8007322:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	3302      	adds	r3, #2
 8007328:	222f      	movs	r2, #47	@ 0x2f
 800732a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	3303      	adds	r3, #3
 8007330:	2200      	movs	r2, #0
 8007332:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007334:	2300      	movs	r3, #0
 8007336:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007338:	7dfb      	ldrb	r3, [r7, #23]
}
 800733a:	4618      	mov	r0, r3
 800733c:	371c      	adds	r7, #28
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	200002d0 	.word	0x200002d0

0800734c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b082      	sub	sp, #8
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
 8007354:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007356:	2200      	movs	r2, #0
 8007358:	6839      	ldr	r1, [r7, #0]
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f7ff ffaa 	bl	80072b4 <FATFS_LinkDriverEx>
 8007360:	4603      	mov	r3, r0
}
 8007362:	4618      	mov	r0, r3
 8007364:	3708      	adds	r7, #8
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
	...

0800736c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007370:	2200      	movs	r2, #0
 8007372:	4912      	ldr	r1, [pc, #72]	@ (80073bc <MX_USB_DEVICE_Init+0x50>)
 8007374:	4812      	ldr	r0, [pc, #72]	@ (80073c0 <MX_USB_DEVICE_Init+0x54>)
 8007376:	f7fe fc53 	bl	8005c20 <USBD_Init>
 800737a:	4603      	mov	r3, r0
 800737c:	2b00      	cmp	r3, #0
 800737e:	d001      	beq.n	8007384 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007380:	f7f9 fb1a 	bl	80009b8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007384:	490f      	ldr	r1, [pc, #60]	@ (80073c4 <MX_USB_DEVICE_Init+0x58>)
 8007386:	480e      	ldr	r0, [pc, #56]	@ (80073c0 <MX_USB_DEVICE_Init+0x54>)
 8007388:	f7fe fc7a 	bl	8005c80 <USBD_RegisterClass>
 800738c:	4603      	mov	r3, r0
 800738e:	2b00      	cmp	r3, #0
 8007390:	d001      	beq.n	8007396 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007392:	f7f9 fb11 	bl	80009b8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007396:	490c      	ldr	r1, [pc, #48]	@ (80073c8 <MX_USB_DEVICE_Init+0x5c>)
 8007398:	4809      	ldr	r0, [pc, #36]	@ (80073c0 <MX_USB_DEVICE_Init+0x54>)
 800739a:	f7fe fbb1 	bl	8005b00 <USBD_CDC_RegisterInterface>
 800739e:	4603      	mov	r3, r0
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d001      	beq.n	80073a8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80073a4:	f7f9 fb08 	bl	80009b8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80073a8:	4805      	ldr	r0, [pc, #20]	@ (80073c0 <MX_USB_DEVICE_Init+0x54>)
 80073aa:	f7fe fc9f 	bl	8005cec <USBD_Start>
 80073ae:	4603      	mov	r3, r0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d001      	beq.n	80073b8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80073b4:	f7f9 fb00 	bl	80009b8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80073b8:	bf00      	nop
 80073ba:	bd80      	pop	{r7, pc}
 80073bc:	200000c0 	.word	0x200000c0
 80073c0:	200002dc 	.word	0x200002dc
 80073c4:	2000002c 	.word	0x2000002c
 80073c8:	200000ac 	.word	0x200000ac

080073cc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80073d0:	2200      	movs	r2, #0
 80073d2:	4905      	ldr	r1, [pc, #20]	@ (80073e8 <CDC_Init_FS+0x1c>)
 80073d4:	4805      	ldr	r0, [pc, #20]	@ (80073ec <CDC_Init_FS+0x20>)
 80073d6:	f7fe fbad 	bl	8005b34 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80073da:	4905      	ldr	r1, [pc, #20]	@ (80073f0 <CDC_Init_FS+0x24>)
 80073dc:	4803      	ldr	r0, [pc, #12]	@ (80073ec <CDC_Init_FS+0x20>)
 80073de:	f7fe fbcb 	bl	8005b78 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80073e2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	20000db8 	.word	0x20000db8
 80073ec:	200002dc 	.word	0x200002dc
 80073f0:	200005b8 	.word	0x200005b8

080073f4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80073f4:	b480      	push	{r7}
 80073f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80073f8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	4603      	mov	r3, r0
 800740c:	6039      	str	r1, [r7, #0]
 800740e:	71fb      	strb	r3, [r7, #7]
 8007410:	4613      	mov	r3, r2
 8007412:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007414:	79fb      	ldrb	r3, [r7, #7]
 8007416:	2b23      	cmp	r3, #35	@ 0x23
 8007418:	d84a      	bhi.n	80074b0 <CDC_Control_FS+0xac>
 800741a:	a201      	add	r2, pc, #4	@ (adr r2, 8007420 <CDC_Control_FS+0x1c>)
 800741c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007420:	080074b1 	.word	0x080074b1
 8007424:	080074b1 	.word	0x080074b1
 8007428:	080074b1 	.word	0x080074b1
 800742c:	080074b1 	.word	0x080074b1
 8007430:	080074b1 	.word	0x080074b1
 8007434:	080074b1 	.word	0x080074b1
 8007438:	080074b1 	.word	0x080074b1
 800743c:	080074b1 	.word	0x080074b1
 8007440:	080074b1 	.word	0x080074b1
 8007444:	080074b1 	.word	0x080074b1
 8007448:	080074b1 	.word	0x080074b1
 800744c:	080074b1 	.word	0x080074b1
 8007450:	080074b1 	.word	0x080074b1
 8007454:	080074b1 	.word	0x080074b1
 8007458:	080074b1 	.word	0x080074b1
 800745c:	080074b1 	.word	0x080074b1
 8007460:	080074b1 	.word	0x080074b1
 8007464:	080074b1 	.word	0x080074b1
 8007468:	080074b1 	.word	0x080074b1
 800746c:	080074b1 	.word	0x080074b1
 8007470:	080074b1 	.word	0x080074b1
 8007474:	080074b1 	.word	0x080074b1
 8007478:	080074b1 	.word	0x080074b1
 800747c:	080074b1 	.word	0x080074b1
 8007480:	080074b1 	.word	0x080074b1
 8007484:	080074b1 	.word	0x080074b1
 8007488:	080074b1 	.word	0x080074b1
 800748c:	080074b1 	.word	0x080074b1
 8007490:	080074b1 	.word	0x080074b1
 8007494:	080074b1 	.word	0x080074b1
 8007498:	080074b1 	.word	0x080074b1
 800749c:	080074b1 	.word	0x080074b1
 80074a0:	080074b1 	.word	0x080074b1
 80074a4:	080074b1 	.word	0x080074b1
 80074a8:	080074b1 	.word	0x080074b1
 80074ac:	080074b1 	.word	0x080074b1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80074b0:	bf00      	nop
  }

  return (USBD_OK);
 80074b2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	370c      	adds	r7, #12
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b082      	sub	sp, #8
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
 80074c8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80074ca:	6879      	ldr	r1, [r7, #4]
 80074cc:	4805      	ldr	r0, [pc, #20]	@ (80074e4 <CDC_Receive_FS+0x24>)
 80074ce:	f7fe fb53 	bl	8005b78 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80074d2:	4804      	ldr	r0, [pc, #16]	@ (80074e4 <CDC_Receive_FS+0x24>)
 80074d4:	f7fe fb6e 	bl	8005bb4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80074d8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3708      	adds	r7, #8
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}
 80074e2:	bf00      	nop
 80074e4:	200002dc 	.word	0x200002dc

080074e8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b087      	sub	sp, #28
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	60f8      	str	r0, [r7, #12]
 80074f0:	60b9      	str	r1, [r7, #8]
 80074f2:	4613      	mov	r3, r2
 80074f4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80074f6:	2300      	movs	r3, #0
 80074f8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80074fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80074fe:	4618      	mov	r0, r3
 8007500:	371c      	adds	r7, #28
 8007502:	46bd      	mov	sp, r7
 8007504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007508:	4770      	bx	lr
	...

0800750c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
 8007512:	4603      	mov	r3, r0
 8007514:	6039      	str	r1, [r7, #0]
 8007516:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	2212      	movs	r2, #18
 800751c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800751e:	4b03      	ldr	r3, [pc, #12]	@ (800752c <USBD_FS_DeviceDescriptor+0x20>)
}
 8007520:	4618      	mov	r0, r3
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr
 800752c:	200000e0 	.word	0x200000e0

08007530 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	4603      	mov	r3, r0
 8007538:	6039      	str	r1, [r7, #0]
 800753a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	2204      	movs	r2, #4
 8007540:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007542:	4b03      	ldr	r3, [pc, #12]	@ (8007550 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007544:	4618      	mov	r0, r3
 8007546:	370c      	adds	r7, #12
 8007548:	46bd      	mov	sp, r7
 800754a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754e:	4770      	bx	lr
 8007550:	20000100 	.word	0x20000100

08007554 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b082      	sub	sp, #8
 8007558:	af00      	add	r7, sp, #0
 800755a:	4603      	mov	r3, r0
 800755c:	6039      	str	r1, [r7, #0]
 800755e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007560:	79fb      	ldrb	r3, [r7, #7]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d105      	bne.n	8007572 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007566:	683a      	ldr	r2, [r7, #0]
 8007568:	4907      	ldr	r1, [pc, #28]	@ (8007588 <USBD_FS_ProductStrDescriptor+0x34>)
 800756a:	4808      	ldr	r0, [pc, #32]	@ (800758c <USBD_FS_ProductStrDescriptor+0x38>)
 800756c:	f7ff fdae 	bl	80070cc <USBD_GetString>
 8007570:	e004      	b.n	800757c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007572:	683a      	ldr	r2, [r7, #0]
 8007574:	4904      	ldr	r1, [pc, #16]	@ (8007588 <USBD_FS_ProductStrDescriptor+0x34>)
 8007576:	4805      	ldr	r0, [pc, #20]	@ (800758c <USBD_FS_ProductStrDescriptor+0x38>)
 8007578:	f7ff fda8 	bl	80070cc <USBD_GetString>
  }
  return USBD_StrDesc;
 800757c:	4b02      	ldr	r3, [pc, #8]	@ (8007588 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800757e:	4618      	mov	r0, r3
 8007580:	3708      	adds	r7, #8
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	200015b8 	.word	0x200015b8
 800758c:	080080e4 	.word	0x080080e4

08007590 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b082      	sub	sp, #8
 8007594:	af00      	add	r7, sp, #0
 8007596:	4603      	mov	r3, r0
 8007598:	6039      	str	r1, [r7, #0]
 800759a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800759c:	683a      	ldr	r2, [r7, #0]
 800759e:	4904      	ldr	r1, [pc, #16]	@ (80075b0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80075a0:	4804      	ldr	r0, [pc, #16]	@ (80075b4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80075a2:	f7ff fd93 	bl	80070cc <USBD_GetString>
  return USBD_StrDesc;
 80075a6:	4b02      	ldr	r3, [pc, #8]	@ (80075b0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3708      	adds	r7, #8
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}
 80075b0:	200015b8 	.word	0x200015b8
 80075b4:	080080fc 	.word	0x080080fc

080075b8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b082      	sub	sp, #8
 80075bc:	af00      	add	r7, sp, #0
 80075be:	4603      	mov	r3, r0
 80075c0:	6039      	str	r1, [r7, #0]
 80075c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	221a      	movs	r2, #26
 80075c8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80075ca:	f000 f855 	bl	8007678 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80075ce:	4b02      	ldr	r3, [pc, #8]	@ (80075d8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3708      	adds	r7, #8
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}
 80075d8:	20000104 	.word	0x20000104

080075dc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b082      	sub	sp, #8
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	4603      	mov	r3, r0
 80075e4:	6039      	str	r1, [r7, #0]
 80075e6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80075e8:	79fb      	ldrb	r3, [r7, #7]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d105      	bne.n	80075fa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80075ee:	683a      	ldr	r2, [r7, #0]
 80075f0:	4907      	ldr	r1, [pc, #28]	@ (8007610 <USBD_FS_ConfigStrDescriptor+0x34>)
 80075f2:	4808      	ldr	r0, [pc, #32]	@ (8007614 <USBD_FS_ConfigStrDescriptor+0x38>)
 80075f4:	f7ff fd6a 	bl	80070cc <USBD_GetString>
 80075f8:	e004      	b.n	8007604 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80075fa:	683a      	ldr	r2, [r7, #0]
 80075fc:	4904      	ldr	r1, [pc, #16]	@ (8007610 <USBD_FS_ConfigStrDescriptor+0x34>)
 80075fe:	4805      	ldr	r0, [pc, #20]	@ (8007614 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007600:	f7ff fd64 	bl	80070cc <USBD_GetString>
  }
  return USBD_StrDesc;
 8007604:	4b02      	ldr	r3, [pc, #8]	@ (8007610 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007606:	4618      	mov	r0, r3
 8007608:	3708      	adds	r7, #8
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}
 800760e:	bf00      	nop
 8007610:	200015b8 	.word	0x200015b8
 8007614:	08008110 	.word	0x08008110

08007618 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b082      	sub	sp, #8
 800761c:	af00      	add	r7, sp, #0
 800761e:	4603      	mov	r3, r0
 8007620:	6039      	str	r1, [r7, #0]
 8007622:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007624:	79fb      	ldrb	r3, [r7, #7]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d105      	bne.n	8007636 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800762a:	683a      	ldr	r2, [r7, #0]
 800762c:	4907      	ldr	r1, [pc, #28]	@ (800764c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800762e:	4808      	ldr	r0, [pc, #32]	@ (8007650 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007630:	f7ff fd4c 	bl	80070cc <USBD_GetString>
 8007634:	e004      	b.n	8007640 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007636:	683a      	ldr	r2, [r7, #0]
 8007638:	4904      	ldr	r1, [pc, #16]	@ (800764c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800763a:	4805      	ldr	r0, [pc, #20]	@ (8007650 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800763c:	f7ff fd46 	bl	80070cc <USBD_GetString>
  }
  return USBD_StrDesc;
 8007640:	4b02      	ldr	r3, [pc, #8]	@ (800764c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007642:	4618      	mov	r0, r3
 8007644:	3708      	adds	r7, #8
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}
 800764a:	bf00      	nop
 800764c:	200015b8 	.word	0x200015b8
 8007650:	0800811c 	.word	0x0800811c

08007654 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
 800765a:	4603      	mov	r3, r0
 800765c:	6039      	str	r1, [r7, #0]
 800765e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	220c      	movs	r2, #12
 8007664:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8007666:	4b03      	ldr	r3, [pc, #12]	@ (8007674 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8007668:	4618      	mov	r0, r3
 800766a:	370c      	adds	r7, #12
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	200000f4 	.word	0x200000f4

08007678 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b084      	sub	sp, #16
 800767c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800767e:	4b0f      	ldr	r3, [pc, #60]	@ (80076bc <Get_SerialNum+0x44>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007684:	4b0e      	ldr	r3, [pc, #56]	@ (80076c0 <Get_SerialNum+0x48>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800768a:	4b0e      	ldr	r3, [pc, #56]	@ (80076c4 <Get_SerialNum+0x4c>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007690:	68fa      	ldr	r2, [r7, #12]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	4413      	add	r3, r2
 8007696:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d009      	beq.n	80076b2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800769e:	2208      	movs	r2, #8
 80076a0:	4909      	ldr	r1, [pc, #36]	@ (80076c8 <Get_SerialNum+0x50>)
 80076a2:	68f8      	ldr	r0, [r7, #12]
 80076a4:	f000 f814 	bl	80076d0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80076a8:	2204      	movs	r2, #4
 80076aa:	4908      	ldr	r1, [pc, #32]	@ (80076cc <Get_SerialNum+0x54>)
 80076ac:	68b8      	ldr	r0, [r7, #8]
 80076ae:	f000 f80f 	bl	80076d0 <IntToUnicode>
  }
}
 80076b2:	bf00      	nop
 80076b4:	3710      	adds	r7, #16
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}
 80076ba:	bf00      	nop
 80076bc:	1ff07a10 	.word	0x1ff07a10
 80076c0:	1ff07a14 	.word	0x1ff07a14
 80076c4:	1ff07a18 	.word	0x1ff07a18
 80076c8:	20000106 	.word	0x20000106
 80076cc:	20000116 	.word	0x20000116

080076d0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b087      	sub	sp, #28
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	60f8      	str	r0, [r7, #12]
 80076d8:	60b9      	str	r1, [r7, #8]
 80076da:	4613      	mov	r3, r2
 80076dc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80076de:	2300      	movs	r3, #0
 80076e0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80076e2:	2300      	movs	r3, #0
 80076e4:	75fb      	strb	r3, [r7, #23]
 80076e6:	e027      	b.n	8007738 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	0f1b      	lsrs	r3, r3, #28
 80076ec:	2b09      	cmp	r3, #9
 80076ee:	d80b      	bhi.n	8007708 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	0f1b      	lsrs	r3, r3, #28
 80076f4:	b2da      	uxtb	r2, r3
 80076f6:	7dfb      	ldrb	r3, [r7, #23]
 80076f8:	005b      	lsls	r3, r3, #1
 80076fa:	4619      	mov	r1, r3
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	440b      	add	r3, r1
 8007700:	3230      	adds	r2, #48	@ 0x30
 8007702:	b2d2      	uxtb	r2, r2
 8007704:	701a      	strb	r2, [r3, #0]
 8007706:	e00a      	b.n	800771e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	0f1b      	lsrs	r3, r3, #28
 800770c:	b2da      	uxtb	r2, r3
 800770e:	7dfb      	ldrb	r3, [r7, #23]
 8007710:	005b      	lsls	r3, r3, #1
 8007712:	4619      	mov	r1, r3
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	440b      	add	r3, r1
 8007718:	3237      	adds	r2, #55	@ 0x37
 800771a:	b2d2      	uxtb	r2, r2
 800771c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	011b      	lsls	r3, r3, #4
 8007722:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007724:	7dfb      	ldrb	r3, [r7, #23]
 8007726:	005b      	lsls	r3, r3, #1
 8007728:	3301      	adds	r3, #1
 800772a:	68ba      	ldr	r2, [r7, #8]
 800772c:	4413      	add	r3, r2
 800772e:	2200      	movs	r2, #0
 8007730:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007732:	7dfb      	ldrb	r3, [r7, #23]
 8007734:	3301      	adds	r3, #1
 8007736:	75fb      	strb	r3, [r7, #23]
 8007738:	7dfa      	ldrb	r2, [r7, #23]
 800773a:	79fb      	ldrb	r3, [r7, #7]
 800773c:	429a      	cmp	r2, r3
 800773e:	d3d3      	bcc.n	80076e8 <IntToUnicode+0x18>
  }
}
 8007740:	bf00      	nop
 8007742:	bf00      	nop
 8007744:	371c      	adds	r7, #28
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr
	...

08007750 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b0aa      	sub	sp, #168	@ 0xa8
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007758:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800775c:	2200      	movs	r2, #0
 800775e:	601a      	str	r2, [r3, #0]
 8007760:	605a      	str	r2, [r3, #4]
 8007762:	609a      	str	r2, [r3, #8]
 8007764:	60da      	str	r2, [r3, #12]
 8007766:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007768:	f107 0314 	add.w	r3, r7, #20
 800776c:	2280      	movs	r2, #128	@ 0x80
 800776e:	2100      	movs	r1, #0
 8007770:	4618      	mov	r0, r3
 8007772:	f000 fc1d 	bl	8007fb0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800777e:	d151      	bne.n	8007824 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8007780:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007784:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8007786:	2300      	movs	r3, #0
 8007788:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800778c:	f107 0314 	add.w	r3, r7, #20
 8007790:	4618      	mov	r0, r3
 8007792:	f7fb fdcb 	bl	800332c <HAL_RCCEx_PeriphCLKConfig>
 8007796:	4603      	mov	r3, r0
 8007798:	2b00      	cmp	r3, #0
 800779a:	d001      	beq.n	80077a0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800779c:	f7f9 f90c 	bl	80009b8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077a0:	4b22      	ldr	r3, [pc, #136]	@ (800782c <HAL_PCD_MspInit+0xdc>)
 80077a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077a4:	4a21      	ldr	r2, [pc, #132]	@ (800782c <HAL_PCD_MspInit+0xdc>)
 80077a6:	f043 0301 	orr.w	r3, r3, #1
 80077aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80077ac:	4b1f      	ldr	r3, [pc, #124]	@ (800782c <HAL_PCD_MspInit+0xdc>)
 80077ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077b0:	f003 0301 	and.w	r3, r3, #1
 80077b4:	613b      	str	r3, [r7, #16]
 80077b6:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80077b8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80077bc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077c0:	2302      	movs	r3, #2
 80077c2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077c6:	2300      	movs	r3, #0
 80077c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80077cc:	2303      	movs	r3, #3
 80077ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80077d2:	230a      	movs	r3, #10
 80077d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80077d8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80077dc:	4619      	mov	r1, r3
 80077de:	4814      	ldr	r0, [pc, #80]	@ (8007830 <HAL_PCD_MspInit+0xe0>)
 80077e0:	f7f9 fc4a 	bl	8001078 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80077e4:	4b11      	ldr	r3, [pc, #68]	@ (800782c <HAL_PCD_MspInit+0xdc>)
 80077e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077e8:	4a10      	ldr	r2, [pc, #64]	@ (800782c <HAL_PCD_MspInit+0xdc>)
 80077ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077ee:	6353      	str	r3, [r2, #52]	@ 0x34
 80077f0:	4b0e      	ldr	r3, [pc, #56]	@ (800782c <HAL_PCD_MspInit+0xdc>)
 80077f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077f8:	60fb      	str	r3, [r7, #12]
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	4b0b      	ldr	r3, [pc, #44]	@ (800782c <HAL_PCD_MspInit+0xdc>)
 80077fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007800:	4a0a      	ldr	r2, [pc, #40]	@ (800782c <HAL_PCD_MspInit+0xdc>)
 8007802:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007806:	6453      	str	r3, [r2, #68]	@ 0x44
 8007808:	4b08      	ldr	r3, [pc, #32]	@ (800782c <HAL_PCD_MspInit+0xdc>)
 800780a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800780c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007810:	60bb      	str	r3, [r7, #8]
 8007812:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007814:	2200      	movs	r2, #0
 8007816:	2100      	movs	r1, #0
 8007818:	2043      	movs	r0, #67	@ 0x43
 800781a:	f7f9 fbf6 	bl	800100a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800781e:	2043      	movs	r0, #67	@ 0x43
 8007820:	f7f9 fc0f 	bl	8001042 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007824:	bf00      	nop
 8007826:	37a8      	adds	r7, #168	@ 0xa8
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}
 800782c:	40023800 	.word	0x40023800
 8007830:	40020000 	.word	0x40020000

08007834 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b082      	sub	sp, #8
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007848:	4619      	mov	r1, r3
 800784a:	4610      	mov	r0, r2
 800784c:	f7fe fa9b 	bl	8005d86 <USBD_LL_SetupStage>
}
 8007850:	bf00      	nop
 8007852:	3708      	adds	r7, #8
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}

08007858 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b082      	sub	sp, #8
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
 8007860:	460b      	mov	r3, r1
 8007862:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800786a:	78fa      	ldrb	r2, [r7, #3]
 800786c:	6879      	ldr	r1, [r7, #4]
 800786e:	4613      	mov	r3, r2
 8007870:	00db      	lsls	r3, r3, #3
 8007872:	4413      	add	r3, r2
 8007874:	009b      	lsls	r3, r3, #2
 8007876:	440b      	add	r3, r1
 8007878:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	78fb      	ldrb	r3, [r7, #3]
 8007880:	4619      	mov	r1, r3
 8007882:	f7fe fad5 	bl	8005e30 <USBD_LL_DataOutStage>
}
 8007886:	bf00      	nop
 8007888:	3708      	adds	r7, #8
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}

0800788e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800788e:	b580      	push	{r7, lr}
 8007890:	b082      	sub	sp, #8
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
 8007896:	460b      	mov	r3, r1
 8007898:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 80078a0:	78fa      	ldrb	r2, [r7, #3]
 80078a2:	6879      	ldr	r1, [r7, #4]
 80078a4:	4613      	mov	r3, r2
 80078a6:	00db      	lsls	r3, r3, #3
 80078a8:	4413      	add	r3, r2
 80078aa:	009b      	lsls	r3, r3, #2
 80078ac:	440b      	add	r3, r1
 80078ae:	3320      	adds	r3, #32
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	78fb      	ldrb	r3, [r7, #3]
 80078b4:	4619      	mov	r1, r3
 80078b6:	f7fe fb77 	bl	8005fa8 <USBD_LL_DataInStage>
}
 80078ba:	bf00      	nop
 80078bc:	3708      	adds	r7, #8
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}

080078c2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80078c2:	b580      	push	{r7, lr}
 80078c4:	b082      	sub	sp, #8
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80078d0:	4618      	mov	r0, r3
 80078d2:	f7fe fcbb 	bl	800624c <USBD_LL_SOF>
}
 80078d6:	bf00      	nop
 80078d8:	3708      	adds	r7, #8
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}

080078de <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80078de:	b580      	push	{r7, lr}
 80078e0:	b084      	sub	sp, #16
 80078e2:	af00      	add	r7, sp, #0
 80078e4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80078e6:	2301      	movs	r3, #1
 80078e8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	79db      	ldrb	r3, [r3, #7]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d102      	bne.n	80078f8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80078f2:	2300      	movs	r3, #0
 80078f4:	73fb      	strb	r3, [r7, #15]
 80078f6:	e008      	b.n	800790a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	79db      	ldrb	r3, [r3, #7]
 80078fc:	2b02      	cmp	r3, #2
 80078fe:	d102      	bne.n	8007906 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8007900:	2301      	movs	r3, #1
 8007902:	73fb      	strb	r3, [r7, #15]
 8007904:	e001      	b.n	800790a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8007906:	f7f9 f857 	bl	80009b8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8007910:	7bfa      	ldrb	r2, [r7, #15]
 8007912:	4611      	mov	r1, r2
 8007914:	4618      	mov	r0, r3
 8007916:	f7fe fc55 	bl	80061c4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8007920:	4618      	mov	r0, r3
 8007922:	f7fe fbfc 	bl	800611e <USBD_LL_Reset>
}
 8007926:	bf00      	nop
 8007928:	3710      	adds	r7, #16
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}
	...

08007930 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b082      	sub	sp, #8
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800793e:	4618      	mov	r0, r3
 8007940:	f7fe fc50 	bl	80061e4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	687a      	ldr	r2, [r7, #4]
 8007950:	6812      	ldr	r2, [r2, #0]
 8007952:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007956:	f043 0301 	orr.w	r3, r3, #1
 800795a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	7adb      	ldrb	r3, [r3, #11]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d005      	beq.n	8007970 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007964:	4b04      	ldr	r3, [pc, #16]	@ (8007978 <HAL_PCD_SuspendCallback+0x48>)
 8007966:	691b      	ldr	r3, [r3, #16]
 8007968:	4a03      	ldr	r2, [pc, #12]	@ (8007978 <HAL_PCD_SuspendCallback+0x48>)
 800796a:	f043 0306 	orr.w	r3, r3, #6
 800796e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007970:	bf00      	nop
 8007972:	3708      	adds	r7, #8
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}
 8007978:	e000ed00 	.word	0xe000ed00

0800797c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b082      	sub	sp, #8
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800798a:	4618      	mov	r0, r3
 800798c:	f7fe fc46 	bl	800621c <USBD_LL_Resume>
}
 8007990:	bf00      	nop
 8007992:	3708      	adds	r7, #8
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}

08007998 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b082      	sub	sp, #8
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	460b      	mov	r3, r1
 80079a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80079aa:	78fa      	ldrb	r2, [r7, #3]
 80079ac:	4611      	mov	r1, r2
 80079ae:	4618      	mov	r0, r3
 80079b0:	f7fe fc9e 	bl	80062f0 <USBD_LL_IsoOUTIncomplete>
}
 80079b4:	bf00      	nop
 80079b6:	3708      	adds	r7, #8
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b082      	sub	sp, #8
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	460b      	mov	r3, r1
 80079c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80079ce:	78fa      	ldrb	r2, [r7, #3]
 80079d0:	4611      	mov	r1, r2
 80079d2:	4618      	mov	r0, r3
 80079d4:	f7fe fc5a 	bl	800628c <USBD_LL_IsoINIncomplete>
}
 80079d8:	bf00      	nop
 80079da:	3708      	adds	r7, #8
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}

080079e0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b082      	sub	sp, #8
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80079ee:	4618      	mov	r0, r3
 80079f0:	f7fe fcb0 	bl	8006354 <USBD_LL_DevConnected>
}
 80079f4:	bf00      	nop
 80079f6:	3708      	adds	r7, #8
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}

080079fc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b082      	sub	sp, #8
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f7fe fcad 	bl	800636a <USBD_LL_DevDisconnected>
}
 8007a10:	bf00      	nop
 8007a12:	3708      	adds	r7, #8
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b082      	sub	sp, #8
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	781b      	ldrb	r3, [r3, #0]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d13f      	bne.n	8007aa8 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007a28:	4a22      	ldr	r2, [pc, #136]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	4a20      	ldr	r2, [pc, #128]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a34:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007a38:	4b1e      	ldr	r3, [pc, #120]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a3a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007a3e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8007a40:	4b1c      	ldr	r3, [pc, #112]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a42:	2206      	movs	r2, #6
 8007a44:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007a46:	4b1b      	ldr	r3, [pc, #108]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a48:	2202      	movs	r2, #2
 8007a4a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007a4c:	4b19      	ldr	r3, [pc, #100]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a4e:	2200      	movs	r2, #0
 8007a50:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007a52:	4b18      	ldr	r3, [pc, #96]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a54:	2202      	movs	r2, #2
 8007a56:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007a58:	4b16      	ldr	r3, [pc, #88]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007a5e:	4b15      	ldr	r3, [pc, #84]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a60:	2200      	movs	r2, #0
 8007a62:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007a64:	4b13      	ldr	r3, [pc, #76]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a66:	2200      	movs	r2, #0
 8007a68:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8007a6a:	4b12      	ldr	r3, [pc, #72]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007a70:	4b10      	ldr	r3, [pc, #64]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a72:	2200      	movs	r2, #0
 8007a74:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007a76:	4b0f      	ldr	r3, [pc, #60]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a78:	2200      	movs	r2, #0
 8007a7a:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007a7c:	480d      	ldr	r0, [pc, #52]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a7e:	f7f9 fcc9 	bl	8001414 <HAL_PCD_Init>
 8007a82:	4603      	mov	r3, r0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d001      	beq.n	8007a8c <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 8007a88:	f7f8 ff96 	bl	80009b8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007a8c:	2180      	movs	r1, #128	@ 0x80
 8007a8e:	4809      	ldr	r0, [pc, #36]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a90:	f7fa ff17 	bl	80028c2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007a94:	2240      	movs	r2, #64	@ 0x40
 8007a96:	2100      	movs	r1, #0
 8007a98:	4806      	ldr	r0, [pc, #24]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007a9a:	f7fa fecb 	bl	8002834 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007a9e:	2280      	movs	r2, #128	@ 0x80
 8007aa0:	2101      	movs	r1, #1
 8007aa2:	4804      	ldr	r0, [pc, #16]	@ (8007ab4 <USBD_LL_Init+0x9c>)
 8007aa4:	f7fa fec6 	bl	8002834 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007aa8:	2300      	movs	r3, #0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3708      	adds	r7, #8
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}
 8007ab2:	bf00      	nop
 8007ab4:	200017b8 	.word	0x200017b8

08007ab8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b084      	sub	sp, #16
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f7f9 fdb6 	bl	8001640 <HAL_PCD_Start>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ad8:	7bfb      	ldrb	r3, [r7, #15]
 8007ada:	4618      	mov	r0, r3
 8007adc:	f000 f97e 	bl	8007ddc <USBD_Get_USB_Status>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007ae4:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3710      	adds	r7, #16
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}

08007aee <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b084      	sub	sp, #16
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
 8007af6:	4608      	mov	r0, r1
 8007af8:	4611      	mov	r1, r2
 8007afa:	461a      	mov	r2, r3
 8007afc:	4603      	mov	r3, r0
 8007afe:	70fb      	strb	r3, [r7, #3]
 8007b00:	460b      	mov	r3, r1
 8007b02:	70bb      	strb	r3, [r7, #2]
 8007b04:	4613      	mov	r3, r2
 8007b06:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007b16:	78bb      	ldrb	r3, [r7, #2]
 8007b18:	883a      	ldrh	r2, [r7, #0]
 8007b1a:	78f9      	ldrb	r1, [r7, #3]
 8007b1c:	f7fa faa4 	bl	8002068 <HAL_PCD_EP_Open>
 8007b20:	4603      	mov	r3, r0
 8007b22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b24:	7bfb      	ldrb	r3, [r7, #15]
 8007b26:	4618      	mov	r0, r3
 8007b28:	f000 f958 	bl	8007ddc <USBD_Get_USB_Status>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b30:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3710      	adds	r7, #16
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}

08007b3a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007b3a:	b580      	push	{r7, lr}
 8007b3c:	b084      	sub	sp, #16
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	6078      	str	r0, [r7, #4]
 8007b42:	460b      	mov	r3, r1
 8007b44:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b46:	2300      	movs	r3, #0
 8007b48:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007b54:	78fa      	ldrb	r2, [r7, #3]
 8007b56:	4611      	mov	r1, r2
 8007b58:	4618      	mov	r0, r3
 8007b5a:	f7fa faef 	bl	800213c <HAL_PCD_EP_Close>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b62:	7bfb      	ldrb	r3, [r7, #15]
 8007b64:	4618      	mov	r0, r3
 8007b66:	f000 f939 	bl	8007ddc <USBD_Get_USB_Status>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b6e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3710      	adds	r7, #16
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}

08007b78 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b084      	sub	sp, #16
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	460b      	mov	r3, r1
 8007b82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b84:	2300      	movs	r3, #0
 8007b86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007b92:	78fa      	ldrb	r2, [r7, #3]
 8007b94:	4611      	mov	r1, r2
 8007b96:	4618      	mov	r0, r3
 8007b98:	f7fa fba7 	bl	80022ea <HAL_PCD_EP_SetStall>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ba0:	7bfb      	ldrb	r3, [r7, #15]
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f000 f91a 	bl	8007ddc <USBD_Get_USB_Status>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007bac:	7bbb      	ldrb	r3, [r7, #14]
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3710      	adds	r7, #16
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}

08007bb6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b084      	sub	sp, #16
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007bd0:	78fa      	ldrb	r2, [r7, #3]
 8007bd2:	4611      	mov	r1, r2
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f7fa fbeb 	bl	80023b0 <HAL_PCD_EP_ClrStall>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007bde:	7bfb      	ldrb	r3, [r7, #15]
 8007be0:	4618      	mov	r0, r3
 8007be2:	f000 f8fb 	bl	8007ddc <USBD_Get_USB_Status>
 8007be6:	4603      	mov	r3, r0
 8007be8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007bea:	7bbb      	ldrb	r3, [r7, #14]
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3710      	adds	r7, #16
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007c06:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007c08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	da0b      	bge.n	8007c28 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007c10:	78fb      	ldrb	r3, [r7, #3]
 8007c12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007c16:	68f9      	ldr	r1, [r7, #12]
 8007c18:	4613      	mov	r3, r2
 8007c1a:	00db      	lsls	r3, r3, #3
 8007c1c:	4413      	add	r3, r2
 8007c1e:	009b      	lsls	r3, r3, #2
 8007c20:	440b      	add	r3, r1
 8007c22:	3316      	adds	r3, #22
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	e00b      	b.n	8007c40 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007c28:	78fb      	ldrb	r3, [r7, #3]
 8007c2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007c2e:	68f9      	ldr	r1, [r7, #12]
 8007c30:	4613      	mov	r3, r2
 8007c32:	00db      	lsls	r3, r3, #3
 8007c34:	4413      	add	r3, r2
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	440b      	add	r3, r1
 8007c3a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8007c3e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3714      	adds	r7, #20
 8007c44:	46bd      	mov	sp, r7
 8007c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4a:	4770      	bx	lr

08007c4c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	460b      	mov	r3, r1
 8007c56:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007c66:	78fa      	ldrb	r2, [r7, #3]
 8007c68:	4611      	mov	r1, r2
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f7fa f9d8 	bl	8002020 <HAL_PCD_SetAddress>
 8007c70:	4603      	mov	r3, r0
 8007c72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c74:	7bfb      	ldrb	r3, [r7, #15]
 8007c76:	4618      	mov	r0, r3
 8007c78:	f000 f8b0 	bl	8007ddc <USBD_Get_USB_Status>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007c80:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3710      	adds	r7, #16
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}

08007c8a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b086      	sub	sp, #24
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	60f8      	str	r0, [r7, #12]
 8007c92:	607a      	str	r2, [r7, #4]
 8007c94:	603b      	str	r3, [r7, #0]
 8007c96:	460b      	mov	r3, r1
 8007c98:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007ca8:	7af9      	ldrb	r1, [r7, #11]
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	687a      	ldr	r2, [r7, #4]
 8007cae:	f7fa fae2 	bl	8002276 <HAL_PCD_EP_Transmit>
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007cb6:	7dfb      	ldrb	r3, [r7, #23]
 8007cb8:	4618      	mov	r0, r3
 8007cba:	f000 f88f 	bl	8007ddc <USBD_Get_USB_Status>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007cc2:	7dbb      	ldrb	r3, [r7, #22]
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3718      	adds	r7, #24
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b086      	sub	sp, #24
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	607a      	str	r2, [r7, #4]
 8007cd6:	603b      	str	r3, [r7, #0]
 8007cd8:	460b      	mov	r3, r1
 8007cda:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007cea:	7af9      	ldrb	r1, [r7, #11]
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	687a      	ldr	r2, [r7, #4]
 8007cf0:	f7fa fa6e 	bl	80021d0 <HAL_PCD_EP_Receive>
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007cf8:	7dfb      	ldrb	r3, [r7, #23]
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f000 f86e 	bl	8007ddc <USBD_Get_USB_Status>
 8007d00:	4603      	mov	r3, r0
 8007d02:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007d04:	7dbb      	ldrb	r3, [r7, #22]
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3718      	adds	r7, #24
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}

08007d0e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d0e:	b580      	push	{r7, lr}
 8007d10:	b082      	sub	sp, #8
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
 8007d16:	460b      	mov	r3, r1
 8007d18:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007d20:	78fa      	ldrb	r2, [r7, #3]
 8007d22:	4611      	mov	r1, r2
 8007d24:	4618      	mov	r0, r3
 8007d26:	f7fa fa8e 	bl	8002246 <HAL_PCD_EP_GetRxCount>
 8007d2a:	4603      	mov	r3, r0
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3708      	adds	r7, #8
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b082      	sub	sp, #8
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8007d40:	78fb      	ldrb	r3, [r7, #3]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d002      	beq.n	8007d4c <HAL_PCDEx_LPM_Callback+0x18>
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d01f      	beq.n	8007d8a <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8007d4a:	e03b      	b.n	8007dc4 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	7adb      	ldrb	r3, [r3, #11]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d007      	beq.n	8007d64 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8007d54:	f000 f83c 	bl	8007dd0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007d58:	4b1c      	ldr	r3, [pc, #112]	@ (8007dcc <HAL_PCDEx_LPM_Callback+0x98>)
 8007d5a:	691b      	ldr	r3, [r3, #16]
 8007d5c:	4a1b      	ldr	r2, [pc, #108]	@ (8007dcc <HAL_PCDEx_LPM_Callback+0x98>)
 8007d5e:	f023 0306 	bic.w	r3, r3, #6
 8007d62:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	687a      	ldr	r2, [r7, #4]
 8007d70:	6812      	ldr	r2, [r2, #0]
 8007d72:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007d76:	f023 0301 	bic.w	r3, r3, #1
 8007d7a:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8007d82:	4618      	mov	r0, r3
 8007d84:	f7fe fa4a 	bl	800621c <USBD_LL_Resume>
    break;
 8007d88:	e01c      	b.n	8007dc4 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	687a      	ldr	r2, [r7, #4]
 8007d96:	6812      	ldr	r2, [r2, #0]
 8007d98:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007d9c:	f043 0301 	orr.w	r3, r3, #1
 8007da0:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8007da8:	4618      	mov	r0, r3
 8007daa:	f7fe fa1b 	bl	80061e4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	7adb      	ldrb	r3, [r3, #11]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d005      	beq.n	8007dc2 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007db6:	4b05      	ldr	r3, [pc, #20]	@ (8007dcc <HAL_PCDEx_LPM_Callback+0x98>)
 8007db8:	691b      	ldr	r3, [r3, #16]
 8007dba:	4a04      	ldr	r2, [pc, #16]	@ (8007dcc <HAL_PCDEx_LPM_Callback+0x98>)
 8007dbc:	f043 0306 	orr.w	r3, r3, #6
 8007dc0:	6113      	str	r3, [r2, #16]
    break;
 8007dc2:	bf00      	nop
}
 8007dc4:	bf00      	nop
 8007dc6:	3708      	adds	r7, #8
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}
 8007dcc:	e000ed00 	.word	0xe000ed00

08007dd0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8007dd4:	f7f8 fbe2 	bl	800059c <SystemClock_Config>
}
 8007dd8:	bf00      	nop
 8007dda:	bd80      	pop	{r7, pc}

08007ddc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b085      	sub	sp, #20
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	4603      	mov	r3, r0
 8007de4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007de6:	2300      	movs	r3, #0
 8007de8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007dea:	79fb      	ldrb	r3, [r7, #7]
 8007dec:	2b03      	cmp	r3, #3
 8007dee:	d817      	bhi.n	8007e20 <USBD_Get_USB_Status+0x44>
 8007df0:	a201      	add	r2, pc, #4	@ (adr r2, 8007df8 <USBD_Get_USB_Status+0x1c>)
 8007df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007df6:	bf00      	nop
 8007df8:	08007e09 	.word	0x08007e09
 8007dfc:	08007e0f 	.word	0x08007e0f
 8007e00:	08007e15 	.word	0x08007e15
 8007e04:	08007e1b 	.word	0x08007e1b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	73fb      	strb	r3, [r7, #15]
    break;
 8007e0c:	e00b      	b.n	8007e26 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007e0e:	2303      	movs	r3, #3
 8007e10:	73fb      	strb	r3, [r7, #15]
    break;
 8007e12:	e008      	b.n	8007e26 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007e14:	2301      	movs	r3, #1
 8007e16:	73fb      	strb	r3, [r7, #15]
    break;
 8007e18:	e005      	b.n	8007e26 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007e1a:	2303      	movs	r3, #3
 8007e1c:	73fb      	strb	r3, [r7, #15]
    break;
 8007e1e:	e002      	b.n	8007e26 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007e20:	2303      	movs	r3, #3
 8007e22:	73fb      	strb	r3, [r7, #15]
    break;
 8007e24:	bf00      	nop
  }
  return usb_status;
 8007e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3714      	adds	r7, #20
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr

08007e34 <malloc>:
 8007e34:	4b02      	ldr	r3, [pc, #8]	@ (8007e40 <malloc+0xc>)
 8007e36:	4601      	mov	r1, r0
 8007e38:	6818      	ldr	r0, [r3, #0]
 8007e3a:	f000 b82d 	b.w	8007e98 <_malloc_r>
 8007e3e:	bf00      	nop
 8007e40:	20000120 	.word	0x20000120

08007e44 <free>:
 8007e44:	4b02      	ldr	r3, [pc, #8]	@ (8007e50 <free+0xc>)
 8007e46:	4601      	mov	r1, r0
 8007e48:	6818      	ldr	r0, [r3, #0]
 8007e4a:	f000 b8f5 	b.w	8008038 <_free_r>
 8007e4e:	bf00      	nop
 8007e50:	20000120 	.word	0x20000120

08007e54 <sbrk_aligned>:
 8007e54:	b570      	push	{r4, r5, r6, lr}
 8007e56:	4e0f      	ldr	r6, [pc, #60]	@ (8007e94 <sbrk_aligned+0x40>)
 8007e58:	460c      	mov	r4, r1
 8007e5a:	6831      	ldr	r1, [r6, #0]
 8007e5c:	4605      	mov	r5, r0
 8007e5e:	b911      	cbnz	r1, 8007e66 <sbrk_aligned+0x12>
 8007e60:	f000 f8ae 	bl	8007fc0 <_sbrk_r>
 8007e64:	6030      	str	r0, [r6, #0]
 8007e66:	4621      	mov	r1, r4
 8007e68:	4628      	mov	r0, r5
 8007e6a:	f000 f8a9 	bl	8007fc0 <_sbrk_r>
 8007e6e:	1c43      	adds	r3, r0, #1
 8007e70:	d103      	bne.n	8007e7a <sbrk_aligned+0x26>
 8007e72:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007e76:	4620      	mov	r0, r4
 8007e78:	bd70      	pop	{r4, r5, r6, pc}
 8007e7a:	1cc4      	adds	r4, r0, #3
 8007e7c:	f024 0403 	bic.w	r4, r4, #3
 8007e80:	42a0      	cmp	r0, r4
 8007e82:	d0f8      	beq.n	8007e76 <sbrk_aligned+0x22>
 8007e84:	1a21      	subs	r1, r4, r0
 8007e86:	4628      	mov	r0, r5
 8007e88:	f000 f89a 	bl	8007fc0 <_sbrk_r>
 8007e8c:	3001      	adds	r0, #1
 8007e8e:	d1f2      	bne.n	8007e76 <sbrk_aligned+0x22>
 8007e90:	e7ef      	b.n	8007e72 <sbrk_aligned+0x1e>
 8007e92:	bf00      	nop
 8007e94:	20001c98 	.word	0x20001c98

08007e98 <_malloc_r>:
 8007e98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e9c:	1ccd      	adds	r5, r1, #3
 8007e9e:	f025 0503 	bic.w	r5, r5, #3
 8007ea2:	3508      	adds	r5, #8
 8007ea4:	2d0c      	cmp	r5, #12
 8007ea6:	bf38      	it	cc
 8007ea8:	250c      	movcc	r5, #12
 8007eaa:	2d00      	cmp	r5, #0
 8007eac:	4606      	mov	r6, r0
 8007eae:	db01      	blt.n	8007eb4 <_malloc_r+0x1c>
 8007eb0:	42a9      	cmp	r1, r5
 8007eb2:	d904      	bls.n	8007ebe <_malloc_r+0x26>
 8007eb4:	230c      	movs	r3, #12
 8007eb6:	6033      	str	r3, [r6, #0]
 8007eb8:	2000      	movs	r0, #0
 8007eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ebe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f94 <_malloc_r+0xfc>
 8007ec2:	f000 f869 	bl	8007f98 <__malloc_lock>
 8007ec6:	f8d8 3000 	ldr.w	r3, [r8]
 8007eca:	461c      	mov	r4, r3
 8007ecc:	bb44      	cbnz	r4, 8007f20 <_malloc_r+0x88>
 8007ece:	4629      	mov	r1, r5
 8007ed0:	4630      	mov	r0, r6
 8007ed2:	f7ff ffbf 	bl	8007e54 <sbrk_aligned>
 8007ed6:	1c43      	adds	r3, r0, #1
 8007ed8:	4604      	mov	r4, r0
 8007eda:	d158      	bne.n	8007f8e <_malloc_r+0xf6>
 8007edc:	f8d8 4000 	ldr.w	r4, [r8]
 8007ee0:	4627      	mov	r7, r4
 8007ee2:	2f00      	cmp	r7, #0
 8007ee4:	d143      	bne.n	8007f6e <_malloc_r+0xd6>
 8007ee6:	2c00      	cmp	r4, #0
 8007ee8:	d04b      	beq.n	8007f82 <_malloc_r+0xea>
 8007eea:	6823      	ldr	r3, [r4, #0]
 8007eec:	4639      	mov	r1, r7
 8007eee:	4630      	mov	r0, r6
 8007ef0:	eb04 0903 	add.w	r9, r4, r3
 8007ef4:	f000 f864 	bl	8007fc0 <_sbrk_r>
 8007ef8:	4581      	cmp	r9, r0
 8007efa:	d142      	bne.n	8007f82 <_malloc_r+0xea>
 8007efc:	6821      	ldr	r1, [r4, #0]
 8007efe:	1a6d      	subs	r5, r5, r1
 8007f00:	4629      	mov	r1, r5
 8007f02:	4630      	mov	r0, r6
 8007f04:	f7ff ffa6 	bl	8007e54 <sbrk_aligned>
 8007f08:	3001      	adds	r0, #1
 8007f0a:	d03a      	beq.n	8007f82 <_malloc_r+0xea>
 8007f0c:	6823      	ldr	r3, [r4, #0]
 8007f0e:	442b      	add	r3, r5
 8007f10:	6023      	str	r3, [r4, #0]
 8007f12:	f8d8 3000 	ldr.w	r3, [r8]
 8007f16:	685a      	ldr	r2, [r3, #4]
 8007f18:	bb62      	cbnz	r2, 8007f74 <_malloc_r+0xdc>
 8007f1a:	f8c8 7000 	str.w	r7, [r8]
 8007f1e:	e00f      	b.n	8007f40 <_malloc_r+0xa8>
 8007f20:	6822      	ldr	r2, [r4, #0]
 8007f22:	1b52      	subs	r2, r2, r5
 8007f24:	d420      	bmi.n	8007f68 <_malloc_r+0xd0>
 8007f26:	2a0b      	cmp	r2, #11
 8007f28:	d917      	bls.n	8007f5a <_malloc_r+0xc2>
 8007f2a:	1961      	adds	r1, r4, r5
 8007f2c:	42a3      	cmp	r3, r4
 8007f2e:	6025      	str	r5, [r4, #0]
 8007f30:	bf18      	it	ne
 8007f32:	6059      	strne	r1, [r3, #4]
 8007f34:	6863      	ldr	r3, [r4, #4]
 8007f36:	bf08      	it	eq
 8007f38:	f8c8 1000 	streq.w	r1, [r8]
 8007f3c:	5162      	str	r2, [r4, r5]
 8007f3e:	604b      	str	r3, [r1, #4]
 8007f40:	4630      	mov	r0, r6
 8007f42:	f000 f82f 	bl	8007fa4 <__malloc_unlock>
 8007f46:	f104 000b 	add.w	r0, r4, #11
 8007f4a:	1d23      	adds	r3, r4, #4
 8007f4c:	f020 0007 	bic.w	r0, r0, #7
 8007f50:	1ac2      	subs	r2, r0, r3
 8007f52:	bf1c      	itt	ne
 8007f54:	1a1b      	subne	r3, r3, r0
 8007f56:	50a3      	strne	r3, [r4, r2]
 8007f58:	e7af      	b.n	8007eba <_malloc_r+0x22>
 8007f5a:	6862      	ldr	r2, [r4, #4]
 8007f5c:	42a3      	cmp	r3, r4
 8007f5e:	bf0c      	ite	eq
 8007f60:	f8c8 2000 	streq.w	r2, [r8]
 8007f64:	605a      	strne	r2, [r3, #4]
 8007f66:	e7eb      	b.n	8007f40 <_malloc_r+0xa8>
 8007f68:	4623      	mov	r3, r4
 8007f6a:	6864      	ldr	r4, [r4, #4]
 8007f6c:	e7ae      	b.n	8007ecc <_malloc_r+0x34>
 8007f6e:	463c      	mov	r4, r7
 8007f70:	687f      	ldr	r7, [r7, #4]
 8007f72:	e7b6      	b.n	8007ee2 <_malloc_r+0x4a>
 8007f74:	461a      	mov	r2, r3
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	42a3      	cmp	r3, r4
 8007f7a:	d1fb      	bne.n	8007f74 <_malloc_r+0xdc>
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	6053      	str	r3, [r2, #4]
 8007f80:	e7de      	b.n	8007f40 <_malloc_r+0xa8>
 8007f82:	230c      	movs	r3, #12
 8007f84:	6033      	str	r3, [r6, #0]
 8007f86:	4630      	mov	r0, r6
 8007f88:	f000 f80c 	bl	8007fa4 <__malloc_unlock>
 8007f8c:	e794      	b.n	8007eb8 <_malloc_r+0x20>
 8007f8e:	6005      	str	r5, [r0, #0]
 8007f90:	e7d6      	b.n	8007f40 <_malloc_r+0xa8>
 8007f92:	bf00      	nop
 8007f94:	20001c9c 	.word	0x20001c9c

08007f98 <__malloc_lock>:
 8007f98:	4801      	ldr	r0, [pc, #4]	@ (8007fa0 <__malloc_lock+0x8>)
 8007f9a:	f000 b84b 	b.w	8008034 <__retarget_lock_acquire_recursive>
 8007f9e:	bf00      	nop
 8007fa0:	20001dd8 	.word	0x20001dd8

08007fa4 <__malloc_unlock>:
 8007fa4:	4801      	ldr	r0, [pc, #4]	@ (8007fac <__malloc_unlock+0x8>)
 8007fa6:	f000 b846 	b.w	8008036 <__retarget_lock_release_recursive>
 8007faa:	bf00      	nop
 8007fac:	20001dd8 	.word	0x20001dd8

08007fb0 <memset>:
 8007fb0:	4402      	add	r2, r0
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d100      	bne.n	8007fba <memset+0xa>
 8007fb8:	4770      	bx	lr
 8007fba:	f803 1b01 	strb.w	r1, [r3], #1
 8007fbe:	e7f9      	b.n	8007fb4 <memset+0x4>

08007fc0 <_sbrk_r>:
 8007fc0:	b538      	push	{r3, r4, r5, lr}
 8007fc2:	4d06      	ldr	r5, [pc, #24]	@ (8007fdc <_sbrk_r+0x1c>)
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	4604      	mov	r4, r0
 8007fc8:	4608      	mov	r0, r1
 8007fca:	602b      	str	r3, [r5, #0]
 8007fcc:	f7f8 fe50 	bl	8000c70 <_sbrk>
 8007fd0:	1c43      	adds	r3, r0, #1
 8007fd2:	d102      	bne.n	8007fda <_sbrk_r+0x1a>
 8007fd4:	682b      	ldr	r3, [r5, #0]
 8007fd6:	b103      	cbz	r3, 8007fda <_sbrk_r+0x1a>
 8007fd8:	6023      	str	r3, [r4, #0]
 8007fda:	bd38      	pop	{r3, r4, r5, pc}
 8007fdc:	20001ddc 	.word	0x20001ddc

08007fe0 <__errno>:
 8007fe0:	4b01      	ldr	r3, [pc, #4]	@ (8007fe8 <__errno+0x8>)
 8007fe2:	6818      	ldr	r0, [r3, #0]
 8007fe4:	4770      	bx	lr
 8007fe6:	bf00      	nop
 8007fe8:	20000120 	.word	0x20000120

08007fec <__libc_init_array>:
 8007fec:	b570      	push	{r4, r5, r6, lr}
 8007fee:	4d0d      	ldr	r5, [pc, #52]	@ (8008024 <__libc_init_array+0x38>)
 8007ff0:	4c0d      	ldr	r4, [pc, #52]	@ (8008028 <__libc_init_array+0x3c>)
 8007ff2:	1b64      	subs	r4, r4, r5
 8007ff4:	10a4      	asrs	r4, r4, #2
 8007ff6:	2600      	movs	r6, #0
 8007ff8:	42a6      	cmp	r6, r4
 8007ffa:	d109      	bne.n	8008010 <__libc_init_array+0x24>
 8007ffc:	4d0b      	ldr	r5, [pc, #44]	@ (800802c <__libc_init_array+0x40>)
 8007ffe:	4c0c      	ldr	r4, [pc, #48]	@ (8008030 <__libc_init_array+0x44>)
 8008000:	f000 f864 	bl	80080cc <_init>
 8008004:	1b64      	subs	r4, r4, r5
 8008006:	10a4      	asrs	r4, r4, #2
 8008008:	2600      	movs	r6, #0
 800800a:	42a6      	cmp	r6, r4
 800800c:	d105      	bne.n	800801a <__libc_init_array+0x2e>
 800800e:	bd70      	pop	{r4, r5, r6, pc}
 8008010:	f855 3b04 	ldr.w	r3, [r5], #4
 8008014:	4798      	blx	r3
 8008016:	3601      	adds	r6, #1
 8008018:	e7ee      	b.n	8007ff8 <__libc_init_array+0xc>
 800801a:	f855 3b04 	ldr.w	r3, [r5], #4
 800801e:	4798      	blx	r3
 8008020:	3601      	adds	r6, #1
 8008022:	e7f2      	b.n	800800a <__libc_init_array+0x1e>
 8008024:	08008144 	.word	0x08008144
 8008028:	08008144 	.word	0x08008144
 800802c:	08008144 	.word	0x08008144
 8008030:	08008148 	.word	0x08008148

08008034 <__retarget_lock_acquire_recursive>:
 8008034:	4770      	bx	lr

08008036 <__retarget_lock_release_recursive>:
 8008036:	4770      	bx	lr

08008038 <_free_r>:
 8008038:	b538      	push	{r3, r4, r5, lr}
 800803a:	4605      	mov	r5, r0
 800803c:	2900      	cmp	r1, #0
 800803e:	d041      	beq.n	80080c4 <_free_r+0x8c>
 8008040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008044:	1f0c      	subs	r4, r1, #4
 8008046:	2b00      	cmp	r3, #0
 8008048:	bfb8      	it	lt
 800804a:	18e4      	addlt	r4, r4, r3
 800804c:	f7ff ffa4 	bl	8007f98 <__malloc_lock>
 8008050:	4a1d      	ldr	r2, [pc, #116]	@ (80080c8 <_free_r+0x90>)
 8008052:	6813      	ldr	r3, [r2, #0]
 8008054:	b933      	cbnz	r3, 8008064 <_free_r+0x2c>
 8008056:	6063      	str	r3, [r4, #4]
 8008058:	6014      	str	r4, [r2, #0]
 800805a:	4628      	mov	r0, r5
 800805c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008060:	f7ff bfa0 	b.w	8007fa4 <__malloc_unlock>
 8008064:	42a3      	cmp	r3, r4
 8008066:	d908      	bls.n	800807a <_free_r+0x42>
 8008068:	6820      	ldr	r0, [r4, #0]
 800806a:	1821      	adds	r1, r4, r0
 800806c:	428b      	cmp	r3, r1
 800806e:	bf01      	itttt	eq
 8008070:	6819      	ldreq	r1, [r3, #0]
 8008072:	685b      	ldreq	r3, [r3, #4]
 8008074:	1809      	addeq	r1, r1, r0
 8008076:	6021      	streq	r1, [r4, #0]
 8008078:	e7ed      	b.n	8008056 <_free_r+0x1e>
 800807a:	461a      	mov	r2, r3
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	b10b      	cbz	r3, 8008084 <_free_r+0x4c>
 8008080:	42a3      	cmp	r3, r4
 8008082:	d9fa      	bls.n	800807a <_free_r+0x42>
 8008084:	6811      	ldr	r1, [r2, #0]
 8008086:	1850      	adds	r0, r2, r1
 8008088:	42a0      	cmp	r0, r4
 800808a:	d10b      	bne.n	80080a4 <_free_r+0x6c>
 800808c:	6820      	ldr	r0, [r4, #0]
 800808e:	4401      	add	r1, r0
 8008090:	1850      	adds	r0, r2, r1
 8008092:	4283      	cmp	r3, r0
 8008094:	6011      	str	r1, [r2, #0]
 8008096:	d1e0      	bne.n	800805a <_free_r+0x22>
 8008098:	6818      	ldr	r0, [r3, #0]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	6053      	str	r3, [r2, #4]
 800809e:	4408      	add	r0, r1
 80080a0:	6010      	str	r0, [r2, #0]
 80080a2:	e7da      	b.n	800805a <_free_r+0x22>
 80080a4:	d902      	bls.n	80080ac <_free_r+0x74>
 80080a6:	230c      	movs	r3, #12
 80080a8:	602b      	str	r3, [r5, #0]
 80080aa:	e7d6      	b.n	800805a <_free_r+0x22>
 80080ac:	6820      	ldr	r0, [r4, #0]
 80080ae:	1821      	adds	r1, r4, r0
 80080b0:	428b      	cmp	r3, r1
 80080b2:	bf04      	itt	eq
 80080b4:	6819      	ldreq	r1, [r3, #0]
 80080b6:	685b      	ldreq	r3, [r3, #4]
 80080b8:	6063      	str	r3, [r4, #4]
 80080ba:	bf04      	itt	eq
 80080bc:	1809      	addeq	r1, r1, r0
 80080be:	6021      	streq	r1, [r4, #0]
 80080c0:	6054      	str	r4, [r2, #4]
 80080c2:	e7ca      	b.n	800805a <_free_r+0x22>
 80080c4:	bd38      	pop	{r3, r4, r5, pc}
 80080c6:	bf00      	nop
 80080c8:	20001c9c 	.word	0x20001c9c

080080cc <_init>:
 80080cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ce:	bf00      	nop
 80080d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080d2:	bc08      	pop	{r3}
 80080d4:	469e      	mov	lr, r3
 80080d6:	4770      	bx	lr

080080d8 <_fini>:
 80080d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080da:	bf00      	nop
 80080dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080de:	bc08      	pop	{r3}
 80080e0:	469e      	mov	lr, r3
 80080e2:	4770      	bx	lr
