
DeviceProcessor03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eef4  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  0800f130  0800f130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800f278  0800f278  00010278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800f27c  0800f27c  0001027c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000250  20000000  0800f280  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00016aa4  20000250  0800f4d0  00011250  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20016cf4  0800f4d0  00011cf4  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00011250  2**0
                  CONTENTS, READONLY
  9 .debug_info   00024710  00000000  00000000  00011286  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00005183  00000000  00000000  00035996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001e10  00000000  00000000  0003ab20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001707  00000000  00000000  0003c930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00037dea  00000000  00000000  0003e037  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0002a156  00000000  00000000  00075e21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014c049  00000000  00000000  0009ff77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001ebfc0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000084f4  00000000  00000000  001ec004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000075  00000000  00000000  001f44f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000250 	.word	0x20000250
 8000254:	00000000 	.word	0x00000000
 8000258:	0800f114 	.word	0x0800f114

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000254 	.word	0x20000254
 8000274:	0800f114 	.word	0x0800f114

08000278 <__aeabi_drsub>:
 8000278:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800027c:	e002      	b.n	8000284 <__adddf3>
 800027e:	bf00      	nop

08000280 <__aeabi_dsub>:
 8000280:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000284 <__adddf3>:
 8000284:	b530      	push	{r4, r5, lr}
 8000286:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800028a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800028e:	ea94 0f05 	teq	r4, r5
 8000292:	bf08      	it	eq
 8000294:	ea90 0f02 	teqeq	r0, r2
 8000298:	bf1f      	itttt	ne
 800029a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800029e:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002aa:	f000 80e2 	beq.w	8000472 <__adddf3+0x1ee>
 80002ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002b6:	bfb8      	it	lt
 80002b8:	426d      	neglt	r5, r5
 80002ba:	dd0c      	ble.n	80002d6 <__adddf3+0x52>
 80002bc:	442c      	add	r4, r5
 80002be:	ea80 0202 	eor.w	r2, r0, r2
 80002c2:	ea81 0303 	eor.w	r3, r1, r3
 80002c6:	ea82 0000 	eor.w	r0, r2, r0
 80002ca:	ea83 0101 	eor.w	r1, r3, r1
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	2d36      	cmp	r5, #54	@ 0x36
 80002d8:	bf88      	it	hi
 80002da:	bd30      	pophi	{r4, r5, pc}
 80002dc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002e4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ec:	d002      	beq.n	80002f4 <__adddf3+0x70>
 80002ee:	4240      	negs	r0, r0
 80002f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000300:	d002      	beq.n	8000308 <__adddf3+0x84>
 8000302:	4252      	negs	r2, r2
 8000304:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000308:	ea94 0f05 	teq	r4, r5
 800030c:	f000 80a7 	beq.w	800045e <__adddf3+0x1da>
 8000310:	f1a4 0401 	sub.w	r4, r4, #1
 8000314:	f1d5 0e20 	rsbs	lr, r5, #32
 8000318:	db0d      	blt.n	8000336 <__adddf3+0xb2>
 800031a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800031e:	fa22 f205 	lsr.w	r2, r2, r5
 8000322:	1880      	adds	r0, r0, r2
 8000324:	f141 0100 	adc.w	r1, r1, #0
 8000328:	fa03 f20e 	lsl.w	r2, r3, lr
 800032c:	1880      	adds	r0, r0, r2
 800032e:	fa43 f305 	asr.w	r3, r3, r5
 8000332:	4159      	adcs	r1, r3
 8000334:	e00e      	b.n	8000354 <__adddf3+0xd0>
 8000336:	f1a5 0520 	sub.w	r5, r5, #32
 800033a:	f10e 0e20 	add.w	lr, lr, #32
 800033e:	2a01      	cmp	r2, #1
 8000340:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000344:	bf28      	it	cs
 8000346:	f04c 0c02 	orrcs.w	ip, ip, #2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	18c0      	adds	r0, r0, r3
 8000350:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000354:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000358:	d507      	bpl.n	800036a <__adddf3+0xe6>
 800035a:	f04f 0e00 	mov.w	lr, #0
 800035e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000362:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000366:	eb6e 0101 	sbc.w	r1, lr, r1
 800036a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800036e:	d31b      	bcc.n	80003a8 <__adddf3+0x124>
 8000370:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000374:	d30c      	bcc.n	8000390 <__adddf3+0x10c>
 8000376:	0849      	lsrs	r1, r1, #1
 8000378:	ea5f 0030 	movs.w	r0, r0, rrx
 800037c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000380:	f104 0401 	add.w	r4, r4, #1
 8000384:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000388:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800038c:	f080 809a 	bcs.w	80004c4 <__adddf3+0x240>
 8000390:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000394:	bf08      	it	eq
 8000396:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800039a:	f150 0000 	adcs.w	r0, r0, #0
 800039e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003a2:	ea41 0105 	orr.w	r1, r1, r5
 80003a6:	bd30      	pop	{r4, r5, pc}
 80003a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ac:	4140      	adcs	r0, r0
 80003ae:	eb41 0101 	adc.w	r1, r1, r1
 80003b2:	3c01      	subs	r4, #1
 80003b4:	bf28      	it	cs
 80003b6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ba:	d2e9      	bcs.n	8000390 <__adddf3+0x10c>
 80003bc:	f091 0f00 	teq	r1, #0
 80003c0:	bf04      	itt	eq
 80003c2:	4601      	moveq	r1, r0
 80003c4:	2000      	moveq	r0, #0
 80003c6:	fab1 f381 	clz	r3, r1
 80003ca:	bf08      	it	eq
 80003cc:	3320      	addeq	r3, #32
 80003ce:	f1a3 030b 	sub.w	r3, r3, #11
 80003d2:	f1b3 0220 	subs.w	r2, r3, #32
 80003d6:	da0c      	bge.n	80003f2 <__adddf3+0x16e>
 80003d8:	320c      	adds	r2, #12
 80003da:	dd08      	ble.n	80003ee <__adddf3+0x16a>
 80003dc:	f102 0c14 	add.w	ip, r2, #20
 80003e0:	f1c2 020c 	rsb	r2, r2, #12
 80003e4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ec:	e00c      	b.n	8000408 <__adddf3+0x184>
 80003ee:	f102 0214 	add.w	r2, r2, #20
 80003f2:	bfd8      	it	le
 80003f4:	f1c2 0c20 	rsble	ip, r2, #32
 80003f8:	fa01 f102 	lsl.w	r1, r1, r2
 80003fc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000400:	bfdc      	itt	le
 8000402:	ea41 010c 	orrle.w	r1, r1, ip
 8000406:	4090      	lslle	r0, r2
 8000408:	1ae4      	subs	r4, r4, r3
 800040a:	bfa2      	ittt	ge
 800040c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000410:	4329      	orrge	r1, r5
 8000412:	bd30      	popge	{r4, r5, pc}
 8000414:	ea6f 0404 	mvn.w	r4, r4
 8000418:	3c1f      	subs	r4, #31
 800041a:	da1c      	bge.n	8000456 <__adddf3+0x1d2>
 800041c:	340c      	adds	r4, #12
 800041e:	dc0e      	bgt.n	800043e <__adddf3+0x1ba>
 8000420:	f104 0414 	add.w	r4, r4, #20
 8000424:	f1c4 0220 	rsb	r2, r4, #32
 8000428:	fa20 f004 	lsr.w	r0, r0, r4
 800042c:	fa01 f302 	lsl.w	r3, r1, r2
 8000430:	ea40 0003 	orr.w	r0, r0, r3
 8000434:	fa21 f304 	lsr.w	r3, r1, r4
 8000438:	ea45 0103 	orr.w	r1, r5, r3
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	f1c4 040c 	rsb	r4, r4, #12
 8000442:	f1c4 0220 	rsb	r2, r4, #32
 8000446:	fa20 f002 	lsr.w	r0, r0, r2
 800044a:	fa01 f304 	lsl.w	r3, r1, r4
 800044e:	ea40 0003 	orr.w	r0, r0, r3
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	fa21 f004 	lsr.w	r0, r1, r4
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	f094 0f00 	teq	r4, #0
 8000462:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000466:	bf06      	itte	eq
 8000468:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800046c:	3401      	addeq	r4, #1
 800046e:	3d01      	subne	r5, #1
 8000470:	e74e      	b.n	8000310 <__adddf3+0x8c>
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf18      	it	ne
 8000478:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800047c:	d029      	beq.n	80004d2 <__adddf3+0x24e>
 800047e:	ea94 0f05 	teq	r4, r5
 8000482:	bf08      	it	eq
 8000484:	ea90 0f02 	teqeq	r0, r2
 8000488:	d005      	beq.n	8000496 <__adddf3+0x212>
 800048a:	ea54 0c00 	orrs.w	ip, r4, r0
 800048e:	bf04      	itt	eq
 8000490:	4619      	moveq	r1, r3
 8000492:	4610      	moveq	r0, r2
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	ea91 0f03 	teq	r1, r3
 800049a:	bf1e      	ittt	ne
 800049c:	2100      	movne	r1, #0
 800049e:	2000      	movne	r0, #0
 80004a0:	bd30      	popne	{r4, r5, pc}
 80004a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004a6:	d105      	bne.n	80004b4 <__adddf3+0x230>
 80004a8:	0040      	lsls	r0, r0, #1
 80004aa:	4149      	adcs	r1, r1
 80004ac:	bf28      	it	cs
 80004ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004b2:	bd30      	pop	{r4, r5, pc}
 80004b4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b8:	bf3c      	itt	cc
 80004ba:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004be:	bd30      	popcc	{r4, r5, pc}
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004cc:	f04f 0000 	mov.w	r0, #0
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004d6:	bf1a      	itte	ne
 80004d8:	4619      	movne	r1, r3
 80004da:	4610      	movne	r0, r2
 80004dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e0:	bf1c      	itt	ne
 80004e2:	460b      	movne	r3, r1
 80004e4:	4602      	movne	r2, r0
 80004e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ea:	bf06      	itte	eq
 80004ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f0:	ea91 0f03 	teqeq	r1, r3
 80004f4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	bf00      	nop

080004fc <__aeabi_ui2d>:
 80004fc:	f090 0f00 	teq	r0, #0
 8000500:	bf04      	itt	eq
 8000502:	2100      	moveq	r1, #0
 8000504:	4770      	bxeq	lr
 8000506:	b530      	push	{r4, r5, lr}
 8000508:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000510:	f04f 0500 	mov.w	r5, #0
 8000514:	f04f 0100 	mov.w	r1, #0
 8000518:	e750      	b.n	80003bc <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_i2d>:
 800051c:	f090 0f00 	teq	r0, #0
 8000520:	bf04      	itt	eq
 8000522:	2100      	moveq	r1, #0
 8000524:	4770      	bxeq	lr
 8000526:	b530      	push	{r4, r5, lr}
 8000528:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800052c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000530:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000534:	bf48      	it	mi
 8000536:	4240      	negmi	r0, r0
 8000538:	f04f 0100 	mov.w	r1, #0
 800053c:	e73e      	b.n	80003bc <__adddf3+0x138>
 800053e:	bf00      	nop

08000540 <__aeabi_f2d>:
 8000540:	0042      	lsls	r2, r0, #1
 8000542:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000546:	ea4f 0131 	mov.w	r1, r1, rrx
 800054a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800054e:	bf1f      	itttt	ne
 8000550:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000554:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000558:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800055c:	4770      	bxne	lr
 800055e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000562:	bf08      	it	eq
 8000564:	4770      	bxeq	lr
 8000566:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800056a:	bf04      	itt	eq
 800056c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000580:	e71c      	b.n	80003bc <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aed8 	beq.w	800036a <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6bd      	b.n	800036a <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c44:	f002 f8de 	bl	8002e04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c48:	f000 f81c 	bl	8000c84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c4c:	f000 fb00 	bl	8001250 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8000c50:	f000 f87c 	bl	8000d4c <MX_GPDMA1_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000c54:	f000 faca 	bl	80011ec <MX_USB_OTG_FS_PCD_Init>
  MX_ICACHE_Init();
 8000c58:	f000 f924 	bl	8000ea4 <MX_ICACHE_Init>
  MX_TIM8_Init();
 8000c5c:	f000 fa16 	bl	800108c <MX_TIM8_Init>
  MX_I2C2_Init();
 8000c60:	f000 f8a4 	bl	8000dac <MX_I2C2_Init>
  MX_I2C3_Init();
 8000c64:	f000 f8e0 	bl	8000e28 <MX_I2C3_Init>
  MX_SPI2_Init();
 8000c68:	f000 f9a0 	bl	8000fac <MX_SPI2_Init>
  MX_SPI1_Init();
 8000c6c:	f000 f92e 	bl	8000ecc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  MX_USB_Device_Init();
 8000c70:	f00b f8c4 	bl	800bdfc <MX_USB_Device_Init>
  HAL_Delay(2000);
 8000c74:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000c78:	f002 f98a 	bl	8002f90 <HAL_Delay>
  run_device();
 8000c7c:	f001 fdaa 	bl	80027d4 <run_device>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c80:	bf00      	nop
 8000c82:	e7fd      	b.n	8000c80 <main+0x40>

08000c84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b09e      	sub	sp, #120	@ 0x78
 8000c88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c8a:	f107 0318 	add.w	r3, r7, #24
 8000c8e:	2260      	movs	r2, #96	@ 0x60
 8000c90:	2100      	movs	r1, #0
 8000c92:	4618      	mov	r0, r3
 8000c94:	f00d fa68 	bl	800e168 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c98:	463b      	mov	r3, r7
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
 8000c9e:	605a      	str	r2, [r3, #4]
 8000ca0:	609a      	str	r2, [r3, #8]
 8000ca2:	60da      	str	r2, [r3, #12]
 8000ca4:	611a      	str	r2, [r3, #16]
 8000ca6:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ca8:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8000cac:	f005 f9f2 	bl	8006094 <HAL_PWREx_ControlVoltageScaling>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000cb6:	f000 fbcd 	bl	8001454 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI
 8000cba:	2370      	movs	r3, #112	@ 0x70
 8000cbc:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_MSIK;
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000cbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cc2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000cc8:	2310      	movs	r3, #16
 8000cca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.MSIKClockRange = RCC_MSIKRANGE_4;
 8000cd0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000cd4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIKState = RCC_MSIK_ON;
 8000cd6:	2310      	movs	r3, #16
 8000cd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8000ce2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ce6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000cec:	230a      	movs	r3, #10
 8000cee:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8000cfc:	230c      	movs	r3, #12
 8000cfe:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d00:	2300      	movs	r3, #0
 8000d02:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d04:	f107 0318 	add.w	r3, r7, #24
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f005 fa6f 	bl	80061ec <HAL_RCC_OscConfig>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000d14:	f000 fb9e 	bl	8001454 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d18:	231f      	movs	r3, #31
 8000d1a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d20:	2300      	movs	r3, #0
 8000d22:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d24:	2300      	movs	r3, #0
 8000d26:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d30:	463b      	mov	r3, r7
 8000d32:	2104      	movs	r1, #4
 8000d34:	4618      	mov	r0, r3
 8000d36:	f006 f935 	bl	8006fa4 <HAL_RCC_ClockConfig>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000d40:	f000 fb88 	bl	8001454 <Error_Handler>
  }
}
 8000d44:	bf00      	nop
 8000d46:	3778      	adds	r7, #120	@ 0x78
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8000d52:	4b15      	ldr	r3, [pc, #84]	@ (8000da8 <MX_GPDMA1_Init+0x5c>)
 8000d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d58:	4a13      	ldr	r2, [pc, #76]	@ (8000da8 <MX_GPDMA1_Init+0x5c>)
 8000d5a:	f043 0301 	orr.w	r3, r3, #1
 8000d5e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8000d62:	4b11      	ldr	r3, [pc, #68]	@ (8000da8 <MX_GPDMA1_Init+0x5c>)
 8000d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d68:	f003 0301 	and.w	r3, r3, #1
 8000d6c:	607b      	str	r3, [r7, #4]
 8000d6e:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel12_IRQn, 0, 0);
 8000d70:	2200      	movs	r2, #0
 8000d72:	2100      	movs	r1, #0
 8000d74:	2054      	movs	r0, #84	@ 0x54
 8000d76:	f002 f9e7 	bl	8003148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel12_IRQn);
 8000d7a:	2054      	movs	r0, #84	@ 0x54
 8000d7c:	f002 f9fe 	bl	800317c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel13_IRQn, 0, 0);
 8000d80:	2200      	movs	r2, #0
 8000d82:	2100      	movs	r1, #0
 8000d84:	2055      	movs	r0, #85	@ 0x55
 8000d86:	f002 f9df 	bl	8003148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel13_IRQn);
 8000d8a:	2055      	movs	r0, #85	@ 0x55
 8000d8c:	f002 f9f6 	bl	800317c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel14_IRQn, 0, 0);
 8000d90:	2200      	movs	r2, #0
 8000d92:	2100      	movs	r1, #0
 8000d94:	2056      	movs	r0, #86	@ 0x56
 8000d96:	f002 f9d7 	bl	8003148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel14_IRQn);
 8000d9a:	2056      	movs	r0, #86	@ 0x56
 8000d9c:	f002 f9ee 	bl	800317c <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8000da0:	bf00      	nop
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	46020c00 	.word	0x46020c00

08000dac <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000db0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e20 <MX_I2C2_Init+0x74>)
 8000db2:	4a1c      	ldr	r2, [pc, #112]	@ (8000e24 <MX_I2C2_Init+0x78>)
 8000db4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 8000db6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e20 <MX_I2C2_Init+0x74>)
 8000db8:	f640 6214 	movw	r2, #3604	@ 0xe14
 8000dbc:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000dbe:	4b18      	ldr	r3, [pc, #96]	@ (8000e20 <MX_I2C2_Init+0x74>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000dc4:	4b16      	ldr	r3, [pc, #88]	@ (8000e20 <MX_I2C2_Init+0x74>)
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dca:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <MX_I2C2_Init+0x74>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000dd0:	4b13      	ldr	r3, [pc, #76]	@ (8000e20 <MX_I2C2_Init+0x74>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000dd6:	4b12      	ldr	r3, [pc, #72]	@ (8000e20 <MX_I2C2_Init+0x74>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ddc:	4b10      	ldr	r3, [pc, #64]	@ (8000e20 <MX_I2C2_Init+0x74>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000de2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e20 <MX_I2C2_Init+0x74>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000de8:	480d      	ldr	r0, [pc, #52]	@ (8000e20 <MX_I2C2_Init+0x74>)
 8000dea:	f003 fa47 	bl	800427c <HAL_I2C_Init>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000df4:	f000 fb2e 	bl	8001454 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4809      	ldr	r0, [pc, #36]	@ (8000e20 <MX_I2C2_Init+0x74>)
 8000dfc:	f003 fde8 	bl	80049d0 <HAL_I2CEx_ConfigAnalogFilter>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8000e06:	f000 fb25 	bl	8001454 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	4804      	ldr	r0, [pc, #16]	@ (8000e20 <MX_I2C2_Init+0x74>)
 8000e0e:	f003 fe2a 	bl	8004a66 <HAL_I2CEx_ConfigDigitalFilter>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000e18:	f000 fb1c 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	2000026c 	.word	0x2000026c
 8000e24:	40005800 	.word	0x40005800

08000e28 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e2e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ea0 <MX_I2C3_Init+0x78>)
 8000e30:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00000E14;
 8000e32:	4b1a      	ldr	r3, [pc, #104]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e34:	f640 6214 	movw	r2, #3604	@ 0xe14
 8000e38:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000e3a:	4b18      	ldr	r3, [pc, #96]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e40:	4b16      	ldr	r3, [pc, #88]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e42:	2201      	movs	r2, #1
 8000e44:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000e4c:	4b13      	ldr	r3, [pc, #76]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e52:	4b12      	ldr	r3, [pc, #72]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e58:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000e64:	480d      	ldr	r0, [pc, #52]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e66:	f003 fa09 	bl	800427c <HAL_I2C_Init>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000e70:	f000 faf0 	bl	8001454 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e74:	2100      	movs	r1, #0
 8000e76:	4809      	ldr	r0, [pc, #36]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e78:	f003 fdaa 	bl	80049d0 <HAL_I2CEx_ConfigAnalogFilter>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000e82:	f000 fae7 	bl	8001454 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000e86:	2100      	movs	r1, #0
 8000e88:	4804      	ldr	r0, [pc, #16]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e8a:	f003 fdec 	bl	8004a66 <HAL_I2CEx_ConfigDigitalFilter>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000e94:	f000 fade 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	200002c0 	.word	0x200002c0
 8000ea0:	46002800 	.word	0x46002800

08000ea4 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000ea8:	2000      	movs	r0, #0
 8000eaa:	f003 fe29 	bl	8004b00 <HAL_ICACHE_ConfigAssociativityMode>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000eb4:	f000 face 	bl	8001454 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000eb8:	f003 fe42 	bl	8004b40 <HAL_ICACHE_Enable>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000ec2:	f000 fac7 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
	...

08000ecc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8000ed2:	1d3b      	adds	r3, r7, #4
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000edc:	4b31      	ldr	r3, [pc, #196]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000ede:	4a32      	ldr	r2, [pc, #200]	@ (8000fa8 <MX_SPI1_Init+0xdc>)
 8000ee0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ee2:	4b30      	ldr	r3, [pc, #192]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000ee4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000ee8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000eea:	4b2e      	ldr	r3, [pc, #184]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ef0:	4b2c      	ldr	r3, [pc, #176]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000ef2:	2207      	movs	r2, #7
 8000ef4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000ef6:	4b2b      	ldr	r3, [pc, #172]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000ef8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000efc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000efe:	4b29      	ldr	r3, [pc, #164]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000f04:	4b27      	ldr	r3, [pc, #156]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f06:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000f0a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f0c:	4b25      	ldr	r3, [pc, #148]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f12:	4b24      	ldr	r3, [pc, #144]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f18:	4b22      	ldr	r3, [pc, #136]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f1e:	4b21      	ldr	r3, [pc, #132]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8000f24:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f26:	2207      	movs	r2, #7
 8000f28:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f2c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f30:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000f32:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000f38:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000f3e:	4b19      	ldr	r3, [pc, #100]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000f44:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000f4a:	4b16      	ldr	r3, [pc, #88]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000f50:	4b14      	ldr	r3, [pc, #80]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000f56:	4b13      	ldr	r3, [pc, #76]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8000f5c:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8000f62:	4b10      	ldr	r3, [pc, #64]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f68:	480e      	ldr	r0, [pc, #56]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f6a:	f007 fa83 	bl	8008474 <HAL_SPI_Init>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_SPI1_Init+0xac>
  {
    Error_Handler();
 8000f74:	f000 fa6e 	bl	8001454 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8000f7c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f80:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8000f82:	2300      	movs	r3, #0
 8000f84:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4806      	ldr	r0, [pc, #24]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f8c:	f007 fe85 	bl	8008c9a <HAL_SPIEx_SetConfigAutonomousMode>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_SPI1_Init+0xce>
  {
    Error_Handler();
 8000f96:	f000 fa5d 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f9a:	bf00      	nop
 8000f9c:	3710      	adds	r7, #16
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000314 	.word	0x20000314
 8000fa8:	40013000 	.word	0x40013000

08000fac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000fbc:	4b31      	ldr	r3, [pc, #196]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fbe:	4a32      	ldr	r2, [pc, #200]	@ (8001088 <MX_SPI2_Init+0xdc>)
 8000fc0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000fc2:	4b30      	ldr	r3, [pc, #192]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fc4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000fc8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000fca:	4b2e      	ldr	r3, [pc, #184]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fd0:	4b2c      	ldr	r3, [pc, #176]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fd2:	2207      	movs	r2, #7
 8000fd4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000fd6:	4b2b      	ldr	r3, [pc, #172]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fd8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000fdc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fde:	4b29      	ldr	r3, [pc, #164]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000fe4:	4b27      	ldr	r3, [pc, #156]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fe6:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000fea:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000fec:	4b25      	ldr	r3, [pc, #148]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ff2:	4b24      	ldr	r3, [pc, #144]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ff8:	4b22      	ldr	r3, [pc, #136]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ffe:	4b21      	ldr	r3, [pc, #132]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001000:	2200      	movs	r2, #0
 8001002:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8001004:	4b1f      	ldr	r3, [pc, #124]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001006:	2207      	movs	r2, #7
 8001008:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800100a:	4b1e      	ldr	r3, [pc, #120]	@ (8001084 <MX_SPI2_Init+0xd8>)
 800100c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001010:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001012:	4b1c      	ldr	r3, [pc, #112]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001014:	2200      	movs	r2, #0
 8001016:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001018:	4b1a      	ldr	r3, [pc, #104]	@ (8001084 <MX_SPI2_Init+0xd8>)
 800101a:	2200      	movs	r2, #0
 800101c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800101e:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001020:	2200      	movs	r2, #0
 8001022:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001024:	4b17      	ldr	r3, [pc, #92]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001026:	2200      	movs	r2, #0
 8001028:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800102a:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <MX_SPI2_Init+0xd8>)
 800102c:	2200      	movs	r2, #0
 800102e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001030:	4b14      	ldr	r3, [pc, #80]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001032:	2200      	movs	r2, #0
 8001034:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001036:	4b13      	ldr	r3, [pc, #76]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001038:	2200      	movs	r2, #0
 800103a:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 800103c:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <MX_SPI2_Init+0xd8>)
 800103e:	2200      	movs	r2, #0
 8001040:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001042:	4b10      	ldr	r3, [pc, #64]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001044:	2200      	movs	r2, #0
 8001046:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001048:	480e      	ldr	r0, [pc, #56]	@ (8001084 <MX_SPI2_Init+0xd8>)
 800104a:	f007 fa13 	bl	8008474 <HAL_SPI_Init>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_SPI2_Init+0xac>
  {
    Error_Handler();
 8001054:	f000 f9fe 	bl	8001454 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001058:	2300      	movs	r3, #0
 800105a:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 800105c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001060:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8001062:	2300      	movs	r3, #0
 8001064:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001066:	1d3b      	adds	r3, r7, #4
 8001068:	4619      	mov	r1, r3
 800106a:	4806      	ldr	r0, [pc, #24]	@ (8001084 <MX_SPI2_Init+0xd8>)
 800106c:	f007 fe15 	bl	8008c9a <HAL_SPIEx_SetConfigAutonomousMode>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_SPI2_Init+0xce>
  {
    Error_Handler();
 8001076:	f000 f9ed 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800107a:	bf00      	nop
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	200003a4 	.word	0x200003a4
 8001088:	40003800 	.word	0x40003800

0800108c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b09c      	sub	sp, #112	@ 0x70
 8001090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001092:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001096:	2200      	movs	r2, #0
 8001098:	601a      	str	r2, [r3, #0]
 800109a:	605a      	str	r2, [r3, #4]
 800109c:	609a      	str	r2, [r3, #8]
 800109e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010a0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010ac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]
 80010bc:	615a      	str	r2, [r3, #20]
 80010be:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	2234      	movs	r2, #52	@ 0x34
 80010c4:	2100      	movs	r1, #0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f00d f84e 	bl	800e168 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80010cc:	4b45      	ldr	r3, [pc, #276]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010ce:	4a46      	ldr	r2, [pc, #280]	@ (80011e8 <MX_TIM8_Init+0x15c>)
 80010d0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80010d2:	4b44      	ldr	r3, [pc, #272]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010d8:	4b42      	ldr	r3, [pc, #264]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010da:	2200      	movs	r2, #0
 80010dc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 15;
 80010de:	4b41      	ldr	r3, [pc, #260]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010e0:	220f      	movs	r2, #15
 80010e2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010e4:	4b3f      	ldr	r3, [pc, #252]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80010ea:	4b3e      	ldr	r3, [pc, #248]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010f0:	4b3c      	ldr	r3, [pc, #240]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010f2:	2280      	movs	r2, #128	@ 0x80
 80010f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80010f6:	483b      	ldr	r0, [pc, #236]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010f8:	f007 fe10 	bl	8008d1c <HAL_TIM_Base_Init>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001102:	f000 f9a7 	bl	8001454 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001106:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800110a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800110c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001110:	4619      	mov	r1, r3
 8001112:	4834      	ldr	r0, [pc, #208]	@ (80011e4 <MX_TIM8_Init+0x158>)
 8001114:	f008 fb0a 	bl	800972c <HAL_TIM_ConfigClockSource>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800111e:	f000 f999 	bl	8001454 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001122:	4830      	ldr	r0, [pc, #192]	@ (80011e4 <MX_TIM8_Init+0x158>)
 8001124:	f007 feea 	bl	8008efc <HAL_TIM_PWM_Init>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800112e:	f000 f991 	bl	8001454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001132:	2320      	movs	r3, #32
 8001134:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001136:	2300      	movs	r3, #0
 8001138:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800113a:	2300      	movs	r3, #0
 800113c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800113e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001142:	4619      	mov	r1, r3
 8001144:	4827      	ldr	r0, [pc, #156]	@ (80011e4 <MX_TIM8_Init+0x158>)
 8001146:	f009 f9bd 	bl	800a4c4 <HAL_TIMEx_MasterConfigSynchronization>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 8001150:	f000 f980 	bl	8001454 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001154:	2360      	movs	r3, #96	@ 0x60
 8001156:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001158:	2300      	movs	r3, #0
 800115a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800115c:	2300      	movs	r3, #0
 800115e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001160:	2300      	movs	r3, #0
 8001162:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001164:	2300      	movs	r3, #0
 8001166:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001168:	2300      	movs	r3, #0
 800116a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800116c:	2300      	movs	r3, #0
 800116e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001170:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001174:	2204      	movs	r2, #4
 8001176:	4619      	mov	r1, r3
 8001178:	481a      	ldr	r0, [pc, #104]	@ (80011e4 <MX_TIM8_Init+0x158>)
 800117a:	f008 f9c3 	bl	8009504 <HAL_TIM_PWM_ConfigChannel>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_TIM8_Init+0xfc>
  {
    Error_Handler();
 8001184:	f000 f966 	bl	8001454 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001188:	2300      	movs	r3, #0
 800118a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800118c:	2300      	movs	r3, #0
 800118e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001190:	2300      	movs	r3, #0
 8001192:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001194:	2300      	movs	r3, #0
 8001196:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800119c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011a0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80011a6:	2300      	movs	r3, #0
 80011a8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80011aa:	2300      	movs	r3, #0
 80011ac:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80011b8:	2300      	movs	r3, #0
 80011ba:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011bc:	2300      	movs	r3, #0
 80011be:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80011c0:	1d3b      	adds	r3, r7, #4
 80011c2:	4619      	mov	r1, r3
 80011c4:	4807      	ldr	r0, [pc, #28]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80011c6:	f009 fa3f 	bl	800a648 <HAL_TIMEx_ConfigBreakDeadTime>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_TIM8_Init+0x148>
  {
    Error_Handler();
 80011d0:	f000 f940 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80011d4:	4803      	ldr	r0, [pc, #12]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80011d6:	f000 fc11 	bl	80019fc <HAL_TIM_MspPostInit>

}
 80011da:	bf00      	nop
 80011dc:	3770      	adds	r7, #112	@ 0x70
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000434 	.word	0x20000434
 80011e8:	40013400 	.word	0x40013400

080011ec <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80011f0:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80011f2:	4a16      	ldr	r2, [pc, #88]	@ (800124c <MX_USB_OTG_FS_PCD_Init+0x60>)
 80011f4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80011f6:	4b14      	ldr	r3, [pc, #80]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80011f8:	2206      	movs	r2, #6
 80011fa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80011fc:	4b12      	ldr	r3, [pc, #72]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80011fe:	2202      	movs	r2, #2
 8001200:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001202:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001204:	2202      	movs	r2, #2
 8001206:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001208:	4b0f      	ldr	r3, [pc, #60]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800120a:	2200      	movs	r2, #0
 800120c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800120e:	4b0e      	ldr	r3, [pc, #56]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001210:	2200      	movs	r2, #0
 8001212:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001214:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001216:	2200      	movs	r2, #0
 8001218:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800121a:	4b0b      	ldr	r3, [pc, #44]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800121c:	2200      	movs	r2, #0
 800121e:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001220:	4b09      	ldr	r3, [pc, #36]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001222:	2200      	movs	r2, #0
 8001224:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001226:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001228:	2200      	movs	r2, #0
 800122a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800122c:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800122e:	2200      	movs	r2, #0
 8001230:	719a      	strb	r2, [r3, #6]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001232:	4805      	ldr	r0, [pc, #20]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001234:	f003 fc94 	bl	8004b60 <HAL_PCD_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800123e:	f000 f909 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	200005e8 	.word	0x200005e8
 800124c:	42040000 	.word	0x42040000

08001250 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08c      	sub	sp, #48	@ 0x30
 8001254:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001256:	f107 031c 	add.w	r3, r7, #28
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]
 8001264:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001266:	4b75      	ldr	r3, [pc, #468]	@ (800143c <MX_GPIO_Init+0x1ec>)
 8001268:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800126c:	4a73      	ldr	r2, [pc, #460]	@ (800143c <MX_GPIO_Init+0x1ec>)
 800126e:	f043 0310 	orr.w	r3, r3, #16
 8001272:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001276:	4b71      	ldr	r3, [pc, #452]	@ (800143c <MX_GPIO_Init+0x1ec>)
 8001278:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800127c:	f003 0310 	and.w	r3, r3, #16
 8001280:	61bb      	str	r3, [r7, #24]
 8001282:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001284:	4b6d      	ldr	r3, [pc, #436]	@ (800143c <MX_GPIO_Init+0x1ec>)
 8001286:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800128a:	4a6c      	ldr	r2, [pc, #432]	@ (800143c <MX_GPIO_Init+0x1ec>)
 800128c:	f043 0320 	orr.w	r3, r3, #32
 8001290:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001294:	4b69      	ldr	r3, [pc, #420]	@ (800143c <MX_GPIO_Init+0x1ec>)
 8001296:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800129a:	f003 0320 	and.w	r3, r3, #32
 800129e:	617b      	str	r3, [r7, #20]
 80012a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a2:	4b66      	ldr	r3, [pc, #408]	@ (800143c <MX_GPIO_Init+0x1ec>)
 80012a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012a8:	4a64      	ldr	r2, [pc, #400]	@ (800143c <MX_GPIO_Init+0x1ec>)
 80012aa:	f043 0304 	orr.w	r3, r3, #4
 80012ae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012b2:	4b62      	ldr	r3, [pc, #392]	@ (800143c <MX_GPIO_Init+0x1ec>)
 80012b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012b8:	f003 0304 	and.w	r3, r3, #4
 80012bc:	613b      	str	r3, [r7, #16]
 80012be:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c0:	4b5e      	ldr	r3, [pc, #376]	@ (800143c <MX_GPIO_Init+0x1ec>)
 80012c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012c6:	4a5d      	ldr	r2, [pc, #372]	@ (800143c <MX_GPIO_Init+0x1ec>)
 80012c8:	f043 0301 	orr.w	r3, r3, #1
 80012cc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012d0:	4b5a      	ldr	r3, [pc, #360]	@ (800143c <MX_GPIO_Init+0x1ec>)
 80012d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012de:	4b57      	ldr	r3, [pc, #348]	@ (800143c <MX_GPIO_Init+0x1ec>)
 80012e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012e4:	4a55      	ldr	r2, [pc, #340]	@ (800143c <MX_GPIO_Init+0x1ec>)
 80012e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012ea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012ee:	4b53      	ldr	r3, [pc, #332]	@ (800143c <MX_GPIO_Init+0x1ec>)
 80012f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012fc:	4b4f      	ldr	r3, [pc, #316]	@ (800143c <MX_GPIO_Init+0x1ec>)
 80012fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001302:	4a4e      	ldr	r2, [pc, #312]	@ (800143c <MX_GPIO_Init+0x1ec>)
 8001304:	f043 0302 	orr.w	r3, r3, #2
 8001308:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800130c:	4b4b      	ldr	r3, [pc, #300]	@ (800143c <MX_GPIO_Init+0x1ec>)
 800130e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	607b      	str	r3, [r7, #4]
 8001318:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800131a:	4b48      	ldr	r3, [pc, #288]	@ (800143c <MX_GPIO_Init+0x1ec>)
 800131c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001320:	4a46      	ldr	r2, [pc, #280]	@ (800143c <MX_GPIO_Init+0x1ec>)
 8001322:	f043 0308 	orr.w	r3, r3, #8
 8001326:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800132a:	4b44      	ldr	r3, [pc, #272]	@ (800143c <MX_GPIO_Init+0x1ec>)
 800132c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001330:	f003 0308 	and.w	r3, r3, #8
 8001334:	603b      	str	r3, [r7, #0]
 8001336:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, SWNT_CTRL_01_Pin|SWNT_CTRL_02_Pin|SWNT_CTRL_03_Pin|SWNT_CTRL_04_Pin
 8001338:	2200      	movs	r2, #0
 800133a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800133e:	4840      	ldr	r0, [pc, #256]	@ (8001440 <MX_GPIO_Init+0x1f0>)
 8001340:	f002 ff84 	bl	800424c <HAL_GPIO_WritePin>
                          |SWNT_CTRL_05_Pin|SWNT_CTRL_06_Pin|SWNT_CTRL_07_Pin|SWNT_CTRL_08_Pin
                          |SWNT_CTRL_09_Pin|SWNT_CTRL_10_Pin|SWNT_CTRL_11_Pin|SWNT_CTRL_12_Pin
                          |SWNT_CTRL_13_Pin|SWNT_CTRL_14_Pin|SWNT_CTRL_15_Pin|SWNT_CTRL_16_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001344:	2200      	movs	r2, #0
 8001346:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800134a:	483e      	ldr	r0, [pc, #248]	@ (8001444 <MX_GPIO_Init+0x1f4>)
 800134c:	f002 ff7e 	bl	800424c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SWNT_CTRL_20_Pin|SWNT_CTRL_21_Pin|SWNT_CTRL_17_Pin|SWNT_CTRL_18_Pin
 8001350:	2200      	movs	r2, #0
 8001352:	f44f 7178 	mov.w	r1, #992	@ 0x3e0
 8001356:	483c      	ldr	r0, [pc, #240]	@ (8001448 <MX_GPIO_Init+0x1f8>)
 8001358:	f002 ff78 	bl	800424c <HAL_GPIO_WritePin>
                          |SWNT_CTRL_19_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ADCV1_D13_Pin ADCV1_D12_Pin ADCV1_D15_Pin ADCV1_D14_Pin */
  GPIO_InitStruct.Pin = ADCV1_D13_Pin|ADCV1_D12_Pin|ADCV1_D15_Pin|ADCV1_D14_Pin;
 800135c:	230f      	movs	r3, #15
 800135e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001360:	2300      	movs	r3, #0
 8001362:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001364:	2302      	movs	r3, #2
 8001366:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001368:	f107 031c 	add.w	r3, r7, #28
 800136c:	4619      	mov	r1, r3
 800136e:	4837      	ldr	r0, [pc, #220]	@ (800144c <MX_GPIO_Init+0x1fc>)
 8001370:	f002 fd94 	bl	8003e9c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADCV1_D11_Pin ADCV1_D10_Pin ADCV1_D09_Pin ADCV1_D08_Pin
                           ADCV1_D07_Pin ADCV1_D06_Pin ADCV1_D05_Pin ADCV1_D04_Pin
                           ADCV1_D03_Pin ADCV1_D02_Pin ADCV1_D01_Pin ADCV1_D00_Pin */
  GPIO_InitStruct.Pin = ADCV1_D11_Pin|ADCV1_D10_Pin|ADCV1_D09_Pin|ADCV1_D08_Pin
 8001374:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8001378:	61fb      	str	r3, [r7, #28]
                          |ADCV1_D07_Pin|ADCV1_D06_Pin|ADCV1_D05_Pin|ADCV1_D04_Pin
                          |ADCV1_D03_Pin|ADCV1_D02_Pin|ADCV1_D01_Pin|ADCV1_D00_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800137a:	2300      	movs	r3, #0
 800137c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137e:	2300      	movs	r3, #0
 8001380:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001382:	f107 031c 	add.w	r3, r7, #28
 8001386:	4619      	mov	r1, r3
 8001388:	4830      	ldr	r0, [pc, #192]	@ (800144c <MX_GPIO_Init+0x1fc>)
 800138a:	f002 fd87 	bl	8003e9c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADCV2_D00_Pin ADCV2_D01_Pin ADCV2_D02_Pin ADCV2_D03_Pin
                           ADCV2_D04_Pin ADCV2_D05_Pin ADCV2_D06_Pin ADCV2_D07_Pin
                           ADCV2_D08_Pin ADCV2_D09_Pin ADCV2_D10_Pin ADCV2_D11_Pin */
  GPIO_InitStruct.Pin = ADCV2_D00_Pin|ADCV2_D01_Pin|ADCV2_D02_Pin|ADCV2_D03_Pin
 800138e:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001392:	61fb      	str	r3, [r7, #28]
                          |ADCV2_D04_Pin|ADCV2_D05_Pin|ADCV2_D06_Pin|ADCV2_D07_Pin
                          |ADCV2_D08_Pin|ADCV2_D09_Pin|ADCV2_D10_Pin|ADCV2_D11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001394:	2300      	movs	r3, #0
 8001396:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800139c:	f107 031c 	add.w	r3, r7, #28
 80013a0:	4619      	mov	r1, r3
 80013a2:	482b      	ldr	r0, [pc, #172]	@ (8001450 <MX_GPIO_Init+0x200>)
 80013a4:	f002 fd7a 	bl	8003e9c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADCV2_D12_Pin ADCV2_D13_Pin ADCV2_D14_Pin ADCV2_D15_Pin */
  GPIO_InitStruct.Pin = ADCV2_D12_Pin|ADCV2_D13_Pin|ADCV2_D14_Pin|ADCV2_D15_Pin;
 80013a8:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80013ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ae:	2300      	movs	r3, #0
 80013b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013b2:	2302      	movs	r3, #2
 80013b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013b6:	f107 031c 	add.w	r3, r7, #28
 80013ba:	4619      	mov	r1, r3
 80013bc:	4824      	ldr	r0, [pc, #144]	@ (8001450 <MX_GPIO_Init+0x200>)
 80013be:	f002 fd6d 	bl	8003e9c <HAL_GPIO_Init>

  /*Configure GPIO pins : SWNT_CTRL_01_Pin SWNT_CTRL_02_Pin SWNT_CTRL_03_Pin SWNT_CTRL_04_Pin
                           SWNT_CTRL_05_Pin SWNT_CTRL_06_Pin SWNT_CTRL_07_Pin SWNT_CTRL_08_Pin
                           SWNT_CTRL_09_Pin SWNT_CTRL_10_Pin SWNT_CTRL_11_Pin SWNT_CTRL_12_Pin
                           SWNT_CTRL_13_Pin SWNT_CTRL_14_Pin SWNT_CTRL_15_Pin SWNT_CTRL_16_Pin */
  GPIO_InitStruct.Pin = SWNT_CTRL_01_Pin|SWNT_CTRL_02_Pin|SWNT_CTRL_03_Pin|SWNT_CTRL_04_Pin
 80013c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013c6:	61fb      	str	r3, [r7, #28]
                          |SWNT_CTRL_05_Pin|SWNT_CTRL_06_Pin|SWNT_CTRL_07_Pin|SWNT_CTRL_08_Pin
                          |SWNT_CTRL_09_Pin|SWNT_CTRL_10_Pin|SWNT_CTRL_11_Pin|SWNT_CTRL_12_Pin
                          |SWNT_CTRL_13_Pin|SWNT_CTRL_14_Pin|SWNT_CTRL_15_Pin|SWNT_CTRL_16_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c8:	2301      	movs	r3, #1
 80013ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d0:	2300      	movs	r3, #0
 80013d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013d4:	f107 031c 	add.w	r3, r7, #28
 80013d8:	4619      	mov	r1, r3
 80013da:	4819      	ldr	r0, [pc, #100]	@ (8001440 <MX_GPIO_Init+0x1f0>)
 80013dc:	f002 fd5e 	bl	8003e9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80013e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e6:	2301      	movs	r3, #1
 80013e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ea:	2300      	movs	r3, #0
 80013ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ee:	2300      	movs	r3, #0
 80013f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f2:	f107 031c 	add.w	r3, r7, #28
 80013f6:	4619      	mov	r1, r3
 80013f8:	4812      	ldr	r0, [pc, #72]	@ (8001444 <MX_GPIO_Init+0x1f4>)
 80013fa:	f002 fd4f 	bl	8003e9c <HAL_GPIO_Init>

  /*Configure GPIO pins : SWNT_CTRL_20_Pin SWNT_CTRL_21_Pin SWNT_CTRL_17_Pin SWNT_CTRL_18_Pin
                           SWNT_CTRL_19_Pin */
  GPIO_InitStruct.Pin = SWNT_CTRL_20_Pin|SWNT_CTRL_21_Pin|SWNT_CTRL_17_Pin|SWNT_CTRL_18_Pin
 80013fe:	f44f 7378 	mov.w	r3, #992	@ 0x3e0
 8001402:	61fb      	str	r3, [r7, #28]
                          |SWNT_CTRL_19_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001404:	2301      	movs	r3, #1
 8001406:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140c:	2300      	movs	r3, #0
 800140e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001410:	f107 031c 	add.w	r3, r7, #28
 8001414:	4619      	mov	r1, r3
 8001416:	480c      	ldr	r0, [pc, #48]	@ (8001448 <MX_GPIO_Init+0x1f8>)
 8001418:	f002 fd40 	bl	8003e9c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADCV1_OTR_Pin ADCV2_OTR_Pin */
  GPIO_InitStruct.Pin = ADCV1_OTR_Pin|ADCV2_OTR_Pin;
 800141c:	2306      	movs	r3, #6
 800141e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001420:	2300      	movs	r3, #0
 8001422:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001428:	f107 031c 	add.w	r3, r7, #28
 800142c:	4619      	mov	r1, r3
 800142e:	4806      	ldr	r0, [pc, #24]	@ (8001448 <MX_GPIO_Init+0x1f8>)
 8001430:	f002 fd34 	bl	8003e9c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001434:	bf00      	nop
 8001436:	3730      	adds	r7, #48	@ 0x30
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	46020c00 	.word	0x46020c00
 8001440:	42021800 	.word	0x42021800
 8001444:	42020400 	.word	0x42020400
 8001448:	42020c00 	.word	0x42020c00
 800144c:	42021000 	.word	0x42021000
 8001450:	42021400 	.word	0x42021400

08001454 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001458:	b672      	cpsid	i
}
 800145a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800145c:	bf00      	nop
 800145e:	e7fd      	b.n	800145c <Error_Handler+0x8>

08001460 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001466:	4b0b      	ldr	r3, [pc, #44]	@ (8001494 <HAL_MspInit+0x34>)
 8001468:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800146c:	4a09      	ldr	r2, [pc, #36]	@ (8001494 <HAL_MspInit+0x34>)
 800146e:	f043 0304 	orr.w	r3, r3, #4
 8001472:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001476:	4b07      	ldr	r3, [pc, #28]	@ (8001494 <HAL_MspInit+0x34>)
 8001478:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800147c:	f003 0304 	and.w	r3, r3, #4
 8001480:	607b      	str	r3, [r7, #4]
 8001482:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 8001484:	f004 fe92 	bl	80061ac <HAL_PWREx_EnableVddUSB>
  HAL_PWREx_EnableVddIO2();
 8001488:	f004 fea0 	bl	80061cc <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800148c:	bf00      	nop
 800148e:	3708      	adds	r7, #8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	46020c00 	.word	0x46020c00

08001498 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b0bc      	sub	sp, #240	@ 0xf0
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	605a      	str	r2, [r3, #4]
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	60da      	str	r2, [r3, #12]
 80014ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014b0:	f107 0318 	add.w	r3, r7, #24
 80014b4:	22c0      	movs	r2, #192	@ 0xc0
 80014b6:	2100      	movs	r1, #0
 80014b8:	4618      	mov	r0, r3
 80014ba:	f00c fe55 	bl	800e168 <memset>
  if(hi2c->Instance==I2C2)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a4d      	ldr	r2, [pc, #308]	@ (80015f8 <HAL_I2C_MspInit+0x160>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d148      	bne.n	800155a <HAL_I2C_MspInit+0xc2>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80014c8:	f04f 0280 	mov.w	r2, #128	@ 0x80
 80014cc:	f04f 0300 	mov.w	r3, #0
 80014d0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_MSIK;
 80014d4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80014d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014dc:	f107 0318 	add.w	r3, r7, #24
 80014e0:	4618      	mov	r0, r3
 80014e2:	f006 f8f3 	bl	80076cc <HAL_RCCEx_PeriphCLKConfig>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <HAL_I2C_MspInit+0x58>
    {
      Error_Handler();
 80014ec:	f7ff ffb2 	bl	8001454 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f0:	4b42      	ldr	r3, [pc, #264]	@ (80015fc <HAL_I2C_MspInit+0x164>)
 80014f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014f6:	4a41      	ldr	r2, [pc, #260]	@ (80015fc <HAL_I2C_MspInit+0x164>)
 80014f8:	f043 0302 	orr.w	r3, r3, #2
 80014fc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001500:	4b3e      	ldr	r3, [pc, #248]	@ (80015fc <HAL_I2C_MspInit+0x164>)
 8001502:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	617b      	str	r3, [r7, #20]
 800150c:	697b      	ldr	r3, [r7, #20]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C_DAC2_CURR_POT_SCL_Pin|I2C_DAC2_CURR_POT_SDA_Pin;
 800150e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001512:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001516:	2312      	movs	r3, #18
 8001518:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800151c:	2301      	movs	r3, #1
 800151e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001522:	2303      	movs	r3, #3
 8001524:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001528:	2304      	movs	r3, #4
 800152a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800152e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001532:	4619      	mov	r1, r3
 8001534:	4832      	ldr	r0, [pc, #200]	@ (8001600 <HAL_I2C_MspInit+0x168>)
 8001536:	f002 fcb1 	bl	8003e9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800153a:	4b30      	ldr	r3, [pc, #192]	@ (80015fc <HAL_I2C_MspInit+0x164>)
 800153c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001540:	4a2e      	ldr	r2, [pc, #184]	@ (80015fc <HAL_I2C_MspInit+0x164>)
 8001542:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001546:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800154a:	4b2c      	ldr	r3, [pc, #176]	@ (80015fc <HAL_I2C_MspInit+0x164>)
 800154c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001550:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001558:	e04a      	b.n	80015f0 <HAL_I2C_MspInit+0x158>
  else if(hi2c->Instance==I2C3)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a29      	ldr	r2, [pc, #164]	@ (8001604 <HAL_I2C_MspInit+0x16c>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d145      	bne.n	80015f0 <HAL_I2C_MspInit+0x158>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001564:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001568:	f04f 0300 	mov.w	r3, #0
 800156c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_MSIK;
 8001570:	23c0      	movs	r3, #192	@ 0xc0
 8001572:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001576:	f107 0318 	add.w	r3, r7, #24
 800157a:	4618      	mov	r0, r3
 800157c:	f006 f8a6 	bl	80076cc <HAL_RCCEx_PeriphCLKConfig>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <HAL_I2C_MspInit+0xf2>
      Error_Handler();
 8001586:	f7ff ff65 	bl	8001454 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800158a:	4b1c      	ldr	r3, [pc, #112]	@ (80015fc <HAL_I2C_MspInit+0x164>)
 800158c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001590:	4a1a      	ldr	r2, [pc, #104]	@ (80015fc <HAL_I2C_MspInit+0x164>)
 8001592:	f043 0304 	orr.w	r3, r3, #4
 8001596:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800159a:	4b18      	ldr	r3, [pc, #96]	@ (80015fc <HAL_I2C_MspInit+0x164>)
 800159c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015a0:	f003 0304 	and.w	r3, r3, #4
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C_DAC1_POT_SCL_Pin|I2C_DAC1_POT_SDA_Pin;
 80015a8:	2303      	movs	r3, #3
 80015aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ae:	2312      	movs	r3, #18
 80015b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015b4:	2301      	movs	r3, #1
 80015b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ba:	2303      	movs	r3, #3
 80015bc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80015c0:	2304      	movs	r3, #4
 80015c2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015c6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80015ca:	4619      	mov	r1, r3
 80015cc:	480e      	ldr	r0, [pc, #56]	@ (8001608 <HAL_I2C_MspInit+0x170>)
 80015ce:	f002 fc65 	bl	8003e9c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80015d2:	4b0a      	ldr	r3, [pc, #40]	@ (80015fc <HAL_I2C_MspInit+0x164>)
 80015d4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80015d8:	4a08      	ldr	r2, [pc, #32]	@ (80015fc <HAL_I2C_MspInit+0x164>)
 80015da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015de:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 80015e2:	4b06      	ldr	r3, [pc, #24]	@ (80015fc <HAL_I2C_MspInit+0x164>)
 80015e4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80015e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015ec:	60bb      	str	r3, [r7, #8]
 80015ee:	68bb      	ldr	r3, [r7, #8]
}
 80015f0:	bf00      	nop
 80015f2:	37f0      	adds	r7, #240	@ 0xf0
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40005800 	.word	0x40005800
 80015fc:	46020c00 	.word	0x46020c00
 8001600:	42020400 	.word	0x42020400
 8001604:	46002800 	.word	0x46002800
 8001608:	42020800 	.word	0x42020800

0800160c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b0be      	sub	sp, #248	@ 0xf8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001614:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
 8001622:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001624:	f107 0320 	add.w	r3, r7, #32
 8001628:	22c0      	movs	r2, #192	@ 0xc0
 800162a:	2100      	movs	r1, #0
 800162c:	4618      	mov	r0, r3
 800162e:	f00c fd9b 	bl	800e168 <memset>
  if(hspi->Instance==SPI1)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a6a      	ldr	r2, [pc, #424]	@ (80017e0 <HAL_SPI_MspInit+0x1d4>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d147      	bne.n	80016cc <HAL_SPI_MspInit+0xc0>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800163c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001640:	f04f 0300 	mov.w	r3, #0
 8001644:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_MSIK;
 8001648:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800164c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001650:	f107 0320 	add.w	r3, r7, #32
 8001654:	4618      	mov	r0, r3
 8001656:	f006 f839 	bl	80076cc <HAL_RCCEx_PeriphCLKConfig>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8001660:	f7ff fef8 	bl	8001454 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001664:	4b5f      	ldr	r3, [pc, #380]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 8001666:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800166a:	4a5e      	ldr	r2, [pc, #376]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 800166c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001670:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001674:	4b5b      	ldr	r3, [pc, #364]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 8001676:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800167a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800167e:	61fb      	str	r3, [r7, #28]
 8001680:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001682:	4b58      	ldr	r3, [pc, #352]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 8001684:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001688:	4a56      	ldr	r2, [pc, #344]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 800168a:	f043 0301 	orr.w	r3, r3, #1
 800168e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001692:	4b54      	ldr	r3, [pc, #336]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 8001694:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001698:	f003 0301 	and.w	r3, r3, #1
 800169c:	61bb      	str	r3, [r7, #24]
 800169e:	69bb      	ldr	r3, [r7, #24]
    PA1     ------> SPI1_SCK
    PA4     ------> SPI1_NSS
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI_DAC2_SCK_Pin|SPI_DAC2_NSS_Pin|SPI_DAC2_MISO_Pin|SPI_DAC2_MOSI_Pin;
 80016a0:	23d2      	movs	r3, #210	@ 0xd2
 80016a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a6:	2302      	movs	r3, #2
 80016a8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b2:	2300      	movs	r3, #0
 80016b4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016b8:	2305      	movs	r3, #5
 80016ba:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016be:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80016c2:	4619      	mov	r1, r3
 80016c4:	4848      	ldr	r0, [pc, #288]	@ (80017e8 <HAL_SPI_MspInit+0x1dc>)
 80016c6:	f002 fbe9 	bl	8003e9c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80016ca:	e084      	b.n	80017d6 <HAL_SPI_MspInit+0x1ca>
  else if(hspi->Instance==SPI2)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a46      	ldr	r2, [pc, #280]	@ (80017ec <HAL_SPI_MspInit+0x1e0>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d17f      	bne.n	80017d6 <HAL_SPI_MspInit+0x1ca>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80016d6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80016da:	f04f 0300 	mov.w	r3, #0
 80016de:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_MSIK;
 80016e2:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80016e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016ea:	f107 0320 	add.w	r3, r7, #32
 80016ee:	4618      	mov	r0, r3
 80016f0:	f005 ffec 	bl	80076cc <HAL_RCCEx_PeriphCLKConfig>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <HAL_SPI_MspInit+0xf2>
      Error_Handler();
 80016fa:	f7ff feab 	bl	8001454 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016fe:	4b39      	ldr	r3, [pc, #228]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 8001700:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001704:	4a37      	ldr	r2, [pc, #220]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 8001706:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800170a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800170e:	4b35      	ldr	r3, [pc, #212]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 8001710:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001714:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001718:	617b      	str	r3, [r7, #20]
 800171a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800171c:	4b31      	ldr	r3, [pc, #196]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 800171e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001722:	4a30      	ldr	r2, [pc, #192]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 8001724:	f043 0304 	orr.w	r3, r3, #4
 8001728:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800172c:	4b2d      	ldr	r3, [pc, #180]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 800172e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001732:	f003 0304 	and.w	r3, r3, #4
 8001736:	613b      	str	r3, [r7, #16]
 8001738:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800173a:	4b2a      	ldr	r3, [pc, #168]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 800173c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001740:	4a28      	ldr	r2, [pc, #160]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 8001742:	f043 0308 	orr.w	r3, r3, #8
 8001746:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800174a:	4b26      	ldr	r3, [pc, #152]	@ (80017e4 <HAL_SPI_MspInit+0x1d8>)
 800174c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001750:	f003 0308 	and.w	r3, r3, #8
 8001754:	60fb      	str	r3, [r7, #12]
 8001756:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI_DAC1_MISO_Pin;
 8001758:	2304      	movs	r3, #4
 800175a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175e:	2302      	movs	r3, #2
 8001760:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176a:	2300      	movs	r3, #0
 800176c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001770:	2305      	movs	r3, #5
 8001772:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(SPI_DAC1_MISO_GPIO_Port, &GPIO_InitStruct);
 8001776:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800177a:	4619      	mov	r1, r3
 800177c:	481c      	ldr	r0, [pc, #112]	@ (80017f0 <HAL_SPI_MspInit+0x1e4>)
 800177e:	f002 fb8d 	bl	8003e9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI_DAC1_NSS_Pin|SPI_DAC1_MOSI_Pin;
 8001782:	2311      	movs	r3, #17
 8001784:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001788:	2302      	movs	r3, #2
 800178a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	2300      	movs	r3, #0
 8001796:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800179a:	2305      	movs	r3, #5
 800179c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017a0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80017a4:	4619      	mov	r1, r3
 80017a6:	4813      	ldr	r0, [pc, #76]	@ (80017f4 <HAL_SPI_MspInit+0x1e8>)
 80017a8:	f002 fb78 	bl	8003e9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI_DAC1_SCK_Pin;
 80017ac:	2308      	movs	r3, #8
 80017ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b2:	2302      	movs	r3, #2
 80017b4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017be:	2300      	movs	r3, #0
 80017c0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF3_SPI2;
 80017c4:	2303      	movs	r3, #3
 80017c6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(SPI_DAC1_SCK_GPIO_Port, &GPIO_InitStruct);
 80017ca:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80017ce:	4619      	mov	r1, r3
 80017d0:	4808      	ldr	r0, [pc, #32]	@ (80017f4 <HAL_SPI_MspInit+0x1e8>)
 80017d2:	f002 fb63 	bl	8003e9c <HAL_GPIO_Init>
}
 80017d6:	bf00      	nop
 80017d8:	37f8      	adds	r7, #248	@ 0xf8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40013000 	.word	0x40013000
 80017e4:	46020c00 	.word	0x46020c00
 80017e8:	42020000 	.word	0x42020000
 80017ec:	40003800 	.word	0x40003800
 80017f0:	42020800 	.word	0x42020800
 80017f4:	42020c00 	.word	0x42020c00

080017f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM8)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a75      	ldr	r2, [pc, #468]	@ (80019dc <HAL_TIM_Base_MspInit+0x1e4>)
 8001806:	4293      	cmp	r3, r2
 8001808:	f040 80e3 	bne.w	80019d2 <HAL_TIM_Base_MspInit+0x1da>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800180c:	4b74      	ldr	r3, [pc, #464]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1e8>)
 800180e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001812:	4a73      	ldr	r2, [pc, #460]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1e8>)
 8001814:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001818:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800181c:	4b70      	ldr	r3, [pc, #448]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1e8>)
 800181e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001822:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 DMA Init */
    /* GPDMA1_REQUEST_TIM8_UP Init */
    handle_GPDMA1_Channel14.Instance = GPDMA1_Channel14;
 800182a:	4b6e      	ldr	r3, [pc, #440]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 800182c:	4a6e      	ldr	r2, [pc, #440]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f0>)
 800182e:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel14.Init.Request = GPDMA1_REQUEST_TIM8_UP;
 8001830:	4b6c      	ldr	r3, [pc, #432]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 8001832:	2235      	movs	r2, #53	@ 0x35
 8001834:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel14.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001836:	4b6b      	ldr	r3, [pc, #428]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 8001838:	2200      	movs	r2, #0
 800183a:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel14.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800183c:	4b69      	ldr	r3, [pc, #420]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 800183e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001842:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel14.Init.SrcInc = DMA_SINC_FIXED;
 8001844:	4b67      	ldr	r3, [pc, #412]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 8001846:	2200      	movs	r2, #0
 8001848:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel14.Init.DestInc = DMA_DINC_INCREMENTED;
 800184a:	4b66      	ldr	r3, [pc, #408]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 800184c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001850:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel14.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 8001852:	4b64      	ldr	r3, [pc, #400]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 8001854:	2201      	movs	r2, #1
 8001856:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel14.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 8001858:	4b62      	ldr	r3, [pc, #392]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 800185a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800185e:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel14.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8001860:	4b60      	ldr	r3, [pc, #384]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 8001862:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001866:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel14.Init.SrcBurstLength = 1;
 8001868:	4b5e      	ldr	r3, [pc, #376]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 800186a:	2201      	movs	r2, #1
 800186c:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel14.Init.DestBurstLength = 1;
 800186e:	4b5d      	ldr	r3, [pc, #372]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 8001870:	2201      	movs	r2, #1
 8001872:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel14.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8001874:	4b5b      	ldr	r3, [pc, #364]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 8001876:	2200      	movs	r2, #0
 8001878:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel14.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 800187a:	4b5a      	ldr	r3, [pc, #360]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 800187c:	2200      	movs	r2, #0
 800187e:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel14.Init.Mode = DMA_NORMAL;
 8001880:	4b58      	ldr	r3, [pc, #352]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 8001882:	2200      	movs	r2, #0
 8001884:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel14) != HAL_OK)
 8001886:	4857      	ldr	r0, [pc, #348]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 8001888:	f001 fd3a 	bl	8003300 <HAL_DMA_Init>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <HAL_TIM_Base_MspInit+0x9e>
    {
      Error_Handler();
 8001892:	f7ff fddf 	bl	8001454 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_UPDATE], handle_GPDMA1_Channel14);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a52      	ldr	r2, [pc, #328]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 800189a:	621a      	str	r2, [r3, #32]
 800189c:	4a51      	ldr	r2, [pc, #324]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel14, DMA_CHANNEL_NPRIV) != HAL_OK)
 80018a2:	2110      	movs	r1, #16
 80018a4:	484f      	ldr	r0, [pc, #316]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1ec>)
 80018a6:	f002 f818 	bl	80038da <HAL_DMA_ConfigChannelAttributes>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <HAL_TIM_Base_MspInit+0xbc>
    {
      Error_Handler();
 80018b0:	f7ff fdd0 	bl	8001454 <Error_Handler>
    }

    /* GPDMA1_REQUEST_TIM8_UP Init */
    handle_GPDMA1_Channel13.Instance = GPDMA1_Channel13;
 80018b4:	4b4d      	ldr	r3, [pc, #308]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 80018b6:	4a4e      	ldr	r2, [pc, #312]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1f8>)
 80018b8:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel13.Init.Request = GPDMA1_REQUEST_TIM8_UP;
 80018ba:	4b4c      	ldr	r3, [pc, #304]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 80018bc:	2235      	movs	r2, #53	@ 0x35
 80018be:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel13.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 80018c0:	4b4a      	ldr	r3, [pc, #296]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel13.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018c6:	4b49      	ldr	r3, [pc, #292]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel13.Init.SrcInc = DMA_SINC_FIXED;
 80018cc:	4b47      	ldr	r3, [pc, #284]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel13.Init.DestInc = DMA_DINC_INCREMENTED;
 80018d2:	4b46      	ldr	r3, [pc, #280]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 80018d4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80018d8:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel13.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 80018da:	4b44      	ldr	r3, [pc, #272]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 80018dc:	2201      	movs	r2, #1
 80018de:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel13.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 80018e0:	4b42      	ldr	r3, [pc, #264]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 80018e2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80018e6:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel13.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 80018e8:	4b40      	ldr	r3, [pc, #256]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel13.Init.SrcBurstLength = 1;
 80018ee:	4b3f      	ldr	r3, [pc, #252]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 80018f0:	2201      	movs	r2, #1
 80018f2:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel13.Init.DestBurstLength = 1;
 80018f4:	4b3d      	ldr	r3, [pc, #244]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 80018f6:	2201      	movs	r2, #1
 80018f8:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel13.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 80018fa:	4b3c      	ldr	r3, [pc, #240]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel13.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001900:	4b3a      	ldr	r3, [pc, #232]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 8001902:	2200      	movs	r2, #0
 8001904:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel13.Init.Mode = DMA_NORMAL;
 8001906:	4b39      	ldr	r3, [pc, #228]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 8001908:	2200      	movs	r2, #0
 800190a:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel13) != HAL_OK)
 800190c:	4837      	ldr	r0, [pc, #220]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 800190e:	f001 fcf7 	bl	8003300 <HAL_DMA_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <HAL_TIM_Base_MspInit+0x124>
    {
      Error_Handler();
 8001918:	f7ff fd9c 	bl	8001454 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_UPDATE], handle_GPDMA1_Channel13);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4a33      	ldr	r2, [pc, #204]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 8001920:	621a      	str	r2, [r3, #32]
 8001922:	4a32      	ldr	r2, [pc, #200]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel13, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001928:	2110      	movs	r1, #16
 800192a:	4830      	ldr	r0, [pc, #192]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f4>)
 800192c:	f001 ffd5 	bl	80038da <HAL_DMA_ConfigChannelAttributes>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <HAL_TIM_Base_MspInit+0x142>
    {
      Error_Handler();
 8001936:	f7ff fd8d 	bl	8001454 <Error_Handler>
    }

    /* GPDMA1_REQUEST_TIM8_UP Init */
    handle_GPDMA1_Channel12.Instance = GPDMA1_Channel12;
 800193a:	4b2e      	ldr	r3, [pc, #184]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 800193c:	4a2e      	ldr	r2, [pc, #184]	@ (80019f8 <HAL_TIM_Base_MspInit+0x200>)
 800193e:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel12.Init.Request = GPDMA1_REQUEST_TIM8_UP;
 8001940:	4b2c      	ldr	r3, [pc, #176]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 8001942:	2235      	movs	r2, #53	@ 0x35
 8001944:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel12.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001946:	4b2b      	ldr	r3, [pc, #172]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel12.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800194c:	4b29      	ldr	r3, [pc, #164]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 800194e:	2200      	movs	r2, #0
 8001950:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel12.Init.SrcInc = DMA_SINC_FIXED;
 8001952:	4b28      	ldr	r3, [pc, #160]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 8001954:	2200      	movs	r2, #0
 8001956:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel12.Init.DestInc = DMA_DINC_INCREMENTED;
 8001958:	4b26      	ldr	r3, [pc, #152]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 800195a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800195e:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel12.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 8001960:	4b24      	ldr	r3, [pc, #144]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 8001962:	2201      	movs	r2, #1
 8001964:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel12.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 8001966:	4b23      	ldr	r3, [pc, #140]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 8001968:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800196c:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel12.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 800196e:	4b21      	ldr	r3, [pc, #132]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 8001970:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001974:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel12.Init.SrcBurstLength = 1;
 8001976:	4b1f      	ldr	r3, [pc, #124]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 8001978:	2201      	movs	r2, #1
 800197a:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel12.Init.DestBurstLength = 1;
 800197c:	4b1d      	ldr	r3, [pc, #116]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 800197e:	2201      	movs	r2, #1
 8001980:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel12.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8001982:	4b1c      	ldr	r3, [pc, #112]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 8001984:	2200      	movs	r2, #0
 8001986:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel12.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001988:	4b1a      	ldr	r3, [pc, #104]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 800198a:	2200      	movs	r2, #0
 800198c:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel12.Init.Mode = DMA_NORMAL;
 800198e:	4b19      	ldr	r3, [pc, #100]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 8001990:	2200      	movs	r2, #0
 8001992:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel12) != HAL_OK)
 8001994:	4817      	ldr	r0, [pc, #92]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 8001996:	f001 fcb3 	bl	8003300 <HAL_DMA_Init>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <HAL_TIM_Base_MspInit+0x1ac>
    {
      Error_Handler();
 80019a0:	f7ff fd58 	bl	8001454 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_UPDATE], handle_GPDMA1_Channel12);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a13      	ldr	r2, [pc, #76]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 80019a8:	621a      	str	r2, [r3, #32]
 80019aa:	4a12      	ldr	r2, [pc, #72]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel12, DMA_CHANNEL_NPRIV) != HAL_OK)
 80019b0:	2110      	movs	r1, #16
 80019b2:	4810      	ldr	r0, [pc, #64]	@ (80019f4 <HAL_TIM_Base_MspInit+0x1fc>)
 80019b4:	f001 ff91 	bl	80038da <HAL_DMA_ConfigChannelAttributes>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <HAL_TIM_Base_MspInit+0x1ca>
    {
      Error_Handler();
 80019be:	f7ff fd49 	bl	8001454 <Error_Handler>
    }

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2100      	movs	r1, #0
 80019c6:	2034      	movs	r0, #52	@ 0x34
 80019c8:	f001 fbbe 	bl	8003148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 80019cc:	2034      	movs	r0, #52	@ 0x34
 80019ce:	f001 fbd5 	bl	800317c <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM8_MspInit 1 */

  }

}
 80019d2:	bf00      	nop
 80019d4:	3710      	adds	r7, #16
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	40013400 	.word	0x40013400
 80019e0:	46020c00 	.word	0x46020c00
 80019e4:	20000480 	.word	0x20000480
 80019e8:	40020750 	.word	0x40020750
 80019ec:	200004f8 	.word	0x200004f8
 80019f0:	400206d0 	.word	0x400206d0
 80019f4:	20000570 	.word	0x20000570
 80019f8:	40020650 	.word	0x40020650

080019fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b088      	sub	sp, #32
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 030c 	add.w	r3, r7, #12
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a12      	ldr	r2, [pc, #72]	@ (8001a64 <HAL_TIM_MspPostInit+0x68>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d11e      	bne.n	8001a5c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a1e:	4b12      	ldr	r3, [pc, #72]	@ (8001a68 <HAL_TIM_MspPostInit+0x6c>)
 8001a20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a24:	4a10      	ldr	r2, [pc, #64]	@ (8001a68 <HAL_TIM_MspPostInit+0x6c>)
 8001a26:	f043 0304 	orr.w	r3, r3, #4
 8001a2a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a68 <HAL_TIM_MspPostInit+0x6c>)
 8001a30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a34:	f003 0304 	and.w	r3, r3, #4
 8001a38:	60bb      	str	r3, [r7, #8]
 8001a3a:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ADC_CLK_Pin;
 8001a3c:	2380      	movs	r3, #128	@ 0x80
 8001a3e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a40:	2302      	movs	r3, #2
 8001a42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_CLK_GPIO_Port, &GPIO_InitStruct);
 8001a50:	f107 030c 	add.w	r3, r7, #12
 8001a54:	4619      	mov	r1, r3
 8001a56:	4805      	ldr	r0, [pc, #20]	@ (8001a6c <HAL_TIM_MspPostInit+0x70>)
 8001a58:	f002 fa20 	bl	8003e9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001a5c:	bf00      	nop
 8001a5e:	3720      	adds	r7, #32
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40013400 	.word	0x40013400
 8001a68:	46020c00 	.word	0x46020c00
 8001a6c:	42020800 	.word	0x42020800

08001a70 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b0bc      	sub	sp, #240	@ 0xf0
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a78:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	605a      	str	r2, [r3, #4]
 8001a82:	609a      	str	r2, [r3, #8]
 8001a84:	60da      	str	r2, [r3, #12]
 8001a86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a88:	f107 0318 	add.w	r3, r7, #24
 8001a8c:	22c0      	movs	r2, #192	@ 0xc0
 8001a8e:	2100      	movs	r1, #0
 8001a90:	4618      	mov	r0, r3
 8001a92:	f00c fb69 	bl	800e168 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a3c      	ldr	r2, [pc, #240]	@ (8001b8c <HAL_PCD_MspInit+0x11c>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d171      	bne.n	8001b84 <HAL_PCD_MspInit+0x114>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001aa0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001aa4:	f04f 0300 	mov.w	r3, #0
 8001aa8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 8001aac:	2300      	movs	r3, #0
 8001aae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ab2:	f107 0318 	add.w	r3, r7, #24
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f005 fe08 	bl	80076cc <HAL_RCCEx_PeriphCLKConfig>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <HAL_PCD_MspInit+0x56>
    {
      Error_Handler();
 8001ac2:	f7ff fcc7 	bl	8001454 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac6:	4b32      	ldr	r3, [pc, #200]	@ (8001b90 <HAL_PCD_MspInit+0x120>)
 8001ac8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001acc:	4a30      	ldr	r2, [pc, #192]	@ (8001b90 <HAL_PCD_MspInit+0x120>)
 8001ace:	f043 0301 	orr.w	r3, r3, #1
 8001ad2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ad6:	4b2e      	ldr	r3, [pc, #184]	@ (8001b90 <HAL_PCD_MspInit+0x120>)
 8001ad8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	617b      	str	r3, [r7, #20]
 8001ae2:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ae4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001ae8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aec:	2302      	movs	r3, #2
 8001aee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af2:	2300      	movs	r3, #0
 8001af4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af8:	2300      	movs	r3, #0
 8001afa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001afe:	230a      	movs	r3, #10
 8001b00:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b04:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4822      	ldr	r0, [pc, #136]	@ (8001b94 <HAL_PCD_MspInit+0x124>)
 8001b0c:	f002 f9c6 	bl	8003e9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001b10:	4b1f      	ldr	r3, [pc, #124]	@ (8001b90 <HAL_PCD_MspInit+0x120>)
 8001b12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b16:	4a1e      	ldr	r2, [pc, #120]	@ (8001b90 <HAL_PCD_MspInit+0x120>)
 8001b18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b1c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b20:	4b1b      	ldr	r3, [pc, #108]	@ (8001b90 <HAL_PCD_MspInit+0x120>)
 8001b22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b2a:	613b      	str	r3, [r7, #16]
 8001b2c:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b2e:	4b18      	ldr	r3, [pc, #96]	@ (8001b90 <HAL_PCD_MspInit+0x120>)
 8001b30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b34:	f003 0304 	and.w	r3, r3, #4
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d119      	bne.n	8001b70 <HAL_PCD_MspInit+0x100>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b3c:	4b14      	ldr	r3, [pc, #80]	@ (8001b90 <HAL_PCD_MspInit+0x120>)
 8001b3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b42:	4a13      	ldr	r2, [pc, #76]	@ (8001b90 <HAL_PCD_MspInit+0x120>)
 8001b44:	f043 0304 	orr.w	r3, r3, #4
 8001b48:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001b4c:	4b10      	ldr	r3, [pc, #64]	@ (8001b90 <HAL_PCD_MspInit+0x120>)
 8001b4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b52:	f003 0304 	and.w	r3, r3, #4
 8001b56:	60fb      	str	r3, [r7, #12]
 8001b58:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8001b5a:	f004 fb27 	bl	80061ac <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b90 <HAL_PCD_MspInit+0x120>)
 8001b60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b64:	4a0a      	ldr	r2, [pc, #40]	@ (8001b90 <HAL_PCD_MspInit+0x120>)
 8001b66:	f023 0304 	bic.w	r3, r3, #4
 8001b6a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001b6e:	e001      	b.n	8001b74 <HAL_PCD_MspInit+0x104>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8001b70:	f004 fb1c 	bl	80061ac <HAL_PWREx_EnableVddUSB>
    }
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001b74:	2200      	movs	r2, #0
 8001b76:	2100      	movs	r1, #0
 8001b78:	2049      	movs	r0, #73	@ 0x49
 8001b7a:	f001 fae5 	bl	8003148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001b7e:	2049      	movs	r0, #73	@ 0x49
 8001b80:	f001 fafc 	bl	800317c <HAL_NVIC_EnableIRQ>

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001b84:	bf00      	nop
 8001b86:	37f0      	adds	r7, #240	@ 0xf0
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	42040000 	.word	0x42040000
 8001b90:	46020c00 	.word	0x46020c00
 8001b94:	42020000 	.word	0x42020000

08001b98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b9c:	bf00      	nop
 8001b9e:	e7fd      	b.n	8001b9c <NMI_Handler+0x4>

08001ba0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ba4:	bf00      	nop
 8001ba6:	e7fd      	b.n	8001ba4 <HardFault_Handler+0x4>

08001ba8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bac:	bf00      	nop
 8001bae:	e7fd      	b.n	8001bac <MemManage_Handler+0x4>

08001bb0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bb4:	bf00      	nop
 8001bb6:	e7fd      	b.n	8001bb4 <BusFault_Handler+0x4>

08001bb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bbc:	bf00      	nop
 8001bbe:	e7fd      	b.n	8001bbc <UsageFault_Handler+0x4>

08001bc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001be0:	bf00      	nop
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr

08001bea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bee:	f001 f9af 	bl	8002f50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bf2:	bf00      	nop
 8001bf4:	bd80      	pop	{r7, pc}
	...

08001bf8 <TIM8_UP_IRQHandler>:

/**
  * @brief This function handles TIM8 Update interrupt.
  */
void TIM8_UP_IRQHandler(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_IRQn 0 */

  /* USER CODE END TIM8_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001bfc:	4802      	ldr	r0, [pc, #8]	@ (8001c08 <TIM8_UP_IRQHandler+0x10>)
 8001bfe:	f007 fb31 	bl	8009264 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_IRQn 1 */

  /* USER CODE END TIM8_UP_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20000434 	.word	0x20000434

08001c0c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
//  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001c10:	4802      	ldr	r0, [pc, #8]	@ (8001c1c <OTG_FS_IRQHandler+0x10>)
 8001c12:	f003 f8ec 	bl	8004dee <HAL_PCD_IRQHandler>
  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	200164b4 	.word	0x200164b4

08001c20 <GPDMA1_Channel12_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 12 global interrupt.
  */
void GPDMA1_Channel12_IRQHandler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel12_IRQn 0 */

  /* USER CODE END GPDMA1_Channel12_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel12);
 8001c24:	4802      	ldr	r0, [pc, #8]	@ (8001c30 <GPDMA1_Channel12_IRQHandler+0x10>)
 8001c26:	f001 fcf7 	bl	8003618 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel12_IRQn 1 */

  /* USER CODE END GPDMA1_Channel12_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	20000570 	.word	0x20000570

08001c34 <GPDMA1_Channel13_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 13 global interrupt.
  */
void GPDMA1_Channel13_IRQHandler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel13_IRQn 0 */

  /* USER CODE END GPDMA1_Channel13_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel13);
 8001c38:	4802      	ldr	r0, [pc, #8]	@ (8001c44 <GPDMA1_Channel13_IRQHandler+0x10>)
 8001c3a:	f001 fced 	bl	8003618 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel13_IRQn 1 */

  /* USER CODE END GPDMA1_Channel13_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	200004f8 	.word	0x200004f8

08001c48 <GPDMA1_Channel14_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 14 global interrupt.
  */
void GPDMA1_Channel14_IRQHandler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel14_IRQn 0 */

  /* USER CODE END GPDMA1_Channel14_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel14);
 8001c4c:	4802      	ldr	r0, [pc, #8]	@ (8001c58 <GPDMA1_Channel14_IRQHandler+0x10>)
 8001c4e:	f001 fce3 	bl	8003618 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel14_IRQn 1 */

  /* USER CODE END GPDMA1_Channel14_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	20000480 	.word	0x20000480

08001c5c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c60:	4b18      	ldr	r3, [pc, #96]	@ (8001cc4 <SystemInit+0x68>)
 8001c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c66:	4a17      	ldr	r2, [pc, #92]	@ (8001cc4 <SystemInit+0x68>)
 8001c68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8001c70:	4b15      	ldr	r3, [pc, #84]	@ (8001cc8 <SystemInit+0x6c>)
 8001c72:	2201      	movs	r2, #1
 8001c74:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001c76:	4b14      	ldr	r3, [pc, #80]	@ (8001cc8 <SystemInit+0x6c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001c7c:	4b12      	ldr	r3, [pc, #72]	@ (8001cc8 <SystemInit+0x6c>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8001c82:	4b11      	ldr	r3, [pc, #68]	@ (8001cc8 <SystemInit+0x6c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8001c88:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc8 <SystemInit+0x6c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a0e      	ldr	r2, [pc, #56]	@ (8001cc8 <SystemInit+0x6c>)
 8001c8e:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001c92:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001c96:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8001c98:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc8 <SystemInit+0x6c>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc8 <SystemInit+0x6c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a09      	ldr	r2, [pc, #36]	@ (8001cc8 <SystemInit+0x6c>)
 8001ca4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ca8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001caa:	4b07      	ldr	r3, [pc, #28]	@ (8001cc8 <SystemInit+0x6c>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001cb0:	4b04      	ldr	r3, [pc, #16]	@ (8001cc4 <SystemInit+0x68>)
 8001cb2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001cb6:	609a      	str	r2, [r3, #8]
  #endif
}
 8001cb8:	bf00      	nop
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	e000ed00 	.word	0xe000ed00
 8001cc8:	46020c00 	.word	0x46020c00

08001ccc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001ccc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d04 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001cd0:	f7ff ffc4 	bl	8001c5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001cd4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001cd6:	e003      	b.n	8001ce0 <LoopCopyDataInit>

08001cd8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d08 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001cda:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001cdc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001cde:	3104      	adds	r1, #4

08001ce0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001ce0:	480a      	ldr	r0, [pc, #40]	@ (8001d0c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8001d10 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001ce4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001ce6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001ce8:	d3f6      	bcc.n	8001cd8 <CopyDataInit>
	ldr	r2, =_sbss
 8001cea:	4a0a      	ldr	r2, [pc, #40]	@ (8001d14 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001cec:	e002      	b.n	8001cf4 <LoopFillZerobss>

08001cee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001cee:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001cf0:	f842 3b04 	str.w	r3, [r2], #4

08001cf4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001cf4:	4b08      	ldr	r3, [pc, #32]	@ (8001d18 <LoopForever+0x16>)
	cmp	r2, r3
 8001cf6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001cf8:	d3f9      	bcc.n	8001cee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cfa:	f00c fa43 	bl	800e184 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cfe:	f7fe ff9f 	bl	8000c40 <main>

08001d02 <LoopForever>:

LoopForever:
    b LoopForever
 8001d02:	e7fe      	b.n	8001d02 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001d04:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8001d08:	0800f280 	.word	0x0800f280
	ldr	r0, =_sdata
 8001d0c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001d10:	20000250 	.word	0x20000250
	ldr	r2, =_sbss
 8001d14:	20000250 	.word	0x20000250
	ldr	r3, = _ebss
 8001d18:	20016cf4 	.word	0x20016cf4

08001d1c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d1c:	e7fe      	b.n	8001d1c <ADC1_IRQHandler>
	...

08001d20 <set_adc_sampling_freq>:

void dma_adc_1_cplt_callback(DMA_HandleTypeDef *hdma);
void dma_adc_2_cplt_callback(DMA_HandleTypeDef *hdma);
void dma_adc_3_cplt_callback(DMA_HandleTypeDef *hdma);

void set_adc_sampling_freq(uint32_t sample_freq){
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	uint32_t sample_freq_div;
	sample_freq_div = 160000000UL / sample_freq;
 8001d28:	4a1a      	ldr	r2, [pc, #104]	@ (8001d94 <set_adc_sampling_freq+0x74>)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d30:	60bb      	str	r3, [r7, #8]
//	TIM8->ARR = sample_freq_div-1;
//	TIM8->CCR1 = TIM8->ARR/2;
	TIM8->CCR2 = TIM8->ARR/2;
 8001d32:	4b19      	ldr	r3, [pc, #100]	@ (8001d98 <set_adc_sampling_freq+0x78>)
 8001d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d36:	4a18      	ldr	r2, [pc, #96]	@ (8001d98 <set_adc_sampling_freq+0x78>)
 8001d38:	085b      	lsrs	r3, r3, #1
 8001d3a:	6393      	str	r3, [r2, #56]	@ 0x38
	TIM8->DIER |= TIM_DIER_UDE;
 8001d3c:	4b16      	ldr	r3, [pc, #88]	@ (8001d98 <set_adc_sampling_freq+0x78>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	4a15      	ldr	r2, [pc, #84]	@ (8001d98 <set_adc_sampling_freq+0x78>)
 8001d42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d46:	60d3      	str	r3, [r2, #12]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001d48:	2104      	movs	r1, #4
 8001d4a:	4814      	ldr	r0, [pc, #80]	@ (8001d9c <set_adc_sampling_freq+0x7c>)
 8001d4c:	f007 f938 	bl	8008fc0 <HAL_TIM_PWM_Start>
	for(int i = 0; i <DVC_MAX_NUM_ADC_SAMPLES; i++){
 8001d50:	2300      	movs	r3, #0
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	e014      	b.n	8001d80 <set_adc_sampling_freq+0x60>
		if(i%2){
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d006      	beq.n	8001d6e <set_adc_sampling_freq+0x4e>
			dma_trig_test[i] = (1 << 12);
 8001d60:	4a0f      	ldr	r2, [pc, #60]	@ (8001da0 <set_adc_sampling_freq+0x80>)
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d68:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001d6c:	e005      	b.n	8001d7a <set_adc_sampling_freq+0x5a>
		}
		else{
			dma_trig_test[i] = (1 << (12 + 16));
 8001d6e:	4a0c      	ldr	r2, [pc, #48]	@ (8001da0 <set_adc_sampling_freq+0x80>)
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8001d76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i <DVC_MAX_NUM_ADC_SAMPLES; i++){
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d86:	dbe6      	blt.n	8001d56 <set_adc_sampling_freq+0x36>
		}
	}
}
 8001d88:	bf00      	nop
 8001d8a:	bf00      	nop
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	09896800 	.word	0x09896800
 8001d98:	40013400 	.word	0x40013400
 8001d9c:	20000434 	.word	0x20000434
 8001da0:	20000acc 	.word	0x20000acc

08001da4 <set_adc_dma_callback_routines>:

void set_adc_dma_callback_routines(void){
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
	adc_1_busy = 0;
 8001da8:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd8 <set_adc_dma_callback_routines+0x34>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	701a      	strb	r2, [r3, #0]
	adc_2_busy = 0;
 8001dae:	4b0b      	ldr	r3, [pc, #44]	@ (8001ddc <set_adc_dma_callback_routines+0x38>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	701a      	strb	r2, [r3, #0]
	adc_3_busy = 0;
 8001db4:	4b0a      	ldr	r3, [pc, #40]	@ (8001de0 <set_adc_dma_callback_routines+0x3c>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	701a      	strb	r2, [r3, #0]
	handle_GPDMA1_Channel12.XferCpltCallback = &dma_adc_1_cplt_callback;
 8001dba:	4b0a      	ldr	r3, [pc, #40]	@ (8001de4 <set_adc_dma_callback_routines+0x40>)
 8001dbc:	4a0a      	ldr	r2, [pc, #40]	@ (8001de8 <set_adc_dma_callback_routines+0x44>)
 8001dbe:	661a      	str	r2, [r3, #96]	@ 0x60
	handle_GPDMA1_Channel13.XferCpltCallback = &dma_adc_2_cplt_callback;
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001dec <set_adc_dma_callback_routines+0x48>)
 8001dc2:	4a0b      	ldr	r2, [pc, #44]	@ (8001df0 <set_adc_dma_callback_routines+0x4c>)
 8001dc4:	661a      	str	r2, [r3, #96]	@ 0x60
	handle_GPDMA1_Channel14.XferCpltCallback = &dma_adc_3_cplt_callback;
 8001dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001df4 <set_adc_dma_callback_routines+0x50>)
 8001dc8:	4a0b      	ldr	r2, [pc, #44]	@ (8001df8 <set_adc_dma_callback_routines+0x54>)
 8001dca:	661a      	str	r2, [r3, #96]	@ 0x60
}
 8001dcc:	bf00      	nop
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	20008acc 	.word	0x20008acc
 8001ddc:	20008acd 	.word	0x20008acd
 8001de0:	20008ace 	.word	0x20008ace
 8001de4:	20000570 	.word	0x20000570
 8001de8:	08001f65 	.word	0x08001f65
 8001dec:	200004f8 	.word	0x200004f8
 8001df0:	08001f99 	.word	0x08001f99
 8001df4:	20000480 	.word	0x20000480
 8001df8:	08001fc1 	.word	0x08001fc1

08001dfc <collect_adc_samples2>:
        HAL_DMA_Abort(dma_ptr);
    }
	return result;
}

HAL_StatusTypeDef collect_adc_samples2(uint8_t adc_num){
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef result1, result2, result3;
	result1 = HAL_OK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	73fb      	strb	r3, [r7, #15]
	result2 = HAL_OK;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	73bb      	strb	r3, [r7, #14]
	result3 = HAL_OK;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	737b      	strb	r3, [r7, #13]
	if(adc_num & DVC_USE_ADC_1_SAMPLING){
 8001e12:	79fb      	ldrb	r3, [r7, #7]
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d00e      	beq.n	8001e3a <collect_adc_samples2+0x3e>
		adc_1_busy = 1;
 8001e1c:	4b20      	ldr	r3, [pc, #128]	@ (8001ea0 <collect_adc_samples2+0xa4>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start(&htim8);
 8001e22:	4820      	ldr	r0, [pc, #128]	@ (8001ea4 <collect_adc_samples2+0xa8>)
 8001e24:	f006 ffd2 	bl	8008dcc <HAL_TIM_Base_Start>
		result1 = HAL_DMA_Start_IT(&handle_GPDMA1_Channel12,(uint32_t)&GPIOE->IDR,(uint32_t)adc_samples_1,DVC_MAX_NUM_ADC_SAMPLES*sizeof(uint16_t));
 8001e28:	4a1f      	ldr	r2, [pc, #124]	@ (8001ea8 <collect_adc_samples2+0xac>)
 8001e2a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e2e:	491f      	ldr	r1, [pc, #124]	@ (8001eac <collect_adc_samples2+0xb0>)
 8001e30:	481f      	ldr	r0, [pc, #124]	@ (8001eb0 <collect_adc_samples2+0xb4>)
 8001e32:	f001 fb91 	bl	8003558 <HAL_DMA_Start_IT>
 8001e36:	4603      	mov	r3, r0
 8001e38:	73fb      	strb	r3, [r7, #15]
	}
	if(adc_num & DVC_USE_ADC_2_SAMPLING){
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d00e      	beq.n	8001e62 <collect_adc_samples2+0x66>
		adc_2_busy = 1;
 8001e44:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb4 <collect_adc_samples2+0xb8>)
 8001e46:	2201      	movs	r2, #1
 8001e48:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start(&htim8);
 8001e4a:	4816      	ldr	r0, [pc, #88]	@ (8001ea4 <collect_adc_samples2+0xa8>)
 8001e4c:	f006 ffbe 	bl	8008dcc <HAL_TIM_Base_Start>
		result2 = HAL_DMA_Start_IT(&handle_GPDMA1_Channel13,(uint32_t)&GPIOF->IDR,(uint32_t)adc_samples_2,DVC_MAX_NUM_ADC_SAMPLES*sizeof(uint16_t));
 8001e50:	4a19      	ldr	r2, [pc, #100]	@ (8001eb8 <collect_adc_samples2+0xbc>)
 8001e52:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e56:	4919      	ldr	r1, [pc, #100]	@ (8001ebc <collect_adc_samples2+0xc0>)
 8001e58:	4819      	ldr	r0, [pc, #100]	@ (8001ec0 <collect_adc_samples2+0xc4>)
 8001e5a:	f001 fb7d 	bl	8003558 <HAL_DMA_Start_IT>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	73bb      	strb	r3, [r7, #14]
	}
	if(adc_num & DVC_USE_ADC_3_SAMPLING){
 8001e62:	79fb      	ldrb	r3, [r7, #7]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d00e      	beq.n	8001e8a <collect_adc_samples2+0x8e>
		adc_3_busy = 1;
 8001e6c:	4b15      	ldr	r3, [pc, #84]	@ (8001ec4 <collect_adc_samples2+0xc8>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start(&htim8);
 8001e72:	480c      	ldr	r0, [pc, #48]	@ (8001ea4 <collect_adc_samples2+0xa8>)
 8001e74:	f006 ffaa 	bl	8008dcc <HAL_TIM_Base_Start>
		result3 = HAL_DMA_Start_IT(&handle_GPDMA1_Channel14,(uint32_t)&GPIOF->IDR,(uint32_t)adc_samples_3,DVC_MAX_NUM_ADC_SAMPLES*sizeof(uint16_t));
 8001e78:	4a13      	ldr	r2, [pc, #76]	@ (8001ec8 <collect_adc_samples2+0xcc>)
 8001e7a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e7e:	490f      	ldr	r1, [pc, #60]	@ (8001ebc <collect_adc_samples2+0xc0>)
 8001e80:	4812      	ldr	r0, [pc, #72]	@ (8001ecc <collect_adc_samples2+0xd0>)
 8001e82:	f001 fb69 	bl	8003558 <HAL_DMA_Start_IT>
 8001e86:	4603      	mov	r3, r0
 8001e88:	737b      	strb	r3, [r7, #13]
	}
	return result1 | result2 | result3;
 8001e8a:	7bfa      	ldrb	r2, [r7, #15]
 8001e8c:	7bbb      	ldrb	r3, [r7, #14]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	7b7b      	ldrb	r3, [r7, #13]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	b2db      	uxtb	r3, r3
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20008acc 	.word	0x20008acc
 8001ea4:	20000434 	.word	0x20000434
 8001ea8:	20008ad4 	.word	0x20008ad4
 8001eac:	42021010 	.word	0x42021010
 8001eb0:	20000570 	.word	0x20000570
 8001eb4:	20008acd 	.word	0x20008acd
 8001eb8:	2000cad4 	.word	0x2000cad4
 8001ebc:	42021410 	.word	0x42021410
 8001ec0:	200004f8 	.word	0x200004f8
 8001ec4:	20008ace 	.word	0x20008ace
 8001ec8:	20010ad4 	.word	0x20010ad4
 8001ecc:	20000480 	.word	0x20000480

08001ed0 <reverse_bits_16>:

uint16_t reverse_bits_16(uint16_t num) {
 8001ed0:	b480      	push	{r7}
 8001ed2:	b085      	sub	sp, #20
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	80fb      	strh	r3, [r7, #6]
    uint16_t reversed = 0;
 8001eda:	2300      	movs	r3, #0
 8001edc:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < 16; i++) {
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60bb      	str	r3, [r7, #8]
 8001ee2:	e013      	b.n	8001f0c <reverse_bits_16+0x3c>
        reversed |= ((num >> i) & 1) << (15 - i);
 8001ee4:	88fa      	ldrh	r2, [r7, #6]
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	fa42 f303 	asr.w	r3, r2, r3
 8001eec:	f003 0201 	and.w	r2, r3, #1
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	f1c3 030f 	rsb	r3, r3, #15
 8001ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8001efa:	b21a      	sxth	r2, r3
 8001efc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	b21b      	sxth	r3, r3
 8001f04:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < 16; i++) {
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	60bb      	str	r3, [r7, #8]
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	2b0f      	cmp	r3, #15
 8001f10:	dde8      	ble.n	8001ee4 <reverse_bits_16+0x14>
    }
    return reversed;
 8001f12:	89fb      	ldrh	r3, [r7, #14]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3714      	adds	r7, #20
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <reverse_buffer_bits_16>:

void reverse_buffer_bits_16(uint16_t *buffer, size_t size) {
 8001f20:	b590      	push	{r4, r7, lr}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
    for (size_t i = 0; i < size; i++) {
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	60fb      	str	r3, [r7, #12]
 8001f2e:	e010      	b.n	8001f52 <reverse_buffer_bits_16+0x32>
        buffer[i] = reverse_bits_16(buffer[i]);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	4413      	add	r3, r2
 8001f38:	8819      	ldrh	r1, [r3, #0]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	18d4      	adds	r4, r2, r3
 8001f42:	4608      	mov	r0, r1
 8001f44:	f7ff ffc4 	bl	8001ed0 <reverse_bits_16>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	8023      	strh	r3, [r4, #0]
    for (size_t i = 0; i < size; i++) {
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	60fb      	str	r3, [r7, #12]
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d3ea      	bcc.n	8001f30 <reverse_buffer_bits_16+0x10>
    }
}
 8001f5a:	bf00      	nop
 8001f5c:	bf00      	nop
 8001f5e:	3714      	adds	r7, #20
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd90      	pop	{r4, r7, pc}

08001f64 <dma_adc_1_cplt_callback>:

void dma_adc_1_cplt_callback(DMA_HandleTypeDef *hdma){
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
	reverse_buffer_bits_16(adc_samples_1,DVC_MAX_NUM_ADC_SAMPLES);
 8001f6c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f70:	4806      	ldr	r0, [pc, #24]	@ (8001f8c <dma_adc_1_cplt_callback+0x28>)
 8001f72:	f7ff ffd5 	bl	8001f20 <reverse_buffer_bits_16>
	adc_1_busy = 0;
 8001f76:	4b06      	ldr	r3, [pc, #24]	@ (8001f90 <dma_adc_1_cplt_callback+0x2c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	701a      	strb	r2, [r3, #0]
	adc_1_full = 1;
 8001f7c:	4b05      	ldr	r3, [pc, #20]	@ (8001f94 <dma_adc_1_cplt_callback+0x30>)
 8001f7e:	2201      	movs	r2, #1
 8001f80:	701a      	strb	r2, [r3, #0]
}
 8001f82:	bf00      	nop
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20008ad4 	.word	0x20008ad4
 8001f90:	20008acc 	.word	0x20008acc
 8001f94:	20008acf 	.word	0x20008acf

08001f98 <dma_adc_2_cplt_callback>:

void dma_adc_2_cplt_callback(DMA_HandleTypeDef *hdma){
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
	adc_2_busy = 0;
 8001fa0:	4b05      	ldr	r3, [pc, #20]	@ (8001fb8 <dma_adc_2_cplt_callback+0x20>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	701a      	strb	r2, [r3, #0]
	adc_2_full = 1;
 8001fa6:	4b05      	ldr	r3, [pc, #20]	@ (8001fbc <dma_adc_2_cplt_callback+0x24>)
 8001fa8:	2201      	movs	r2, #1
 8001faa:	701a      	strb	r2, [r3, #0]
}
 8001fac:	bf00      	nop
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	20008acd 	.word	0x20008acd
 8001fbc:	20008ad0 	.word	0x20008ad0

08001fc0 <dma_adc_3_cplt_callback>:

void dma_adc_3_cplt_callback(DMA_HandleTypeDef *hdma){
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
	adc_3_busy = 0;
 8001fc8:	4b05      	ldr	r3, [pc, #20]	@ (8001fe0 <dma_adc_3_cplt_callback+0x20>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	701a      	strb	r2, [r3, #0]
	adc_3_full = 1;
 8001fce:	4b05      	ldr	r3, [pc, #20]	@ (8001fe4 <dma_adc_3_cplt_callback+0x24>)
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	701a      	strb	r2, [r3, #0]
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	20008ace 	.word	0x20008ace
 8001fe4:	20008ad1 	.word	0x20008ad1

08001fe8 <init_register_map>:
 *      Author: User
 */

#include "../Inc/device_registers.h"

void init_register_map(RegisterMap_TypeDef* RegMap){
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < DVC_TOTAL_REGISTER_NUMBER; i++){
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	e007      	b.n	8002006 <init_register_map+0x1e>
		RegMap->RegisterArray[i].RegData = 0;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	68fa      	ldr	r2, [r7, #12]
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(int i = 0; i < DVC_TOTAL_REGISTER_NUMBER; i++){
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	3301      	adds	r3, #1
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2bff      	cmp	r3, #255	@ 0xff
 800200a:	ddf4      	ble.n	8001ff6 <init_register_map+0xe>
	}
}
 800200c:	bf00      	nop
 800200e:	bf00      	nop
 8002010:	3714      	adds	r7, #20
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <get_register>:

uint32_t get_register(RegisterMap_TypeDef* RegMap, uint32_t reg_addr){
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
 8002022:	6039      	str	r1, [r7, #0]
	return (REG_DATA_MASK & RegMap->RegisterArray[reg_addr].RegData);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800202c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
 8002030:	4618      	mov	r0, r3
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <set_register>:

void set_register(RegisterMap_TypeDef* RegMap, uint32_t reg_addr, uint32_t data){
 800203c:	b480      	push	{r7}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
	RegMap->RegisterArray[reg_addr].RegData = (REG_DATA_MASK & data);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	68ba      	ldr	r2, [r7, #8]
 8002052:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8002056:	bf00      	nop
 8002058:	3714      	adds	r7, #20
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <set_ad9833_dds_buffer>:
 *      Author: User
 */
#include "main.h"
#include "device_sourcing.h"

void set_ad9833_dds_buffer(uint8_t *buffer, uint32_t freq_28b) {
 8002062:	b480      	push	{r7}
 8002064:	b083      	sub	sp, #12
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
 800206a:	6039      	str	r1, [r7, #0]
	// Combine 14 MSBs and 14 LSBs
//    uint32_t freq_28b = ((freq_14msb & 0x3FFF) << 14) | (freq_14lsb & 0x3FFF);
    // Populate the buffer according to the command sequence
    buffer[0] = 0x21; buffer[1] = 0x00; // Control Register
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2221      	movs	r2, #33	@ 0x21
 8002070:	701a      	strb	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	3301      	adds	r3, #1
 8002076:	2200      	movs	r2, #0
 8002078:	701a      	strb	r2, [r3, #0]
    buffer[2] = 0x40 | ((freq_28b >> 8) & 0x3F); // Frequency Register 0 LSB
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	0a1b      	lsrs	r3, r3, #8
 800207e:	b2db      	uxtb	r3, r3
 8002080:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002084:	b2da      	uxtb	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	3302      	adds	r3, #2
 800208a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800208e:	b2d2      	uxtb	r2, r2
 8002090:	701a      	strb	r2, [r3, #0]
    buffer[3] = freq_28b & 0xFF;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	3303      	adds	r3, #3
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	b2d2      	uxtb	r2, r2
 800209a:	701a      	strb	r2, [r3, #0]
    buffer[4] = 0x40 | ((freq_28b >> 22) & 0x3F); // Frequency Register 0 MSB
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	0d9b      	lsrs	r3, r3, #22
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80020a6:	b2da      	uxtb	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3304      	adds	r3, #4
 80020ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80020b0:	b2d2      	uxtb	r2, r2
 80020b2:	701a      	strb	r2, [r3, #0]
    buffer[5] = (freq_28b >> 14) & 0xFF;
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	0b9a      	lsrs	r2, r3, #14
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3305      	adds	r3, #5
 80020bc:	b2d2      	uxtb	r2, r2
 80020be:	701a      	strb	r2, [r3, #0]
    buffer[6] = 0xC0; buffer[7] = 0x00; // Phase Register 0
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3306      	adds	r3, #6
 80020c4:	22c0      	movs	r2, #192	@ 0xc0
 80020c6:	701a      	strb	r2, [r3, #0]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	3307      	adds	r3, #7
 80020cc:	2200      	movs	r2, #0
 80020ce:	701a      	strb	r2, [r3, #0]
    buffer[8] = 0x20; buffer[9] = 0x00; // Exit Reset
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3308      	adds	r3, #8
 80020d4:	2220      	movs	r2, #32
 80020d6:	701a      	strb	r2, [r3, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	3309      	adds	r3, #9
 80020dc:	2200      	movs	r2, #0
 80020de:	701a      	strb	r2, [r3, #0]
}
 80020e0:	bf00      	nop
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <set_pot_buffer>:

void set_pot_buffer(uint8_t *buffer, uint32_t cmd, uint32_t value) {
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
    buffer[0] = cmd;
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	701a      	strb	r2, [r3, #0]
    buffer[1] = value;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	3301      	adds	r3, #1
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	701a      	strb	r2, [r3, #0]
}
 800210a:	bf00      	nop
 800210c:	3714      	adds	r7, #20
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
	...

08002118 <calculate_pot_value_curr_mirr>:

int calculate_pot_value_curr_mirr(float Current) {
 8002118:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800211c:	b086      	sub	sp, #24
 800211e:	af00      	add	r7, sp, #0
 8002120:	ed87 0a01 	vstr	s0, [r7, #4]
	// Function to calculate pot_value
    // Define the constants
//    const float constant = 3.8765;
//    const float exponent = -1.0504;
    const float constant = 4791;
 8002124:	4b24      	ldr	r3, [pc, #144]	@ (80021b8 <calculate_pot_value_curr_mirr+0xa0>)
 8002126:	617b      	str	r3, [r7, #20]
    const float exponent = -1.038;
 8002128:	4b24      	ldr	r3, [pc, #144]	@ (80021bc <calculate_pot_value_curr_mirr+0xa4>)
 800212a:	613b      	str	r3, [r7, #16]
    const float offset = 255;
 800212c:	4b24      	ldr	r3, [pc, #144]	@ (80021c0 <calculate_pot_value_curr_mirr+0xa8>)
 800212e:	60fb      	str	r3, [r7, #12]
//    const float scaler = 1000.0;

    // Calculate pot_value using the provided formula
    float pot_value = offset - pow(Current, exponent)*constant;
 8002130:	68f8      	ldr	r0, [r7, #12]
 8002132:	f7fe fa05 	bl	8000540 <__aeabi_f2d>
 8002136:	4604      	mov	r4, r0
 8002138:	460d      	mov	r5, r1
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f7fe fa00 	bl	8000540 <__aeabi_f2d>
 8002140:	4680      	mov	r8, r0
 8002142:	4689      	mov	r9, r1
 8002144:	6938      	ldr	r0, [r7, #16]
 8002146:	f7fe f9fb 	bl	8000540 <__aeabi_f2d>
 800214a:	4602      	mov	r2, r0
 800214c:	460b      	mov	r3, r1
 800214e:	ec43 2b11 	vmov	d1, r2, r3
 8002152:	ec49 8b10 	vmov	d0, r8, r9
 8002156:	f00c f839 	bl	800e1cc <pow>
 800215a:	ec59 8b10 	vmov	r8, r9, d0
 800215e:	6978      	ldr	r0, [r7, #20]
 8002160:	f7fe f9ee 	bl	8000540 <__aeabi_f2d>
 8002164:	4602      	mov	r2, r0
 8002166:	460b      	mov	r3, r1
 8002168:	4640      	mov	r0, r8
 800216a:	4649      	mov	r1, r9
 800216c:	f7fe fa40 	bl	80005f0 <__aeabi_dmul>
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	4620      	mov	r0, r4
 8002176:	4629      	mov	r1, r5
 8002178:	f7fe f882 	bl	8000280 <__aeabi_dsub>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	4610      	mov	r0, r2
 8002182:	4619      	mov	r1, r3
 8002184:	f7fe fd0c 	bl	8000ba0 <__aeabi_d2f>
 8002188:	4603      	mov	r3, r0
 800218a:	60bb      	str	r3, [r7, #8]

    // Return the calculated pot_value
    return (int)round(pot_value);
 800218c:	68b8      	ldr	r0, [r7, #8]
 800218e:	f7fe f9d7 	bl	8000540 <__aeabi_f2d>
 8002192:	4602      	mov	r2, r0
 8002194:	460b      	mov	r3, r1
 8002196:	ec43 2b10 	vmov	d0, r2, r3
 800219a:	f00c f893 	bl	800e2c4 <round>
 800219e:	ec53 2b10 	vmov	r2, r3, d0
 80021a2:	4610      	mov	r0, r2
 80021a4:	4619      	mov	r1, r3
 80021a6:	f7fe fcd3 	bl	8000b50 <__aeabi_d2iz>
 80021aa:	4603      	mov	r3, r0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3718      	adds	r7, #24
 80021b0:	46bd      	mov	sp, r7
 80021b2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021b6:	bf00      	nop
 80021b8:	4595b800 	.word	0x4595b800
 80021bc:	bf84dd2f 	.word	0xbf84dd2f
 80021c0:	437f0000 	.word	0x437f0000

080021c4 <config_dds_freq>:

HAL_StatusTypeDef config_dds_freq(SPI_HandleTypeDef *hspi, uint8_t *buffer){
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef result;
	result = HAL_SPI_Transmit(hspi, buffer, 10, 1000);
 80021ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021d2:	220a      	movs	r2, #10
 80021d4:	6839      	ldr	r1, [r7, #0]
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f006 fa62 	bl	80086a0 <HAL_SPI_Transmit>
 80021dc:	4603      	mov	r3, r0
 80021de:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(100);
 80021e0:	2064      	movs	r0, #100	@ 0x64
 80021e2:	f000 fed5 	bl	8002f90 <HAL_Delay>
	return result;
 80021e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <config_volt_src_gain>:

HAL_StatusTypeDef config_volt_src_gain(I2C_HandleTypeDef *hi2c, uint16_t pot_addr, uint8_t *buffer){
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b088      	sub	sp, #32
 80021f4:	af02      	add	r7, sp, #8
 80021f6:	60f8      	str	r0, [r7, #12]
 80021f8:	460b      	mov	r3, r1
 80021fa:	607a      	str	r2, [r7, #4]
 80021fc:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef result;
	result = HAL_I2C_Master_Transmit(hi2c, pot_addr, buffer, 2, 1000);
 80021fe:	8979      	ldrh	r1, [r7, #10]
 8002200:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002204:	9300      	str	r3, [sp, #0]
 8002206:	2302      	movs	r3, #2
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f002 f8d2 	bl	80043b4 <HAL_I2C_Master_Transmit>
 8002210:	4603      	mov	r3, r0
 8002212:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 8002214:	2064      	movs	r0, #100	@ 0x64
 8002216:	f000 febb 	bl	8002f90 <HAL_Delay>
	return result;
 800221a:	7dfb      	ldrb	r3, [r7, #23]
}
 800221c:	4618      	mov	r0, r3
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <config_volt_src_offset>:

HAL_StatusTypeDef config_volt_src_offset(I2C_HandleTypeDef *hi2c, uint16_t pot_addr, uint8_t *buffer){
 8002224:	b580      	push	{r7, lr}
 8002226:	b088      	sub	sp, #32
 8002228:	af02      	add	r7, sp, #8
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	460b      	mov	r3, r1
 800222e:	607a      	str	r2, [r7, #4]
 8002230:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef result;
	result = HAL_I2C_Master_Transmit(hi2c, pot_addr, buffer, 2, 1000);
 8002232:	8979      	ldrh	r1, [r7, #10]
 8002234:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002238:	9300      	str	r3, [sp, #0]
 800223a:	2302      	movs	r3, #2
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	68f8      	ldr	r0, [r7, #12]
 8002240:	f002 f8b8 	bl	80043b4 <HAL_I2C_Master_Transmit>
 8002244:	4603      	mov	r3, r0
 8002246:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 8002248:	2064      	movs	r0, #100	@ 0x64
 800224a:	f000 fea1 	bl	8002f90 <HAL_Delay>
	return result;
 800224e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002250:	4618      	mov	r0, r3
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <config_current_mirror>:

HAL_StatusTypeDef config_current_mirror(I2C_HandleTypeDef *hi2c, uint16_t pot_addr, uint8_t *buffer){
 8002258:	b580      	push	{r7, lr}
 800225a:	b088      	sub	sp, #32
 800225c:	af02      	add	r7, sp, #8
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	460b      	mov	r3, r1
 8002262:	607a      	str	r2, [r7, #4]
 8002264:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef result;
	result = HAL_I2C_Master_Transmit(hi2c, pot_addr, buffer, 2, 1000);
 8002266:	8979      	ldrh	r1, [r7, #10]
 8002268:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800226c:	9300      	str	r3, [sp, #0]
 800226e:	2302      	movs	r3, #2
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	68f8      	ldr	r0, [r7, #12]
 8002274:	f002 f89e 	bl	80043b4 <HAL_I2C_Master_Transmit>
 8002278:	4603      	mov	r3, r0
 800227a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 800227c:	2064      	movs	r0, #100	@ 0x64
 800227e:	f000 fe87 	bl	8002f90 <HAL_Delay>
	return result;
 8002282:	7dfb      	ldrb	r3, [r7, #23]
}
 8002284:	4618      	mov	r0, r3
 8002286:	3718      	adds	r7, #24
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <dvc_exec_msr_dc_resistance_2p>:

extern volatile uint8_t adc_1_full;
extern volatile uint8_t adc_2_full;
extern volatile uint8_t adc_3_full;

void dvc_exec_msr_dc_resistance_2p(void){
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
	uint32_t pot_val;
	// set busy flag to indicate a measurement is in progress
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 8002292:	2101      	movs	r1, #1
 8002294:	4822      	ldr	r0, [pc, #136]	@ (8002320 <dvc_exec_msr_dc_resistance_2p+0x94>)
 8002296:	f7ff fec0 	bl	800201a <get_register>
 800229a:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 800229c:	f043 0304 	orr.w	r3, r3, #4
 80022a0:	461a      	mov	r2, r3
 80022a2:	2101      	movs	r1, #1
 80022a4:	481e      	ldr	r0, [pc, #120]	@ (8002320 <dvc_exec_msr_dc_resistance_2p+0x94>)
 80022a6:	f7ff fec9 	bl	800203c <set_register>

	// get potentiometer value to configure current mirror
	pot_val = get_register(&device_registers,DVC_2PM_DCRESISTANCE_1);
 80022aa:	2103      	movs	r1, #3
 80022ac:	481c      	ldr	r0, [pc, #112]	@ (8002320 <dvc_exec_msr_dc_resistance_2p+0x94>)
 80022ae:	f7ff feb4 	bl	800201a <get_register>
 80022b2:	6078      	str	r0, [r7, #4]

	// prepare buffer for potentiometer I2C tx
	set_pot_buffer(curr_mrr_i2c_tx_buf,DVC_POT_AD5245_WP_WR_CMD,pot_val);
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	2100      	movs	r1, #0
 80022b8:	481a      	ldr	r0, [pc, #104]	@ (8002324 <dvc_exec_msr_dc_resistance_2p+0x98>)
 80022ba:	f7ff ff17 	bl	80020ec <set_pot_buffer>

	// configure the switch network
	map_switch_network(&device_switch_network,get_register(&device_registers,DVC_PROBE_CONFIG));
 80022be:	2102      	movs	r1, #2
 80022c0:	4817      	ldr	r0, [pc, #92]	@ (8002320 <dvc_exec_msr_dc_resistance_2p+0x94>)
 80022c2:	f7ff feaa 	bl	800201a <get_register>
 80022c6:	4603      	mov	r3, r0
 80022c8:	4619      	mov	r1, r3
 80022ca:	4817      	ldr	r0, [pc, #92]	@ (8002328 <dvc_exec_msr_dc_resistance_2p+0x9c>)
 80022cc:	f000 fbe8 	bl	8002aa0 <map_switch_network>
	set_switch_network(&device_switch_network);
 80022d0:	4815      	ldr	r0, [pc, #84]	@ (8002328 <dvc_exec_msr_dc_resistance_2p+0x9c>)
 80022d2:	f000 fbaf 	bl	8002a34 <set_switch_network>

	// configure the current mirror (2 seconds delay for stabilization)
	config_current_mirror(&hi2c2,DVC_CURR_MRR_POT_I2C_ADDR,curr_mrr_i2c_tx_buf);
 80022d6:	4a13      	ldr	r2, [pc, #76]	@ (8002324 <dvc_exec_msr_dc_resistance_2p+0x98>)
 80022d8:	2158      	movs	r1, #88	@ 0x58
 80022da:	4814      	ldr	r0, [pc, #80]	@ (800232c <dvc_exec_msr_dc_resistance_2p+0xa0>)
 80022dc:	f7ff ffbc 	bl	8002258 <config_current_mirror>
	HAL_Delay(2000);
 80022e0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80022e4:	f000 fe54 	bl	8002f90 <HAL_Delay>

	// collect ADC samples
	collect_adc_samples2(DVC_USE_ADC_2_SAMPLING);
 80022e8:	2002      	movs	r0, #2
 80022ea:	f7ff fd87 	bl	8001dfc <collect_adc_samples2>

	// wait for adc dma to complete
	while(adc_2_busy);
 80022ee:	bf00      	nop
 80022f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002330 <dvc_exec_msr_dc_resistance_2p+0xa4>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d1fa      	bne.n	80022f0 <dvc_exec_msr_dc_resistance_2p+0x64>

	// disconnect switch network to cut power
	clear_switch_network(&device_switch_network);
 80022fa:	480b      	ldr	r0, [pc, #44]	@ (8002328 <dvc_exec_msr_dc_resistance_2p+0x9c>)
 80022fc:	f000 fb60 	bl	80029c0 <clear_switch_network>

	// clear busy flag to indicate a measurement is complete
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002300:	2101      	movs	r1, #1
 8002302:	4807      	ldr	r0, [pc, #28]	@ (8002320 <dvc_exec_msr_dc_resistance_2p+0x94>)
 8002304:	f7ff fe89 	bl	800201a <get_register>
 8002308:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 800230a:	f023 0304 	bic.w	r3, r3, #4
 800230e:	461a      	mov	r2, r3
 8002310:	2101      	movs	r1, #1
 8002312:	4803      	ldr	r0, [pc, #12]	@ (8002320 <dvc_exec_msr_dc_resistance_2p+0x94>)
 8002314:	f7ff fe92 	bl	800203c <set_register>

}
 8002318:	bf00      	nop
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	20014ad4 	.word	0x20014ad4
 8002324:	20000018 	.word	0x20000018
 8002328:	20014ed4 	.word	0x20014ed4
 800232c:	2000026c 	.word	0x2000026c
 8002330:	20008acd 	.word	0x20008acd

08002334 <dvc_exec_msr_current_voltage>:

void dvc_exec_msr_current_voltage(void){
 8002334:	b580      	push	{r7, lr}
 8002336:	b08a      	sub	sp, #40	@ 0x28
 8002338:	af00      	add	r7, sp, #0
	uint32_t pot_val_gain, pot_val_offset, pot_val_curr_mirr, method_sel, dds_freq_val;
	uint32_t start_param, end_param, incr_param;

	// set busy flag to indicate a measurement is in progress
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 800233a:	2101      	movs	r1, #1
 800233c:	485c      	ldr	r0, [pc, #368]	@ (80024b0 <dvc_exec_msr_current_voltage+0x17c>)
 800233e:	f7ff fe6c 	bl	800201a <get_register>
 8002342:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002344:	f043 0304 	orr.w	r3, r3, #4
 8002348:	461a      	mov	r2, r3
 800234a:	2101      	movs	r1, #1
 800234c:	4858      	ldr	r0, [pc, #352]	@ (80024b0 <dvc_exec_msr_current_voltage+0x17c>)
 800234e:	f7ff fe75 	bl	800203c <set_register>

	// grab the measurement parameters from the registers;
	method_sel = get_register(&device_registers,DVC_2PM_CURRVOLT_1) & 0x3;
 8002352:	2104      	movs	r1, #4
 8002354:	4856      	ldr	r0, [pc, #344]	@ (80024b0 <dvc_exec_msr_current_voltage+0x17c>)
 8002356:	f7ff fe60 	bl	800201a <get_register>
 800235a:	4603      	mov	r3, r0
 800235c:	f003 0303 	and.w	r3, r3, #3
 8002360:	623b      	str	r3, [r7, #32]
	start_param = get_register(&device_registers,DVC_2PM_CURRVOLT_2);
 8002362:	2105      	movs	r1, #5
 8002364:	4852      	ldr	r0, [pc, #328]	@ (80024b0 <dvc_exec_msr_current_voltage+0x17c>)
 8002366:	f7ff fe58 	bl	800201a <get_register>
 800236a:	61f8      	str	r0, [r7, #28]
	end_param = get_register(&device_registers,DVC_2PM_CURRVOLT_3);
 800236c:	2106      	movs	r1, #6
 800236e:	4850      	ldr	r0, [pc, #320]	@ (80024b0 <dvc_exec_msr_current_voltage+0x17c>)
 8002370:	f7ff fe53 	bl	800201a <get_register>
 8002374:	61b8      	str	r0, [r7, #24]
	incr_param = get_register(&device_registers,DVC_2PM_CURRVOLT_4);
 8002376:	2107      	movs	r1, #7
 8002378:	484d      	ldr	r0, [pc, #308]	@ (80024b0 <dvc_exec_msr_current_voltage+0x17c>)
 800237a:	f7ff fe4e 	bl	800201a <get_register>
 800237e:	6178      	str	r0, [r7, #20]

	// configure the basic DC voltage source with 0Hz
	dds_freq_val = 4295;
 8002380:	f241 03c7 	movw	r3, #4295	@ 0x10c7
 8002384:	613b      	str	r3, [r7, #16]
	pot_val_offset = 64;
 8002386:	2340      	movs	r3, #64	@ 0x40
 8002388:	60fb      	str	r3, [r7, #12]
	set_ad9833_dds_buffer(volt_src_dds_spi_tx_buf,dds_freq_val);
 800238a:	6939      	ldr	r1, [r7, #16]
 800238c:	4849      	ldr	r0, [pc, #292]	@ (80024b4 <dvc_exec_msr_current_voltage+0x180>)
 800238e:	f7ff fe68 	bl	8002062 <set_ad9833_dds_buffer>
	set_pot_buffer(volt_src_offset_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_offset);
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	2100      	movs	r1, #0
 8002396:	4848      	ldr	r0, [pc, #288]	@ (80024b8 <dvc_exec_msr_current_voltage+0x184>)
 8002398:	f7ff fea8 	bl	80020ec <set_pot_buffer>
	config_dds_freq(&hspi2,volt_src_dds_spi_tx_buf);
 800239c:	4945      	ldr	r1, [pc, #276]	@ (80024b4 <dvc_exec_msr_current_voltage+0x180>)
 800239e:	4847      	ldr	r0, [pc, #284]	@ (80024bc <dvc_exec_msr_current_voltage+0x188>)
 80023a0:	f7ff ff10 	bl	80021c4 <config_dds_freq>
	config_volt_src_offset(&hi2c3,DVC_VOLT_SRC_1_OFS_POT_I2C_ADDR,volt_src_offset_i2c_tx_buf);
 80023a4:	4a44      	ldr	r2, [pc, #272]	@ (80024b8 <dvc_exec_msr_current_voltage+0x184>)
 80023a6:	215c      	movs	r1, #92	@ 0x5c
 80023a8:	4845      	ldr	r0, [pc, #276]	@ (80024c0 <dvc_exec_msr_current_voltage+0x18c>)
 80023aa:	f7ff ff3b 	bl	8002224 <config_volt_src_offset>

	// configure the switch network
	map_switch_network(&device_switch_network,get_register(&device_registers,DVC_PROBE_CONFIG));
 80023ae:	2102      	movs	r1, #2
 80023b0:	483f      	ldr	r0, [pc, #252]	@ (80024b0 <dvc_exec_msr_current_voltage+0x17c>)
 80023b2:	f7ff fe32 	bl	800201a <get_register>
 80023b6:	4603      	mov	r3, r0
 80023b8:	4619      	mov	r1, r3
 80023ba:	4842      	ldr	r0, [pc, #264]	@ (80024c4 <dvc_exec_msr_current_voltage+0x190>)
 80023bc:	f000 fb70 	bl	8002aa0 <map_switch_network>
	set_switch_network(&device_switch_network);
 80023c0:	4840      	ldr	r0, [pc, #256]	@ (80024c4 <dvc_exec_msr_current_voltage+0x190>)
 80023c2:	f000 fb37 	bl	8002a34 <set_switch_network>

	for(int param = start_param; param <= end_param; param += incr_param){
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80023ca:	e05a      	b.n	8002482 <dvc_exec_msr_current_voltage+0x14e>
		if(method_sel == DVC_CUR_VOLT_2P_SEL_VOLT){
 80023cc:	6a3b      	ldr	r3, [r7, #32]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d110      	bne.n	80023f4 <dvc_exec_msr_current_voltage+0xc0>
			pot_val_gain = param;
 80023d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d4:	607b      	str	r3, [r7, #4]
			set_pot_buffer(volt_src_gain_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_gain);
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	2100      	movs	r1, #0
 80023da:	483b      	ldr	r0, [pc, #236]	@ (80024c8 <dvc_exec_msr_current_voltage+0x194>)
 80023dc:	f7ff fe86 	bl	80020ec <set_pot_buffer>
			config_volt_src_gain(&hi2c3,DVC_VOLT_SRC_1_AMP_POT_I2C_ADDR,volt_src_gain_i2c_tx_buf);
 80023e0:	4a39      	ldr	r2, [pc, #228]	@ (80024c8 <dvc_exec_msr_current_voltage+0x194>)
 80023e2:	215e      	movs	r1, #94	@ 0x5e
 80023e4:	4836      	ldr	r0, [pc, #216]	@ (80024c0 <dvc_exec_msr_current_voltage+0x18c>)
 80023e6:	f7ff ff03 	bl	80021f0 <config_volt_src_gain>
			HAL_Delay(6000);
 80023ea:	f241 7070 	movw	r0, #6000	@ 0x1770
 80023ee:	f000 fdcf 	bl	8002f90 <HAL_Delay>
 80023f2:	e01b      	b.n	800242c <dvc_exec_msr_current_voltage+0xf8>
		}
		else if (method_sel == DVC_CUR_VOLT_2P_SEL_CURR){
 80023f4:	6a3b      	ldr	r3, [r7, #32]
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d118      	bne.n	800242c <dvc_exec_msr_current_voltage+0xf8>
			pot_val_curr_mirr = calculate_pot_value_curr_mirr((float)param);
 80023fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fc:	ee07 3a90 	vmov	s15, r3
 8002400:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002404:	eeb0 0a67 	vmov.f32	s0, s15
 8002408:	f7ff fe86 	bl	8002118 <calculate_pot_value_curr_mirr>
 800240c:	4603      	mov	r3, r0
 800240e:	60bb      	str	r3, [r7, #8]
			set_pot_buffer(curr_mrr_i2c_tx_buf,DVC_POT_AD5245_WP_WR_CMD,pot_val_curr_mirr);
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	2100      	movs	r1, #0
 8002414:	482d      	ldr	r0, [pc, #180]	@ (80024cc <dvc_exec_msr_current_voltage+0x198>)
 8002416:	f7ff fe69 	bl	80020ec <set_pot_buffer>
			config_current_mirror(&hi2c2,DVC_CURR_MRR_POT_I2C_ADDR,curr_mrr_i2c_tx_buf);
 800241a:	4a2c      	ldr	r2, [pc, #176]	@ (80024cc <dvc_exec_msr_current_voltage+0x198>)
 800241c:	2158      	movs	r1, #88	@ 0x58
 800241e:	482c      	ldr	r0, [pc, #176]	@ (80024d0 <dvc_exec_msr_current_voltage+0x19c>)
 8002420:	f7ff ff1a 	bl	8002258 <config_current_mirror>
			HAL_Delay(3000);
 8002424:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002428:	f000 fdb2 	bl	8002f90 <HAL_Delay>
		}

		// collect ADC samples
		collect_adc_samples2(DVC_USE_ADC_2_SAMPLING);
 800242c:	2002      	movs	r0, #2
 800242e:	f7ff fce5 	bl	8001dfc <collect_adc_samples2>

		// wait for adc dma to complete
		while(adc_2_busy);
 8002432:	bf00      	nop
 8002434:	4b27      	ldr	r3, [pc, #156]	@ (80024d4 <dvc_exec_msr_current_voltage+0x1a0>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	b2db      	uxtb	r3, r3
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1fa      	bne.n	8002434 <dvc_exec_msr_current_voltage+0x100>

		// clear busy flag to indicate a measurement is complete
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
					 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 800243e:	2101      	movs	r1, #1
 8002440:	481b      	ldr	r0, [pc, #108]	@ (80024b0 <dvc_exec_msr_current_voltage+0x17c>)
 8002442:	f7ff fdea 	bl	800201a <get_register>
 8002446:	4603      	mov	r3, r0
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002448:	f023 0304 	bic.w	r3, r3, #4
 800244c:	461a      	mov	r2, r3
 800244e:	2101      	movs	r1, #1
 8002450:	4817      	ldr	r0, [pc, #92]	@ (80024b0 <dvc_exec_msr_current_voltage+0x17c>)
 8002452:	f7ff fdf3 	bl	800203c <set_register>

		// wait for python to grab the data
		while(adc_2_full);
 8002456:	bf00      	nop
 8002458:	4b1f      	ldr	r3, [pc, #124]	@ (80024d8 <dvc_exec_msr_current_voltage+0x1a4>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	b2db      	uxtb	r3, r3
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1fa      	bne.n	8002458 <dvc_exec_msr_current_voltage+0x124>

		// set busy flag to indicate a measurement is in progress
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
					 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 8002462:	2101      	movs	r1, #1
 8002464:	4812      	ldr	r0, [pc, #72]	@ (80024b0 <dvc_exec_msr_current_voltage+0x17c>)
 8002466:	f7ff fdd8 	bl	800201a <get_register>
 800246a:	4603      	mov	r3, r0
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 800246c:	f043 0304 	orr.w	r3, r3, #4
 8002470:	461a      	mov	r2, r3
 8002472:	2101      	movs	r1, #1
 8002474:	480e      	ldr	r0, [pc, #56]	@ (80024b0 <dvc_exec_msr_current_voltage+0x17c>)
 8002476:	f7ff fde1 	bl	800203c <set_register>
	for(int param = start_param; param <= end_param; param += incr_param){
 800247a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	4413      	add	r3, r2
 8002480:	627b      	str	r3, [r7, #36]	@ 0x24
 8002482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	429a      	cmp	r2, r3
 8002488:	d2a0      	bcs.n	80023cc <dvc_exec_msr_current_voltage+0x98>
	}

	// disconnect switch network to cut power
	clear_switch_network(&device_switch_network);
 800248a:	480e      	ldr	r0, [pc, #56]	@ (80024c4 <dvc_exec_msr_current_voltage+0x190>)
 800248c:	f000 fa98 	bl	80029c0 <clear_switch_network>

	// clear busy flag to indicate a measurement is complete
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002490:	2101      	movs	r1, #1
 8002492:	4807      	ldr	r0, [pc, #28]	@ (80024b0 <dvc_exec_msr_current_voltage+0x17c>)
 8002494:	f7ff fdc1 	bl	800201a <get_register>
 8002498:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 800249a:	f023 0304 	bic.w	r3, r3, #4
 800249e:	461a      	mov	r2, r3
 80024a0:	2101      	movs	r1, #1
 80024a2:	4803      	ldr	r0, [pc, #12]	@ (80024b0 <dvc_exec_msr_current_voltage+0x17c>)
 80024a4:	f7ff fdca 	bl	800203c <set_register>
}
 80024a8:	bf00      	nop
 80024aa:	3728      	adds	r7, #40	@ 0x28
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	20014ad4 	.word	0x20014ad4
 80024b4:	20000004 	.word	0x20000004
 80024b8:	20000014 	.word	0x20000014
 80024bc:	200003a4 	.word	0x200003a4
 80024c0:	200002c0 	.word	0x200002c0
 80024c4:	20014ed4 	.word	0x20014ed4
 80024c8:	20000010 	.word	0x20000010
 80024cc:	20000018 	.word	0x20000018
 80024d0:	2000026c 	.word	0x2000026c
 80024d4:	20008acd 	.word	0x20008acd
 80024d8:	20008ad0 	.word	0x20008ad0

080024dc <dvc_exec_msr_capacitance_voltage_2p>:

void dvc_exec_msr_capacitance_voltage_2p(void){
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0

}
 80024e0:	bf00      	nop
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
	...

080024ec <dvc_exec_msr_impedance_spectroscopy_2p>:

void dvc_exec_msr_impedance_spectroscopy_2p(void){
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b08e      	sub	sp, #56	@ 0x38
 80024f0:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef result;
	uint32_t pot_val_gain, pot_val_offset;

	// set busy flag to indicate a measurement is in progress
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 80024f2:	2101      	movs	r1, #1
 80024f4:	4860      	ldr	r0, [pc, #384]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 80024f6:	f7ff fd90 	bl	800201a <get_register>
 80024fa:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 80024fc:	f043 0304 	orr.w	r3, r3, #4
 8002500:	461a      	mov	r2, r3
 8002502:	2101      	movs	r1, #1
 8002504:	485c      	ldr	r0, [pc, #368]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 8002506:	f7ff fd99 	bl	800203c <set_register>

	// grab the measurement parameters from the registers;
	uint32_t start_freq_l14b = get_register(&device_registers,DVC_2PM_IMPSPEC_1);
 800250a:	210b      	movs	r1, #11
 800250c:	485a      	ldr	r0, [pc, #360]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 800250e:	f7ff fd84 	bl	800201a <get_register>
 8002512:	6338      	str	r0, [r7, #48]	@ 0x30
	uint32_t start_freq_u14b = get_register(&device_registers,DVC_2PM_IMPSPEC_2);
 8002514:	210c      	movs	r1, #12
 8002516:	4858      	ldr	r0, [pc, #352]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 8002518:	f7ff fd7f 	bl	800201a <get_register>
 800251c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uint32_t end_freq_l14b = get_register(&device_registers,DVC_2PM_IMPSPEC_3);
 800251e:	210d      	movs	r1, #13
 8002520:	4855      	ldr	r0, [pc, #340]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 8002522:	f7ff fd7a 	bl	800201a <get_register>
 8002526:	62b8      	str	r0, [r7, #40]	@ 0x28
	uint32_t end_freq_u14b = get_register(&device_registers,DVC_2PM_IMPSPEC_4);
 8002528:	210e      	movs	r1, #14
 800252a:	4853      	ldr	r0, [pc, #332]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 800252c:	f7ff fd75 	bl	800201a <get_register>
 8002530:	6278      	str	r0, [r7, #36]	@ 0x24
	uint32_t incr_freq_l14b = get_register(&device_registers,DVC_2PM_IMPSPEC_5);
 8002532:	210f      	movs	r1, #15
 8002534:	4850      	ldr	r0, [pc, #320]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 8002536:	f7ff fd70 	bl	800201a <get_register>
 800253a:	6238      	str	r0, [r7, #32]
	uint32_t incr_freq_u14b = get_register(&device_registers,DVC_2PM_IMPSPEC_6);
 800253c:	2110      	movs	r1, #16
 800253e:	484e      	ldr	r0, [pc, #312]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 8002540:	f7ff fd6b 	bl	800201a <get_register>
 8002544:	61f8      	str	r0, [r7, #28]
	uint32_t max_volt = get_register(&device_registers,DVC_2PM_IMPSPEC_7);
 8002546:	2111      	movs	r1, #17
 8002548:	484b      	ldr	r0, [pc, #300]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 800254a:	f7ff fd66 	bl	800201a <get_register>
 800254e:	61b8      	str	r0, [r7, #24]
	uint32_t min_volt = get_register(&device_registers,DVC_2PM_IMPSPEC_8);
 8002550:	2112      	movs	r1, #18
 8002552:	4849      	ldr	r0, [pc, #292]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 8002554:	f7ff fd61 	bl	800201a <get_register>
 8002558:	6178      	str	r0, [r7, #20]

	// configure the basic DC voltage source with 0Hz
	uint32_t start_freq_28b = (start_freq_u14b << 14) | start_freq_l14b;
 800255a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800255c:	039b      	lsls	r3, r3, #14
 800255e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002560:	4313      	orrs	r3, r2
 8002562:	613b      	str	r3, [r7, #16]
	uint32_t end_freq_28b = (end_freq_u14b << 14) | end_freq_l14b;
 8002564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002566:	039b      	lsls	r3, r3, #14
 8002568:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800256a:	4313      	orrs	r3, r2
 800256c:	60fb      	str	r3, [r7, #12]
	uint32_t incr_freq_28b = (incr_freq_u14b << 14) | incr_freq_l14b;
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	039b      	lsls	r3, r3, #14
 8002572:	6a3a      	ldr	r2, [r7, #32]
 8002574:	4313      	orrs	r3, r2
 8002576:	60bb      	str	r3, [r7, #8]
	pot_val_offset = 64;
 8002578:	2340      	movs	r3, #64	@ 0x40
 800257a:	607b      	str	r3, [r7, #4]
	pot_val_gain = 64;
 800257c:	2340      	movs	r3, #64	@ 0x40
 800257e:	603b      	str	r3, [r7, #0]
	set_pot_buffer(volt_src_offset_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_offset);
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	2100      	movs	r1, #0
 8002584:	483d      	ldr	r0, [pc, #244]	@ (800267c <dvc_exec_msr_impedance_spectroscopy_2p+0x190>)
 8002586:	f7ff fdb1 	bl	80020ec <set_pot_buffer>
	set_pot_buffer(volt_src_gain_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_gain);
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	2100      	movs	r1, #0
 800258e:	483c      	ldr	r0, [pc, #240]	@ (8002680 <dvc_exec_msr_impedance_spectroscopy_2p+0x194>)
 8002590:	f7ff fdac 	bl	80020ec <set_pot_buffer>
	config_volt_src_offset(&hi2c3,DVC_VOLT_SRC_1_OFS_POT_I2C_ADDR,volt_src_offset_i2c_tx_buf);
 8002594:	4a39      	ldr	r2, [pc, #228]	@ (800267c <dvc_exec_msr_impedance_spectroscopy_2p+0x190>)
 8002596:	215c      	movs	r1, #92	@ 0x5c
 8002598:	483a      	ldr	r0, [pc, #232]	@ (8002684 <dvc_exec_msr_impedance_spectroscopy_2p+0x198>)
 800259a:	f7ff fe43 	bl	8002224 <config_volt_src_offset>
	config_volt_src_gain(&hi2c3,DVC_VOLT_SRC_1_AMP_POT_I2C_ADDR,volt_src_gain_i2c_tx_buf);
 800259e:	4a38      	ldr	r2, [pc, #224]	@ (8002680 <dvc_exec_msr_impedance_spectroscopy_2p+0x194>)
 80025a0:	215e      	movs	r1, #94	@ 0x5e
 80025a2:	4838      	ldr	r0, [pc, #224]	@ (8002684 <dvc_exec_msr_impedance_spectroscopy_2p+0x198>)
 80025a4:	f7ff fe24 	bl	80021f0 <config_volt_src_gain>

	// configure the switch network
	map_switch_network(&device_switch_network,get_register(&device_registers,DVC_PROBE_CONFIG));
 80025a8:	2102      	movs	r1, #2
 80025aa:	4833      	ldr	r0, [pc, #204]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 80025ac:	f7ff fd35 	bl	800201a <get_register>
 80025b0:	4603      	mov	r3, r0
 80025b2:	4619      	mov	r1, r3
 80025b4:	4834      	ldr	r0, [pc, #208]	@ (8002688 <dvc_exec_msr_impedance_spectroscopy_2p+0x19c>)
 80025b6:	f000 fa73 	bl	8002aa0 <map_switch_network>
	set_switch_network(&device_switch_network);
 80025ba:	4833      	ldr	r0, [pc, #204]	@ (8002688 <dvc_exec_msr_impedance_spectroscopy_2p+0x19c>)
 80025bc:	f000 fa3a 	bl	8002a34 <set_switch_network>

	for(int param = start_freq_28b; param <= end_freq_28b; param += incr_freq_28b){
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80025c4:	e041      	b.n	800264a <dvc_exec_msr_impedance_spectroscopy_2p+0x15e>
		set_ad9833_dds_buffer(volt_src_dds_spi_tx_buf,param);
 80025c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025c8:	4619      	mov	r1, r3
 80025ca:	4830      	ldr	r0, [pc, #192]	@ (800268c <dvc_exec_msr_impedance_spectroscopy_2p+0x1a0>)
 80025cc:	f7ff fd49 	bl	8002062 <set_ad9833_dds_buffer>
		config_dds_freq(&hspi2,volt_src_dds_spi_tx_buf);
 80025d0:	492e      	ldr	r1, [pc, #184]	@ (800268c <dvc_exec_msr_impedance_spectroscopy_2p+0x1a0>)
 80025d2:	482f      	ldr	r0, [pc, #188]	@ (8002690 <dvc_exec_msr_impedance_spectroscopy_2p+0x1a4>)
 80025d4:	f7ff fdf6 	bl	80021c4 <config_dds_freq>
		HAL_Delay(3000);
 80025d8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80025dc:	f000 fcd8 	bl	8002f90 <HAL_Delay>

		// collect ADC samples
		collect_adc_samples2(DVC_USE_ADC_2_SAMPLING | DVC_USE_ADC_1_SAMPLING);
 80025e0:	2003      	movs	r0, #3
 80025e2:	f7ff fc0b 	bl	8001dfc <collect_adc_samples2>

		// wait for adc dma to complete
		while(adc_2_busy || adc_1_busy);
 80025e6:	bf00      	nop
 80025e8:	4b2a      	ldr	r3, [pc, #168]	@ (8002694 <dvc_exec_msr_impedance_spectroscopy_2p+0x1a8>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d1fa      	bne.n	80025e8 <dvc_exec_msr_impedance_spectroscopy_2p+0xfc>
 80025f2:	4b29      	ldr	r3, [pc, #164]	@ (8002698 <dvc_exec_msr_impedance_spectroscopy_2p+0x1ac>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d1f5      	bne.n	80025e8 <dvc_exec_msr_impedance_spectroscopy_2p+0xfc>

		// clear busy flag to indicate a measurement is complete
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
					 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 80025fc:	2101      	movs	r1, #1
 80025fe:	481e      	ldr	r0, [pc, #120]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 8002600:	f7ff fd0b 	bl	800201a <get_register>
 8002604:	4603      	mov	r3, r0
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002606:	f023 0304 	bic.w	r3, r3, #4
 800260a:	461a      	mov	r2, r3
 800260c:	2101      	movs	r1, #1
 800260e:	481a      	ldr	r0, [pc, #104]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 8002610:	f7ff fd14 	bl	800203c <set_register>

		// wait for python to grab the data
		while(adc_2_full || adc_1_full);
 8002614:	bf00      	nop
 8002616:	4b21      	ldr	r3, [pc, #132]	@ (800269c <dvc_exec_msr_impedance_spectroscopy_2p+0x1b0>)
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	b2db      	uxtb	r3, r3
 800261c:	2b00      	cmp	r3, #0
 800261e:	d1fa      	bne.n	8002616 <dvc_exec_msr_impedance_spectroscopy_2p+0x12a>
 8002620:	4b1f      	ldr	r3, [pc, #124]	@ (80026a0 <dvc_exec_msr_impedance_spectroscopy_2p+0x1b4>)
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	b2db      	uxtb	r3, r3
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f5      	bne.n	8002616 <dvc_exec_msr_impedance_spectroscopy_2p+0x12a>

		// set busy flag to indicate a measurement is in progress
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
					 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 800262a:	2101      	movs	r1, #1
 800262c:	4812      	ldr	r0, [pc, #72]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 800262e:	f7ff fcf4 	bl	800201a <get_register>
 8002632:	4603      	mov	r3, r0
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002634:	f043 0304 	orr.w	r3, r3, #4
 8002638:	461a      	mov	r2, r3
 800263a:	2101      	movs	r1, #1
 800263c:	480e      	ldr	r0, [pc, #56]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 800263e:	f7ff fcfd 	bl	800203c <set_register>
	for(int param = start_freq_28b; param <= end_freq_28b; param += incr_freq_28b){
 8002642:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	4413      	add	r3, r2
 8002648:	637b      	str	r3, [r7, #52]	@ 0x34
 800264a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800264c:	68fa      	ldr	r2, [r7, #12]
 800264e:	429a      	cmp	r2, r3
 8002650:	d2b9      	bcs.n	80025c6 <dvc_exec_msr_impedance_spectroscopy_2p+0xda>
	}

	// disconnect switch network to cut power
	clear_switch_network(&device_switch_network);
 8002652:	480d      	ldr	r0, [pc, #52]	@ (8002688 <dvc_exec_msr_impedance_spectroscopy_2p+0x19c>)
 8002654:	f000 f9b4 	bl	80029c0 <clear_switch_network>

	// clear busy flag to indicate a measurement is complete
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002658:	2101      	movs	r1, #1
 800265a:	4807      	ldr	r0, [pc, #28]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 800265c:	f7ff fcdd 	bl	800201a <get_register>
 8002660:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002662:	f023 0304 	bic.w	r3, r3, #4
 8002666:	461a      	mov	r2, r3
 8002668:	2101      	movs	r1, #1
 800266a:	4803      	ldr	r0, [pc, #12]	@ (8002678 <dvc_exec_msr_impedance_spectroscopy_2p+0x18c>)
 800266c:	f7ff fce6 	bl	800203c <set_register>
}
 8002670:	bf00      	nop
 8002672:	3738      	adds	r7, #56	@ 0x38
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	20014ad4 	.word	0x20014ad4
 800267c:	20000014 	.word	0x20000014
 8002680:	20000010 	.word	0x20000010
 8002684:	200002c0 	.word	0x200002c0
 8002688:	20014ed4 	.word	0x20014ed4
 800268c:	20000004 	.word	0x20000004
 8002690:	200003a4 	.word	0x200003a4
 8002694:	20008acd 	.word	0x20008acd
 8002698:	20008acc 	.word	0x20008acc
 800269c:	20008ad0 	.word	0x20008ad0
 80026a0:	20008acf 	.word	0x20008acf

080026a4 <dvc_exec_msr_transfer_characteristics>:

void dvc_exec_msr_transfer_characteristics(void){
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0

}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr

080026b2 <dvc_exec_msr_output_characteristics>:

void dvc_exec_msr_output_characteristics(void){
 80026b2:	b480      	push	{r7}
 80026b4:	af00      	add	r7, sp, #0

}
 80026b6:	bf00      	nop
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <dvc_exec_msr_capacitance_voltage_3p>:

void dvc_exec_msr_capacitance_voltage_3p(void){
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0

}
 80026c4:	bf00      	nop
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr

080026ce <dvc_exec_msr_electrochemical>:

void dvc_exec_msr_electrochemical(void){
 80026ce:	b480      	push	{r7}
 80026d0:	af00      	add	r7, sp, #0

}
 80026d2:	bf00      	nop
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <dvc_exec_msr_low_resistance>:

void dvc_exec_msr_low_resistance(void){
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0

}
 80026e0:	bf00      	nop
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
	...

080026ec <dvc_exec_msr_dc_resistance_4p>:

void dvc_exec_msr_dc_resistance_4p(void){
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
	uint32_t pot_val;
	// set busy flag to indicate a measurement is in progress
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 80026f2:	2101      	movs	r1, #1
 80026f4:	482b      	ldr	r0, [pc, #172]	@ (80027a4 <dvc_exec_msr_dc_resistance_4p+0xb8>)
 80026f6:	f7ff fc90 	bl	800201a <get_register>
 80026fa:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 80026fc:	f043 0304 	orr.w	r3, r3, #4
 8002700:	461a      	mov	r2, r3
 8002702:	2101      	movs	r1, #1
 8002704:	4827      	ldr	r0, [pc, #156]	@ (80027a4 <dvc_exec_msr_dc_resistance_4p+0xb8>)
 8002706:	f7ff fc99 	bl	800203c <set_register>

	// get potentiometer value to configure current mirror
	pot_val = get_register(&device_registers,DVC_4PM_PROBERESISTANCE_1);
 800270a:	2125      	movs	r1, #37	@ 0x25
 800270c:	4825      	ldr	r0, [pc, #148]	@ (80027a4 <dvc_exec_msr_dc_resistance_4p+0xb8>)
 800270e:	f7ff fc84 	bl	800201a <get_register>
 8002712:	6078      	str	r0, [r7, #4]

	// prepare buffer for potentiometer I2C tx
	set_pot_buffer(curr_mrr_i2c_tx_buf,DVC_POT_AD5245_WP_WR_CMD,pot_val);
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	2100      	movs	r1, #0
 8002718:	4823      	ldr	r0, [pc, #140]	@ (80027a8 <dvc_exec_msr_dc_resistance_4p+0xbc>)
 800271a:	f7ff fce7 	bl	80020ec <set_pot_buffer>

	// configure the switch network
	map_switch_network(&device_switch_network,get_register(&device_registers,DVC_PROBE_CONFIG));
 800271e:	2102      	movs	r1, #2
 8002720:	4820      	ldr	r0, [pc, #128]	@ (80027a4 <dvc_exec_msr_dc_resistance_4p+0xb8>)
 8002722:	f7ff fc7a 	bl	800201a <get_register>
 8002726:	4603      	mov	r3, r0
 8002728:	4619      	mov	r1, r3
 800272a:	4820      	ldr	r0, [pc, #128]	@ (80027ac <dvc_exec_msr_dc_resistance_4p+0xc0>)
 800272c:	f000 f9b8 	bl	8002aa0 <map_switch_network>
	set_switch_network(&device_switch_network);
 8002730:	481e      	ldr	r0, [pc, #120]	@ (80027ac <dvc_exec_msr_dc_resistance_4p+0xc0>)
 8002732:	f000 f97f 	bl	8002a34 <set_switch_network>

	// configure the current mirror (2 seconds delay for stabilization)
	config_current_mirror(&hi2c2,DVC_CURR_MRR_POT_I2C_ADDR,curr_mrr_i2c_tx_buf);
 8002736:	4a1c      	ldr	r2, [pc, #112]	@ (80027a8 <dvc_exec_msr_dc_resistance_4p+0xbc>)
 8002738:	2158      	movs	r1, #88	@ 0x58
 800273a:	481d      	ldr	r0, [pc, #116]	@ (80027b0 <dvc_exec_msr_dc_resistance_4p+0xc4>)
 800273c:	f7ff fd8c 	bl	8002258 <config_current_mirror>
	HAL_Delay(2000);
 8002740:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002744:	f000 fc24 	bl	8002f90 <HAL_Delay>

	// collect ADC samples
	collect_adc_samples2(DVC_USE_ADC_2_SAMPLING | DVC_USE_ADC_1_SAMPLING);
 8002748:	2003      	movs	r0, #3
 800274a:	f7ff fb57 	bl	8001dfc <collect_adc_samples2>

	// wait for adc dma to complete
	while(adc_2_busy || adc_1_busy);
 800274e:	bf00      	nop
 8002750:	4b18      	ldr	r3, [pc, #96]	@ (80027b4 <dvc_exec_msr_dc_resistance_4p+0xc8>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1fa      	bne.n	8002750 <dvc_exec_msr_dc_resistance_4p+0x64>
 800275a:	4b17      	ldr	r3, [pc, #92]	@ (80027b8 <dvc_exec_msr_dc_resistance_4p+0xcc>)
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b00      	cmp	r3, #0
 8002762:	d1f5      	bne.n	8002750 <dvc_exec_msr_dc_resistance_4p+0x64>

	// disconnect switch network to cut power
	clear_switch_network(&device_switch_network);
 8002764:	4811      	ldr	r0, [pc, #68]	@ (80027ac <dvc_exec_msr_dc_resistance_4p+0xc0>)
 8002766:	f000 f92b 	bl	80029c0 <clear_switch_network>

	// clear busy flag to indicate a measurement is complete
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 800276a:	2101      	movs	r1, #1
 800276c:	480d      	ldr	r0, [pc, #52]	@ (80027a4 <dvc_exec_msr_dc_resistance_4p+0xb8>)
 800276e:	f7ff fc54 	bl	800201a <get_register>
 8002772:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002774:	f023 0304 	bic.w	r3, r3, #4
 8002778:	461a      	mov	r2, r3
 800277a:	2101      	movs	r1, #1
 800277c:	4809      	ldr	r0, [pc, #36]	@ (80027a4 <dvc_exec_msr_dc_resistance_4p+0xb8>)
 800277e:	f7ff fc5d 	bl	800203c <set_register>

	// wait for python to grab the data
	while(adc_2_full || adc_1_full);
 8002782:	bf00      	nop
 8002784:	4b0d      	ldr	r3, [pc, #52]	@ (80027bc <dvc_exec_msr_dc_resistance_4p+0xd0>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1fa      	bne.n	8002784 <dvc_exec_msr_dc_resistance_4p+0x98>
 800278e:	4b0c      	ldr	r3, [pc, #48]	@ (80027c0 <dvc_exec_msr_dc_resistance_4p+0xd4>)
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	b2db      	uxtb	r3, r3
 8002794:	2b00      	cmp	r3, #0
 8002796:	d1f5      	bne.n	8002784 <dvc_exec_msr_dc_resistance_4p+0x98>
}
 8002798:	bf00      	nop
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20014ad4 	.word	0x20014ad4
 80027a8:	20000018 	.word	0x20000018
 80027ac:	20014ed4 	.word	0x20014ed4
 80027b0:	2000026c 	.word	0x2000026c
 80027b4:	20008acd 	.word	0x20008acd
 80027b8:	20008acc 	.word	0x20008acc
 80027bc:	20008ad0 	.word	0x20008ad0
 80027c0:	20008acf 	.word	0x20008acf

080027c4 <dvc_exec_msr_impedance_spectroscopy_4p>:

void dvc_exec_msr_impedance_spectroscopy_4p(void){
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0

}
 80027c8:	bf00      	nop
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
	...

080027d4 <run_device>:
uint8_t spi_tx_buf_dac_2_freq[] = {0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff};

RegisterMap_TypeDef device_registers;
SwitchNetwork_TypeDef device_switch_network;

void run_device(){
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
	MeasurementCfg_Type measurement_type = 0;
 80027da:	2300      	movs	r3, #0
 80027dc:	70fb      	strb	r3, [r7, #3]

	init_register_map(&device_registers);
 80027de:	4846      	ldr	r0, [pc, #280]	@ (80028f8 <run_device+0x124>)
 80027e0:	f7ff fc02 	bl	8001fe8 <init_register_map>
	init_switch_network(&device_switch_network);
 80027e4:	4845      	ldr	r0, [pc, #276]	@ (80028fc <run_device+0x128>)
 80027e6:	f000 f893 	bl	8002910 <init_switch_network>
	clear_switch_network(&device_switch_network);
 80027ea:	4844      	ldr	r0, [pc, #272]	@ (80028fc <run_device+0x128>)
 80027ec:	f000 f8e8 	bl	80029c0 <clear_switch_network>
	set_adc_sampling_freq(5000000UL);
 80027f0:	4843      	ldr	r0, [pc, #268]	@ (8002900 <run_device+0x12c>)
 80027f2:	f7ff fa95 	bl	8001d20 <set_adc_sampling_freq>
	set_adc_dma_callback_routines();
 80027f6:	f7ff fad5 	bl	8001da4 <set_adc_dma_callback_routines>
	for(int i = 0; i < DVC_MAX_NUM_ADC_SAMPLES; i++){
 80027fa:	2300      	movs	r3, #0
 80027fc:	607b      	str	r3, [r7, #4]
 80027fe:	e014      	b.n	800282a <run_device+0x56>
		adc_samples_1[i] = 0xdead;
 8002800:	4a40      	ldr	r2, [pc, #256]	@ (8002904 <run_device+0x130>)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	f64d 61ad 	movw	r1, #57005	@ 0xdead
 8002808:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		adc_samples_2[i] = 0xdead;
 800280c:	4a3e      	ldr	r2, [pc, #248]	@ (8002908 <run_device+0x134>)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f64d 61ad 	movw	r1, #57005	@ 0xdead
 8002814:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		adc_samples_3[i] = 0xdead;
 8002818:	4a3c      	ldr	r2, [pc, #240]	@ (800290c <run_device+0x138>)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f64d 61ad 	movw	r1, #57005	@ 0xdead
 8002820:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i = 0; i < DVC_MAX_NUM_ADC_SAMPLES; i++){
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	3301      	adds	r3, #1
 8002828:	607b      	str	r3, [r7, #4]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002830:	dbe6      	blt.n	8002800 <run_device+0x2c>
	}

	while(1){
		if(get_register(&device_registers,DVC_MEASUREMENT_CONFIG)%2){
 8002832:	2101      	movs	r1, #1
 8002834:	4830      	ldr	r0, [pc, #192]	@ (80028f8 <run_device+0x124>)
 8002836:	f7ff fbf0 	bl	800201a <get_register>
 800283a:	4603      	mov	r3, r0
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	2b00      	cmp	r3, #0
 8002842:	d0f6      	beq.n	8002832 <run_device+0x5e>
			measurement_type = (get_register(&device_registers,DVC_MEASUREMENT_CONFIG)>>6) & 0xF;
 8002844:	2101      	movs	r1, #1
 8002846:	482c      	ldr	r0, [pc, #176]	@ (80028f8 <run_device+0x124>)
 8002848:	f7ff fbe7 	bl	800201a <get_register>
 800284c:	4603      	mov	r3, r0
 800284e:	099b      	lsrs	r3, r3, #6
 8002850:	b2db      	uxtb	r3, r3
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	70fb      	strb	r3, [r7, #3]
			switch (measurement_type) {
 8002858:	78fb      	ldrb	r3, [r7, #3]
 800285a:	3b01      	subs	r3, #1
 800285c:	2b0a      	cmp	r3, #10
 800285e:	d849      	bhi.n	80028f4 <run_device+0x120>
 8002860:	a201      	add	r2, pc, #4	@ (adr r2, 8002868 <run_device+0x94>)
 8002862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002866:	bf00      	nop
 8002868:	08002895 	.word	0x08002895
 800286c:	080028a5 	.word	0x080028a5
 8002870:	080028b5 	.word	0x080028b5
 8002874:	080028bb 	.word	0x080028bb
 8002878:	080028cb 	.word	0x080028cb
 800287c:	080028d1 	.word	0x080028d1
 8002880:	080028d7 	.word	0x080028d7
 8002884:	080028dd 	.word	0x080028dd
 8002888:	080028e3 	.word	0x080028e3
 800288c:	080028e9 	.word	0x080028e9
 8002890:	080028ef 	.word	0x080028ef
				case DC_RESISTANCE:
					dvc_exec_msr_dc_resistance_2p();
 8002894:	f7ff fcfa 	bl	800228c <dvc_exec_msr_dc_resistance_2p>
					set_register(&device_registers,DVC_MEASUREMENT_CONFIG,0);
 8002898:	2200      	movs	r2, #0
 800289a:	2101      	movs	r1, #1
 800289c:	4816      	ldr	r0, [pc, #88]	@ (80028f8 <run_device+0x124>)
 800289e:	f7ff fbcd 	bl	800203c <set_register>
					break;
 80028a2:	e028      	b.n	80028f6 <run_device+0x122>
				case CURRENT_VOLTAGE:
					dvc_exec_msr_current_voltage();
 80028a4:	f7ff fd46 	bl	8002334 <dvc_exec_msr_current_voltage>
					set_register(&device_registers,DVC_MEASUREMENT_CONFIG,0);
 80028a8:	2200      	movs	r2, #0
 80028aa:	2101      	movs	r1, #1
 80028ac:	4812      	ldr	r0, [pc, #72]	@ (80028f8 <run_device+0x124>)
 80028ae:	f7ff fbc5 	bl	800203c <set_register>
					break;
 80028b2:	e020      	b.n	80028f6 <run_device+0x122>
				case CAPACITANCE_VOLTAGE_2P:
					dvc_exec_msr_capacitance_voltage_2p();
 80028b4:	f7ff fe12 	bl	80024dc <dvc_exec_msr_capacitance_voltage_2p>
					break;
 80028b8:	e01d      	b.n	80028f6 <run_device+0x122>
				case IMPEDANCE_SPECTROSCOPY_2P:
					dvc_exec_msr_impedance_spectroscopy_2p();
 80028ba:	f7ff fe17 	bl	80024ec <dvc_exec_msr_impedance_spectroscopy_2p>
					set_register(&device_registers,DVC_MEASUREMENT_CONFIG,0);
 80028be:	2200      	movs	r2, #0
 80028c0:	2101      	movs	r1, #1
 80028c2:	480d      	ldr	r0, [pc, #52]	@ (80028f8 <run_device+0x124>)
 80028c4:	f7ff fbba 	bl	800203c <set_register>
					break;
 80028c8:	e015      	b.n	80028f6 <run_device+0x122>
				case TRANSFER_CHARACTERISTICS:
					dvc_exec_msr_transfer_characteristics();
 80028ca:	f7ff feeb 	bl	80026a4 <dvc_exec_msr_transfer_characteristics>
					break;
 80028ce:	e012      	b.n	80028f6 <run_device+0x122>
				case OUTPUT_CHARACTERISTICS:
					dvc_exec_msr_output_characteristics();
 80028d0:	f7ff feef 	bl	80026b2 <dvc_exec_msr_output_characteristics>
					break;
 80028d4:	e00f      	b.n	80028f6 <run_device+0x122>
				case CAPACITANCE_VOLTAGE_3P:
					dvc_exec_msr_capacitance_voltage_3p();
 80028d6:	f7ff fef3 	bl	80026c0 <dvc_exec_msr_capacitance_voltage_3p>
					break;
 80028da:	e00c      	b.n	80028f6 <run_device+0x122>
				case ELECTROCHEMICAL:
					dvc_exec_msr_electrochemical();
 80028dc:	f7ff fef7 	bl	80026ce <dvc_exec_msr_electrochemical>
					break;
 80028e0:	e009      	b.n	80028f6 <run_device+0x122>
				case LOW_RESISTANCE:
					dvc_exec_msr_low_resistance();
 80028e2:	f7ff fefb 	bl	80026dc <dvc_exec_msr_low_resistance>
					break;
 80028e6:	e006      	b.n	80028f6 <run_device+0x122>
				case PROBE_RESISTANCE:
					dvc_exec_msr_dc_resistance_4p();
 80028e8:	f7ff ff00 	bl	80026ec <dvc_exec_msr_dc_resistance_4p>
					break;
 80028ec:	e003      	b.n	80028f6 <run_device+0x122>
				case IMPEDANCE_SPECTROSCOPY_4P:
					dvc_exec_msr_impedance_spectroscopy_4p();
 80028ee:	f7ff ff69 	bl	80027c4 <dvc_exec_msr_impedance_spectroscopy_4p>
					break;
 80028f2:	e000      	b.n	80028f6 <run_device+0x122>
				default:
					break;
 80028f4:	bf00      	nop
		if(get_register(&device_registers,DVC_MEASUREMENT_CONFIG)%2){
 80028f6:	e79c      	b.n	8002832 <run_device+0x5e>
 80028f8:	20014ad4 	.word	0x20014ad4
 80028fc:	20014ed4 	.word	0x20014ed4
 8002900:	004c4b40 	.word	0x004c4b40
 8002904:	20008ad4 	.word	0x20008ad4
 8002908:	2000cad4 	.word	0x2000cad4
 800290c:	20010ad4 	.word	0x20010ad4

08002910 <init_switch_network>:
        ,SWNT_CTRL_09_Pin,SWNT_CTRL_10_Pin,SWNT_CTRL_11_Pin,SWNT_CTRL_12_Pin
        ,SWNT_CTRL_13_Pin,SWNT_CTRL_14_Pin,SWNT_CTRL_15_Pin,SWNT_CTRL_16_Pin
		,SWNT_CTRL_17_Pin,SWNT_CTRL_18_Pin,SWNT_CTRL_19_Pin,SWNT_CTRL_20_Pin
		,SWNT_CTRL_21_Pin};

void init_switch_network(SwitchNetwork_TypeDef* switch_network){
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
	for(int i = 1; i <= DVC_TOTAL_RELAY_COUNT; i++){
 8002918:	2301      	movs	r3, #1
 800291a:	60fb      	str	r3, [r7, #12]
 800291c:	e040      	b.n	80029a0 <init_switch_network+0x90>
		switch_network->Relays[i].RelayId = i;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	b2d8      	uxtb	r0, r3
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	68fa      	ldr	r2, [r7, #12]
 8002926:	4613      	mov	r3, r2
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	4413      	add	r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	440b      	add	r3, r1
 8002930:	4602      	mov	r2, r0
 8002932:	701a      	strb	r2, [r3, #0]
		switch_network->Relays[i].AssociatedProbe = 0;
 8002934:	6879      	ldr	r1, [r7, #4]
 8002936:	68fa      	ldr	r2, [r7, #12]
 8002938:	4613      	mov	r3, r2
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	4413      	add	r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	440b      	add	r3, r1
 8002942:	3301      	adds	r3, #1
 8002944:	2200      	movs	r2, #0
 8002946:	701a      	strb	r2, [r3, #0]
		switch_network->Relays[i].RelayState = GPIO_PIN_RESET;
 8002948:	6879      	ldr	r1, [r7, #4]
 800294a:	68fa      	ldr	r2, [r7, #12]
 800294c:	4613      	mov	r3, r2
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	4413      	add	r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	440b      	add	r3, r1
 8002956:	3302      	adds	r3, #2
 8002958:	2200      	movs	r2, #0
 800295a:	701a      	strb	r2, [r3, #0]
		switch_network->Relays[i].AssociatedGPIOPort = (i < 17) ? GPIOG : GPIOD;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2b10      	cmp	r3, #16
 8002960:	dc01      	bgt.n	8002966 <init_switch_network+0x56>
 8002962:	4914      	ldr	r1, [pc, #80]	@ (80029b4 <init_switch_network+0xa4>)
 8002964:	e000      	b.n	8002968 <init_switch_network+0x58>
 8002966:	4914      	ldr	r1, [pc, #80]	@ (80029b8 <init_switch_network+0xa8>)
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	4613      	mov	r3, r2
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	4413      	add	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	4403      	add	r3, r0
 8002976:	3304      	adds	r3, #4
 8002978:	6019      	str	r1, [r3, #0]
		switch_network->Relays[i].AssociatedGPIO = swnt_pin_list[i-1];
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	3b01      	subs	r3, #1
 800297e:	4a0f      	ldr	r2, [pc, #60]	@ (80029bc <init_switch_network+0xac>)
 8002980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002984:	b298      	uxth	r0, r3
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	68fa      	ldr	r2, [r7, #12]
 800298a:	4613      	mov	r3, r2
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	4413      	add	r3, r2
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	440b      	add	r3, r1
 8002994:	3308      	adds	r3, #8
 8002996:	4602      	mov	r2, r0
 8002998:	801a      	strh	r2, [r3, #0]
	for(int i = 1; i <= DVC_TOTAL_RELAY_COUNT; i++){
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	3301      	adds	r3, #1
 800299e:	60fb      	str	r3, [r7, #12]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2b15      	cmp	r3, #21
 80029a4:	ddbb      	ble.n	800291e <init_switch_network+0xe>
	}
	return;
 80029a6:	bf00      	nop
}
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	42021800 	.word	0x42021800
 80029b8:	42020c00 	.word	0x42020c00
 80029bc:	2000001c 	.word	0x2000001c

080029c0 <clear_switch_network>:

void clear_switch_network(SwitchNetwork_TypeDef* switch_network){
 80029c0:	b590      	push	{r4, r7, lr}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
	for(int i = 1; i <= DVC_TOTAL_RELAY_COUNT; i++){
 80029c8:	2301      	movs	r3, #1
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	e02b      	b.n	8002a26 <clear_switch_network+0x66>
		switch_network->Relays[i].RelayState = GPIO_PIN_RESET;
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	4613      	mov	r3, r2
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	4413      	add	r3, r2
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	440b      	add	r3, r1
 80029dc:	3302      	adds	r3, #2
 80029de:	2200      	movs	r2, #0
 80029e0:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(switch_network->Relays[i].AssociatedGPIOPort,
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	68fa      	ldr	r2, [r7, #12]
 80029e6:	4613      	mov	r3, r2
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	4413      	add	r3, r2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	440b      	add	r3, r1
 80029f0:	3304      	adds	r3, #4
 80029f2:	6818      	ldr	r0, [r3, #0]
 80029f4:	6879      	ldr	r1, [r7, #4]
 80029f6:	68fa      	ldr	r2, [r7, #12]
 80029f8:	4613      	mov	r3, r2
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	4413      	add	r3, r2
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	440b      	add	r3, r1
 8002a02:	3308      	adds	r3, #8
 8002a04:	881c      	ldrh	r4, [r3, #0]
 8002a06:	6879      	ldr	r1, [r7, #4]
 8002a08:	68fa      	ldr	r2, [r7, #12]
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	4413      	add	r3, r2
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	440b      	add	r3, r1
 8002a14:	3302      	adds	r3, #2
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	461a      	mov	r2, r3
 8002a1a:	4621      	mov	r1, r4
 8002a1c:	f001 fc16 	bl	800424c <HAL_GPIO_WritePin>
	for(int i = 1; i <= DVC_TOTAL_RELAY_COUNT; i++){
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	3301      	adds	r3, #1
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2b15      	cmp	r3, #21
 8002a2a:	ddd0      	ble.n	80029ce <clear_switch_network+0xe>
						  switch_network->Relays[i].AssociatedGPIO,
						  switch_network->Relays[i].RelayState);
	}
	return;
 8002a2c:	bf00      	nop
}
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd90      	pop	{r4, r7, pc}

08002a34 <set_switch_network>:
void set_switch_network(SwitchNetwork_TypeDef* switch_network){
 8002a34:	b590      	push	{r4, r7, lr}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
	if(!switch_network->ValidSwitchNetwork) return;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d028      	beq.n	8002a98 <set_switch_network+0x64>
	for(int i = 1; i <= DVC_TOTAL_RELAY_COUNT; i++){
 8002a46:	2301      	movs	r3, #1
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	e021      	b.n	8002a90 <set_switch_network+0x5c>
		HAL_GPIO_WritePin(switch_network->Relays[i].AssociatedGPIOPort,
 8002a4c:	6879      	ldr	r1, [r7, #4]
 8002a4e:	68fa      	ldr	r2, [r7, #12]
 8002a50:	4613      	mov	r3, r2
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	4413      	add	r3, r2
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	440b      	add	r3, r1
 8002a5a:	3304      	adds	r3, #4
 8002a5c:	6818      	ldr	r0, [r3, #0]
 8002a5e:	6879      	ldr	r1, [r7, #4]
 8002a60:	68fa      	ldr	r2, [r7, #12]
 8002a62:	4613      	mov	r3, r2
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	4413      	add	r3, r2
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	440b      	add	r3, r1
 8002a6c:	3308      	adds	r3, #8
 8002a6e:	881c      	ldrh	r4, [r3, #0]
 8002a70:	6879      	ldr	r1, [r7, #4]
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	4613      	mov	r3, r2
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	4413      	add	r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	440b      	add	r3, r1
 8002a7e:	3302      	adds	r3, #2
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	461a      	mov	r2, r3
 8002a84:	4621      	mov	r1, r4
 8002a86:	f001 fbe1 	bl	800424c <HAL_GPIO_WritePin>
	for(int i = 1; i <= DVC_TOTAL_RELAY_COUNT; i++){
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	60fb      	str	r3, [r7, #12]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2b15      	cmp	r3, #21
 8002a94:	ddda      	ble.n	8002a4c <set_switch_network+0x18>
						  switch_network->Relays[i].AssociatedGPIO,
						  switch_network->Relays[i].RelayState);
	}
	return;
 8002a96:	e000      	b.n	8002a9a <set_switch_network+0x66>
	if(!switch_network->ValidSwitchNetwork) return;
 8002a98:	bf00      	nop
}
 8002a9a:	3714      	adds	r7, #20
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd90      	pop	{r4, r7, pc}

08002aa0 <map_switch_network>:
void map_switch_network(SwitchNetwork_TypeDef* switch_network, uint32_t switch_network_config){
 8002aa0:	b480      	push	{r7}
 8002aa2:	b089      	sub	sp, #36	@ 0x24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
	// set the basic flags
	switch_network->ValidSwitchNetwork = 1;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2201      	movs	r2, #1
 8002aae:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
	uint8_t volt_src_1_used = 0;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	77fb      	strb	r3, [r7, #31]
	uint8_t adc_1_used = 0;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	777b      	strb	r3, [r7, #29]
	uint8_t adc_2_used = 0;	// only ADC2 can do current sensing and has prio over adc1
 8002aba:	2300      	movs	r3, #0
 8002abc:	77bb      	strb	r3, [r7, #30]
	uint8_t adc_3_used = 0; // not populated on PCB yet
 8002abe:	2300      	movs	r3, #0
 8002ac0:	773b      	strb	r3, [r7, #28]
	uint8_t used_probes = switch_network_config & 0x0F;
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	f003 030f 	and.w	r3, r3, #15
 8002aca:	76fb      	strb	r3, [r7, #27]

	// decode configuration values
	uint8_t probe_1_cfg = (switch_network_config >> 4) & 0x1F;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	091b      	lsrs	r3, r3, #4
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	f003 031f 	and.w	r3, r3, #31
 8002ad6:	76bb      	strb	r3, [r7, #26]
	uint8_t probe_2_cfg = (switch_network_config >> 9) & 0x1F;
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	0a5b      	lsrs	r3, r3, #9
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	f003 031f 	and.w	r3, r3, #31
 8002ae2:	767b      	strb	r3, [r7, #25]
	uint8_t probe_3_cfg = (switch_network_config >> 14)& 0x1F;
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	0b9b      	lsrs	r3, r3, #14
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	f003 031f 	and.w	r3, r3, #31
 8002aee:	763b      	strb	r3, [r7, #24]
	uint8_t probe_4_cfg = (switch_network_config >> 19)& 0x1F;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	0cdb      	lsrs	r3, r3, #19
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	f003 031f 	and.w	r3, r3, #31
 8002afa:	75fb      	strb	r3, [r7, #23]

	// decode source configurations
	uint8_t probe_1_cfg_src = (probe_1_cfg >> 2) & 0x07;
 8002afc:	7ebb      	ldrb	r3, [r7, #26]
 8002afe:	089b      	lsrs	r3, r3, #2
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	f003 0307 	and.w	r3, r3, #7
 8002b06:	75bb      	strb	r3, [r7, #22]
	uint8_t probe_2_cfg_src = (probe_2_cfg >> 2) & 0x07;
 8002b08:	7e7b      	ldrb	r3, [r7, #25]
 8002b0a:	089b      	lsrs	r3, r3, #2
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	f003 0307 	and.w	r3, r3, #7
 8002b12:	757b      	strb	r3, [r7, #21]
	uint8_t probe_3_cfg_src = (probe_3_cfg >> 2) & 0x07;
 8002b14:	7e3b      	ldrb	r3, [r7, #24]
 8002b16:	089b      	lsrs	r3, r3, #2
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	f003 0307 	and.w	r3, r3, #7
 8002b1e:	753b      	strb	r3, [r7, #20]
	uint8_t probe_4_cfg_src = (probe_4_cfg >> 2) & 0x07;
 8002b20:	7dfb      	ldrb	r3, [r7, #23]
 8002b22:	089b      	lsrs	r3, r3, #2
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	74fb      	strb	r3, [r7, #19]

	// decode monitor configurations
	uint8_t probe_1_cfg_mon = (probe_1_cfg) & 0x03;
 8002b2c:	7ebb      	ldrb	r3, [r7, #26]
 8002b2e:	f003 0303 	and.w	r3, r3, #3
 8002b32:	74bb      	strb	r3, [r7, #18]
	uint8_t probe_2_cfg_mon = (probe_2_cfg) & 0x03;
 8002b34:	7e7b      	ldrb	r3, [r7, #25]
 8002b36:	f003 0303 	and.w	r3, r3, #3
 8002b3a:	747b      	strb	r3, [r7, #17]
	uint8_t probe_3_cfg_mon = (probe_3_cfg) & 0x03;
 8002b3c:	7e3b      	ldrb	r3, [r7, #24]
 8002b3e:	f003 0303 	and.w	r3, r3, #3
 8002b42:	743b      	strb	r3, [r7, #16]
	uint8_t probe_4_cfg_mon = (probe_4_cfg) & 0x03;
 8002b44:	7dfb      	ldrb	r3, [r7, #23]
 8002b46:	f003 0303 	and.w	r3, r3, #3
 8002b4a:	73fb      	strb	r3, [r7, #15]

	// --------------------------------------------------------------------
	// PROBE 1 CFG
	if(used_probes & 0x01){
 8002b4c:	7efb      	ldrb	r3, [r7, #27]
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d041      	beq.n	8002bda <map_switch_network+0x13a>
		if(probe_1_cfg_src == 0){}
 8002b56:	7dbb      	ldrb	r3, [r7, #22]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d02e      	beq.n	8002bba <map_switch_network+0x11a>
		else if(probe_1_cfg_src == DVC_PROBE_SUPPLY_DCV){
 8002b5c:	7dbb      	ldrb	r3, [r7, #22]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d10c      	bne.n	8002b7c <map_switch_network+0xdc>
			if(!volt_src_1_used){
 8002b62:	7ffb      	ldrb	r3, [r7, #31]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d105      	bne.n	8002b74 <map_switch_network+0xd4>
				switch_network->Relays[1].RelayState = GPIO_PIN_SET;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	739a      	strb	r2, [r3, #14]
				volt_src_1_used = 1;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	77fb      	strb	r3, [r7, #31]
 8002b72:	e022      	b.n	8002bba <map_switch_network+0x11a>
			}
			else{
				switch_network->Relays[2].RelayState = GPIO_PIN_SET;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	769a      	strb	r2, [r3, #26]
 8002b7a:	e01e      	b.n	8002bba <map_switch_network+0x11a>
			}
		}
		else if(probe_1_cfg_src == DVC_PROBE_SUPPLY_ACV){
 8002b7c:	7dbb      	ldrb	r3, [r7, #22]
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d10c      	bne.n	8002b9c <map_switch_network+0xfc>
			if(!volt_src_1_used){
 8002b82:	7ffb      	ldrb	r3, [r7, #31]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d105      	bne.n	8002b94 <map_switch_network+0xf4>
				switch_network->Relays[1].RelayState = GPIO_PIN_SET;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	739a      	strb	r2, [r3, #14]
				volt_src_1_used = 1;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	77fb      	strb	r3, [r7, #31]
 8002b92:	e012      	b.n	8002bba <map_switch_network+0x11a>
			}
			else{
				switch_network->Relays[2].RelayState = GPIO_PIN_SET;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	769a      	strb	r2, [r3, #26]
 8002b9a:	e00e      	b.n	8002bba <map_switch_network+0x11a>
			}
		}
		else if(probe_1_cfg_src == DVC_PROBE_SUPPLY_CUR){
 8002b9c:	7dbb      	ldrb	r3, [r7, #22]
 8002b9e:	2b03      	cmp	r3, #3
 8002ba0:	d104      	bne.n	8002bac <map_switch_network+0x10c>
			switch_network->Relays[3].RelayState = GPIO_PIN_SET;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
 8002baa:	e006      	b.n	8002bba <map_switch_network+0x11a>
		}
		else if(probe_1_cfg_src == DVC_PROBE_SUPPLY_GND){
 8002bac:	7dbb      	ldrb	r3, [r7, #22]
 8002bae:	2b04      	cmp	r3, #4
 8002bb0:	d103      	bne.n	8002bba <map_switch_network+0x11a>
			switch_network->Relays[4].RelayState = GPIO_PIN_SET;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
		}

		if(probe_1_cfg_mon == 0){}
 8002bba:	7cbb      	ldrb	r3, [r7, #18]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00c      	beq.n	8002bda <map_switch_network+0x13a>
		else if(probe_1_cfg_mon == DVC_PROBE_MEASURE_VOL){
 8002bc0:	7cbb      	ldrb	r3, [r7, #18]
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d102      	bne.n	8002bcc <map_switch_network+0x12c>
			adc_2_used = 1;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	77bb      	strb	r3, [r7, #30]
 8002bca:	e006      	b.n	8002bda <map_switch_network+0x13a>
		}
		else if(probe_1_cfg_mon == DVC_PROBE_MEASURE_CUR){
 8002bcc:	7cbb      	ldrb	r3, [r7, #18]
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d103      	bne.n	8002bda <map_switch_network+0x13a>
			switch_network->Relays[21].RelayState = GPIO_PIN_SET;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
	}
	// --------------------------------------------------------------------

	// --------------------------------------------------------------------
	// PROBE 2 CFG
	if(used_probes & 0x02){
 8002bda:	7efb      	ldrb	r3, [r7, #27]
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d051      	beq.n	8002c88 <map_switch_network+0x1e8>
		if(probe_2_cfg_src == 0){}
 8002be4:	7d7b      	ldrb	r3, [r7, #21]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d032      	beq.n	8002c50 <map_switch_network+0x1b0>
		else if(probe_2_cfg_src == DVC_PROBE_SUPPLY_DCV){
 8002bea:	7d7b      	ldrb	r3, [r7, #21]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d10e      	bne.n	8002c0e <map_switch_network+0x16e>
			if(!volt_src_1_used){
 8002bf0:	7ffb      	ldrb	r3, [r7, #31]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d106      	bne.n	8002c04 <map_switch_network+0x164>
				switch_network->Relays[5].RelayState = GPIO_PIN_SET;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
				volt_src_1_used = 1;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	77fb      	strb	r3, [r7, #31]
 8002c02:	e025      	b.n	8002c50 <map_switch_network+0x1b0>
			}
			else{
				switch_network->Relays[6].RelayState = GPIO_PIN_SET;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
 8002c0c:	e020      	b.n	8002c50 <map_switch_network+0x1b0>
			}
		}
		else if(probe_2_cfg_src == DVC_PROBE_SUPPLY_ACV){
 8002c0e:	7d7b      	ldrb	r3, [r7, #21]
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d10e      	bne.n	8002c32 <map_switch_network+0x192>
			if(!volt_src_1_used){
 8002c14:	7ffb      	ldrb	r3, [r7, #31]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d106      	bne.n	8002c28 <map_switch_network+0x188>
				switch_network->Relays[5].RelayState = GPIO_PIN_SET;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
				volt_src_1_used = 1;
 8002c22:	2301      	movs	r3, #1
 8002c24:	77fb      	strb	r3, [r7, #31]
 8002c26:	e013      	b.n	8002c50 <map_switch_network+0x1b0>
			}
			else{
				switch_network->Relays[6].RelayState = GPIO_PIN_SET;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
 8002c30:	e00e      	b.n	8002c50 <map_switch_network+0x1b0>
			}
		}
		else if(probe_2_cfg_src == DVC_PROBE_SUPPLY_CUR){
 8002c32:	7d7b      	ldrb	r3, [r7, #21]
 8002c34:	2b03      	cmp	r3, #3
 8002c36:	d104      	bne.n	8002c42 <map_switch_network+0x1a2>
			switch_network->Relays[7].RelayState = GPIO_PIN_SET;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
 8002c40:	e006      	b.n	8002c50 <map_switch_network+0x1b0>
		}
		else if(probe_2_cfg_src == DVC_PROBE_SUPPLY_GND){
 8002c42:	7d7b      	ldrb	r3, [r7, #21]
 8002c44:	2b04      	cmp	r3, #4
 8002c46:	d103      	bne.n	8002c50 <map_switch_network+0x1b0>
			switch_network->Relays[8].RelayState = GPIO_PIN_SET;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
		}

		if(probe_2_cfg_mon == 0){}
 8002c50:	7c7b      	ldrb	r3, [r7, #17]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d018      	beq.n	8002c88 <map_switch_network+0x1e8>
		else if(probe_2_cfg_mon == DVC_PROBE_MEASURE_VOL){
 8002c56:	7c7b      	ldrb	r3, [r7, #17]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d10e      	bne.n	8002c7a <map_switch_network+0x1da>
			if(!adc_2_used){
 8002c5c:	7fbb      	ldrb	r3, [r7, #30]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d106      	bne.n	8002c70 <map_switch_network+0x1d0>
				switch_network->Relays[18].RelayState = GPIO_PIN_SET;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				adc_2_used = 1;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	77bb      	strb	r3, [r7, #30]
 8002c6e:	e00b      	b.n	8002c88 <map_switch_network+0x1e8>
			}
			else{
				switch_network->Relays[17].RelayState = GPIO_PIN_SET;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
 8002c78:	e006      	b.n	8002c88 <map_switch_network+0x1e8>
			}
		}
		else if(probe_2_cfg_mon == DVC_PROBE_MEASURE_CUR){
 8002c7a:	7c7b      	ldrb	r3, [r7, #17]
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d103      	bne.n	8002c88 <map_switch_network+0x1e8>
			switch_network->Relays[21].RelayState = GPIO_PIN_SET;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2201      	movs	r2, #1
 8002c84:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
	}
	// --------------------------------------------------------------------

	// --------------------------------------------------------------------
	// PROBE 3 CFG
	if(used_probes & 0x04){
 8002c88:	7efb      	ldrb	r3, [r7, #27]
 8002c8a:	f003 0304 	and.w	r3, r3, #4
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d051      	beq.n	8002d36 <map_switch_network+0x296>
		if(probe_3_cfg_src == 0){}
 8002c92:	7d3b      	ldrb	r3, [r7, #20]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d032      	beq.n	8002cfe <map_switch_network+0x25e>
		else if(probe_3_cfg_src == DVC_PROBE_SUPPLY_DCV){
 8002c98:	7d3b      	ldrb	r3, [r7, #20]
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d10e      	bne.n	8002cbc <map_switch_network+0x21c>
			if(!volt_src_1_used){
 8002c9e:	7ffb      	ldrb	r3, [r7, #31]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d106      	bne.n	8002cb2 <map_switch_network+0x212>
				switch_network->Relays[9].RelayState = GPIO_PIN_SET;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
				volt_src_1_used = 1;
 8002cac:	2301      	movs	r3, #1
 8002cae:	77fb      	strb	r3, [r7, #31]
 8002cb0:	e025      	b.n	8002cfe <map_switch_network+0x25e>
			}
			else{
				switch_network->Relays[10].RelayState = GPIO_PIN_SET;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
 8002cba:	e020      	b.n	8002cfe <map_switch_network+0x25e>
			}
		}
		else if(probe_3_cfg_src == DVC_PROBE_SUPPLY_ACV){
 8002cbc:	7d3b      	ldrb	r3, [r7, #20]
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d10e      	bne.n	8002ce0 <map_switch_network+0x240>
			if(!volt_src_1_used){
 8002cc2:	7ffb      	ldrb	r3, [r7, #31]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d106      	bne.n	8002cd6 <map_switch_network+0x236>
				switch_network->Relays[9].RelayState = GPIO_PIN_SET;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
				volt_src_1_used = 1;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	77fb      	strb	r3, [r7, #31]
 8002cd4:	e013      	b.n	8002cfe <map_switch_network+0x25e>
			}
			else{
				switch_network->Relays[10].RelayState = GPIO_PIN_SET;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
 8002cde:	e00e      	b.n	8002cfe <map_switch_network+0x25e>
			}
		}
		else if(probe_3_cfg_src == DVC_PROBE_SUPPLY_CUR){
 8002ce0:	7d3b      	ldrb	r3, [r7, #20]
 8002ce2:	2b03      	cmp	r3, #3
 8002ce4:	d104      	bne.n	8002cf0 <map_switch_network+0x250>
			switch_network->Relays[11].RelayState = GPIO_PIN_SET;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
 8002cee:	e006      	b.n	8002cfe <map_switch_network+0x25e>
		}
		else if(probe_3_cfg_src == DVC_PROBE_SUPPLY_GND){
 8002cf0:	7d3b      	ldrb	r3, [r7, #20]
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	d103      	bne.n	8002cfe <map_switch_network+0x25e>
			switch_network->Relays[12].RelayState = GPIO_PIN_SET;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
		}

		if(probe_3_cfg_mon == 0){}
 8002cfe:	7c3b      	ldrb	r3, [r7, #16]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d018      	beq.n	8002d36 <map_switch_network+0x296>
		else if(probe_3_cfg_mon == DVC_PROBE_MEASURE_VOL){
 8002d04:	7c3b      	ldrb	r3, [r7, #16]
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d10e      	bne.n	8002d28 <map_switch_network+0x288>
			if(!adc_2_used){
 8002d0a:	7fbb      	ldrb	r3, [r7, #30]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d106      	bne.n	8002d1e <map_switch_network+0x27e>
				switch_network->Relays[20].RelayState = GPIO_PIN_SET;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
				adc_2_used = 1;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	77bb      	strb	r3, [r7, #30]
 8002d1c:	e00b      	b.n	8002d36 <map_switch_network+0x296>
			}
			else{
				switch_network->Relays[19].RelayState = GPIO_PIN_SET;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
 8002d26:	e006      	b.n	8002d36 <map_switch_network+0x296>
			}
		}
		else if(probe_3_cfg_mon == DVC_PROBE_MEASURE_CUR){
 8002d28:	7c3b      	ldrb	r3, [r7, #16]
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d103      	bne.n	8002d36 <map_switch_network+0x296>
			switch_network->Relays[21].RelayState = GPIO_PIN_SET;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2201      	movs	r2, #1
 8002d32:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
	}
	// --------------------------------------------------------------------

	// --------------------------------------------------------------------
	// PROBE 4 CFG
	if(used_probes & 0x08){
 8002d36:	7efb      	ldrb	r3, [r7, #27]
 8002d38:	f003 0308 	and.w	r3, r3, #8
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d05a      	beq.n	8002df6 <map_switch_network+0x356>
		if(probe_4_cfg_src == 0){}
 8002d40:	7cfb      	ldrb	r3, [r7, #19]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d032      	beq.n	8002dac <map_switch_network+0x30c>
		else if(probe_4_cfg_src == DVC_PROBE_SUPPLY_DCV){
 8002d46:	7cfb      	ldrb	r3, [r7, #19]
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d10e      	bne.n	8002d6a <map_switch_network+0x2ca>
			if(!volt_src_1_used){
 8002d4c:	7ffb      	ldrb	r3, [r7, #31]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d106      	bne.n	8002d60 <map_switch_network+0x2c0>
				switch_network->Relays[13].RelayState = GPIO_PIN_SET;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
				volt_src_1_used = 1;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	77fb      	strb	r3, [r7, #31]
 8002d5e:	e025      	b.n	8002dac <map_switch_network+0x30c>
			}
			else{
				switch_network->Relays[14].RelayState = GPIO_PIN_SET;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
 8002d68:	e020      	b.n	8002dac <map_switch_network+0x30c>
			}
		}
		else if(probe_4_cfg_src == DVC_PROBE_SUPPLY_ACV){
 8002d6a:	7cfb      	ldrb	r3, [r7, #19]
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d10e      	bne.n	8002d8e <map_switch_network+0x2ee>
			if(!volt_src_1_used){
 8002d70:	7ffb      	ldrb	r3, [r7, #31]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d106      	bne.n	8002d84 <map_switch_network+0x2e4>
				switch_network->Relays[13].RelayState = GPIO_PIN_SET;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
				volt_src_1_used = 1;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	77fb      	strb	r3, [r7, #31]
 8002d82:	e013      	b.n	8002dac <map_switch_network+0x30c>
			}
			else{
				switch_network->Relays[14].RelayState = GPIO_PIN_SET;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
 8002d8c:	e00e      	b.n	8002dac <map_switch_network+0x30c>
			}
		}
		else if(probe_4_cfg_src == DVC_PROBE_SUPPLY_CUR){
 8002d8e:	7cfb      	ldrb	r3, [r7, #19]
 8002d90:	2b03      	cmp	r3, #3
 8002d92:	d104      	bne.n	8002d9e <map_switch_network+0x2fe>
			switch_network->Relays[15].RelayState = GPIO_PIN_SET;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
 8002d9c:	e006      	b.n	8002dac <map_switch_network+0x30c>
		}
		else if(probe_4_cfg_src == DVC_PROBE_SUPPLY_GND){
 8002d9e:	7cfb      	ldrb	r3, [r7, #19]
 8002da0:	2b04      	cmp	r3, #4
 8002da2:	d103      	bne.n	8002dac <map_switch_network+0x30c>
			switch_network->Relays[16].RelayState = GPIO_PIN_SET;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
		}

		if(probe_4_cfg_mon == 0){}
 8002dac:	7bfb      	ldrb	r3, [r7, #15]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d021      	beq.n	8002df6 <map_switch_network+0x356>
		else if(probe_4_cfg_mon == DVC_PROBE_MEASURE_VOL){
 8002db2:	7bfb      	ldrb	r3, [r7, #15]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d116      	bne.n	8002de6 <map_switch_network+0x346>
			if(!adc_2_used){
 8002db8:	7fbb      	ldrb	r3, [r7, #30]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d10a      	bne.n	8002dd4 <map_switch_network+0x334>
				switch_network->Relays[18].RelayState = GPIO_PIN_SET;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				switch_network->Relays[20].RelayState = GPIO_PIN_SET;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
				adc_2_used = 1;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	77bb      	strb	r3, [r7, #30]
		else if(probe_4_cfg_mon == DVC_PROBE_MEASURE_CUR){
			switch_network->Relays[21].RelayState = GPIO_PIN_SET;
		}
	}
	// --------------------------------------------------------------------
	return;
 8002dd2:	e010      	b.n	8002df6 <map_switch_network+0x356>
				switch_network->Relays[17].RelayState = GPIO_PIN_SET;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
				switch_network->Relays[19].RelayState = GPIO_PIN_SET;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
	return;
 8002de4:	e007      	b.n	8002df6 <map_switch_network+0x356>
		else if(probe_4_cfg_mon == DVC_PROBE_MEASURE_CUR){
 8002de6:	7bfb      	ldrb	r3, [r7, #15]
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d104      	bne.n	8002df6 <map_switch_network+0x356>
			switch_network->Relays[21].RelayState = GPIO_PIN_SET;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
	return;
 8002df4:	bf00      	nop
 8002df6:	bf00      	nop
}
 8002df8:	3724      	adds	r7, #36	@ 0x24
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
	...

08002e04 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e08:	4b12      	ldr	r3, [pc, #72]	@ (8002e54 <HAL_Init+0x50>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a11      	ldr	r2, [pc, #68]	@ (8002e54 <HAL_Init+0x50>)
 8002e0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e14:	2003      	movs	r0, #3
 8002e16:	f000 f98c 	bl	8003132 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002e1a:	f004 fab5 	bl	8007388 <HAL_RCC_GetSysClockFreq>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	4b0d      	ldr	r3, [pc, #52]	@ (8002e58 <HAL_Init+0x54>)
 8002e22:	6a1b      	ldr	r3, [r3, #32]
 8002e24:	f003 030f 	and.w	r3, r3, #15
 8002e28:	490c      	ldr	r1, [pc, #48]	@ (8002e5c <HAL_Init+0x58>)
 8002e2a:	5ccb      	ldrb	r3, [r1, r3]
 8002e2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e30:	4a0b      	ldr	r2, [pc, #44]	@ (8002e60 <HAL_Init+0x5c>)
 8002e32:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002e34:	2004      	movs	r0, #4
 8002e36:	f000 f9d1 	bl	80031dc <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e3a:	200f      	movs	r0, #15
 8002e3c:	f000 f812 	bl	8002e64 <HAL_InitTick>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e002      	b.n	8002e50 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002e4a:	f7fe fb09 	bl	8001460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	40022000 	.word	0x40022000
 8002e58:	46020c00 	.word	0x46020c00
 8002e5c:	0800f178 	.word	0x0800f178
 8002e60:	20000000 	.word	0x20000000

08002e64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002e70:	4b33      	ldr	r3, [pc, #204]	@ (8002f40 <HAL_InitTick+0xdc>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e05c      	b.n	8002f36 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002e7c:	4b31      	ldr	r3, [pc, #196]	@ (8002f44 <HAL_InitTick+0xe0>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0304 	and.w	r3, r3, #4
 8002e84:	2b04      	cmp	r3, #4
 8002e86:	d10c      	bne.n	8002ea2 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002e88:	4b2f      	ldr	r3, [pc, #188]	@ (8002f48 <HAL_InitTick+0xe4>)
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	4b2c      	ldr	r3, [pc, #176]	@ (8002f40 <HAL_InitTick+0xdc>)
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	4619      	mov	r1, r3
 8002e92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e96:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e9e:	60fb      	str	r3, [r7, #12]
 8002ea0:	e037      	b.n	8002f12 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8002ea2:	f000 f9f3 	bl	800328c <HAL_SYSTICK_GetCLKSourceConfig>
 8002ea6:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d023      	beq.n	8002ef6 <HAL_InitTick+0x92>
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	2b02      	cmp	r3, #2
 8002eb2:	d82d      	bhi.n	8002f10 <HAL_InitTick+0xac>
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <HAL_InitTick+0x5e>
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d00d      	beq.n	8002edc <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8002ec0:	e026      	b.n	8002f10 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8002ec2:	4b21      	ldr	r3, [pc, #132]	@ (8002f48 <HAL_InitTick+0xe4>)
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8002f40 <HAL_InitTick+0xdc>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	4619      	mov	r1, r3
 8002ecc:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002ed0:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ed8:	60fb      	str	r3, [r7, #12]
        break;
 8002eda:	e01a      	b.n	8002f12 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002edc:	4b18      	ldr	r3, [pc, #96]	@ (8002f40 <HAL_InitTick+0xdc>)
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ee6:	fbb3 f3f2 	udiv	r3, r3, r2
 8002eea:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8002eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ef2:	60fb      	str	r3, [r7, #12]
        break;
 8002ef4:	e00d      	b.n	8002f12 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002ef6:	4b12      	ldr	r3, [pc, #72]	@ (8002f40 <HAL_InitTick+0xdc>)
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	461a      	mov	r2, r3
 8002efc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f00:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f04:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f0c:	60fb      	str	r3, [r7, #12]
        break;
 8002f0e:	e000      	b.n	8002f12 <HAL_InitTick+0xae>
        break;
 8002f10:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002f12:	68f8      	ldr	r0, [r7, #12]
 8002f14:	f000 f940 	bl	8003198 <HAL_SYSTICK_Config>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e009      	b.n	8002f36 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f22:	2200      	movs	r2, #0
 8002f24:	6879      	ldr	r1, [r7, #4]
 8002f26:	f04f 30ff 	mov.w	r0, #4294967295
 8002f2a:	f000 f90d 	bl	8003148 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002f2e:	4a07      	ldr	r2, [pc, #28]	@ (8002f4c <HAL_InitTick+0xe8>)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	20000074 	.word	0x20000074
 8002f44:	e000e010 	.word	0xe000e010
 8002f48:	20000000 	.word	0x20000000
 8002f4c:	20000070 	.word	0x20000070

08002f50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f54:	4b06      	ldr	r3, [pc, #24]	@ (8002f70 <HAL_IncTick+0x20>)
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	461a      	mov	r2, r3
 8002f5a:	4b06      	ldr	r3, [pc, #24]	@ (8002f74 <HAL_IncTick+0x24>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4413      	add	r3, r2
 8002f60:	4a04      	ldr	r2, [pc, #16]	@ (8002f74 <HAL_IncTick+0x24>)
 8002f62:	6013      	str	r3, [r2, #0]
}
 8002f64:	bf00      	nop
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	20000074 	.word	0x20000074
 8002f74:	20014fe0 	.word	0x20014fe0

08002f78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f7c:	4b03      	ldr	r3, [pc, #12]	@ (8002f8c <HAL_GetTick+0x14>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	20014fe0 	.word	0x20014fe0

08002f90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f98:	f7ff ffee 	bl	8002f78 <HAL_GetTick>
 8002f9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fa8:	d005      	beq.n	8002fb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002faa:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd4 <HAL_Delay+0x44>)
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	461a      	mov	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	4413      	add	r3, r2
 8002fb4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fb6:	bf00      	nop
 8002fb8:	f7ff ffde 	bl	8002f78 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	68fa      	ldr	r2, [r7, #12]
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d8f7      	bhi.n	8002fb8 <HAL_Delay+0x28>
  {
  }
}
 8002fc8:	bf00      	nop
 8002fca:	bf00      	nop
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	20000074 	.word	0x20000074

08002fd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b085      	sub	sp, #20
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800301c <__NVIC_SetPriorityGrouping+0x44>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fee:	68ba      	ldr	r2, [r7, #8]
 8002ff0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003000:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003004:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800300a:	4a04      	ldr	r2, [pc, #16]	@ (800301c <__NVIC_SetPriorityGrouping+0x44>)
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	60d3      	str	r3, [r2, #12]
}
 8003010:	bf00      	nop
 8003012:	3714      	adds	r7, #20
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr
 800301c:	e000ed00 	.word	0xe000ed00

08003020 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003024:	4b04      	ldr	r3, [pc, #16]	@ (8003038 <__NVIC_GetPriorityGrouping+0x18>)
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	0a1b      	lsrs	r3, r3, #8
 800302a:	f003 0307 	and.w	r3, r3, #7
}
 800302e:	4618      	mov	r0, r3
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	e000ed00 	.word	0xe000ed00

0800303c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304a:	2b00      	cmp	r3, #0
 800304c:	db0b      	blt.n	8003066 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800304e:	79fb      	ldrb	r3, [r7, #7]
 8003050:	f003 021f 	and.w	r2, r3, #31
 8003054:	4907      	ldr	r1, [pc, #28]	@ (8003074 <__NVIC_EnableIRQ+0x38>)
 8003056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305a:	095b      	lsrs	r3, r3, #5
 800305c:	2001      	movs	r0, #1
 800305e:	fa00 f202 	lsl.w	r2, r0, r2
 8003062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003066:	bf00      	nop
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	e000e100 	.word	0xe000e100

08003078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	6039      	str	r1, [r7, #0]
 8003082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003088:	2b00      	cmp	r3, #0
 800308a:	db0a      	blt.n	80030a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	b2da      	uxtb	r2, r3
 8003090:	490c      	ldr	r1, [pc, #48]	@ (80030c4 <__NVIC_SetPriority+0x4c>)
 8003092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003096:	0112      	lsls	r2, r2, #4
 8003098:	b2d2      	uxtb	r2, r2
 800309a:	440b      	add	r3, r1
 800309c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030a0:	e00a      	b.n	80030b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	b2da      	uxtb	r2, r3
 80030a6:	4908      	ldr	r1, [pc, #32]	@ (80030c8 <__NVIC_SetPriority+0x50>)
 80030a8:	79fb      	ldrb	r3, [r7, #7]
 80030aa:	f003 030f 	and.w	r3, r3, #15
 80030ae:	3b04      	subs	r3, #4
 80030b0:	0112      	lsls	r2, r2, #4
 80030b2:	b2d2      	uxtb	r2, r2
 80030b4:	440b      	add	r3, r1
 80030b6:	761a      	strb	r2, [r3, #24]
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr
 80030c4:	e000e100 	.word	0xe000e100
 80030c8:	e000ed00 	.word	0xe000ed00

080030cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b089      	sub	sp, #36	@ 0x24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	f1c3 0307 	rsb	r3, r3, #7
 80030e6:	2b04      	cmp	r3, #4
 80030e8:	bf28      	it	cs
 80030ea:	2304      	movcs	r3, #4
 80030ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	3304      	adds	r3, #4
 80030f2:	2b06      	cmp	r3, #6
 80030f4:	d902      	bls.n	80030fc <NVIC_EncodePriority+0x30>
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	3b03      	subs	r3, #3
 80030fa:	e000      	b.n	80030fe <NVIC_EncodePriority+0x32>
 80030fc:	2300      	movs	r3, #0
 80030fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003100:	f04f 32ff 	mov.w	r2, #4294967295
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	43da      	mvns	r2, r3
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	401a      	ands	r2, r3
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003114:	f04f 31ff 	mov.w	r1, #4294967295
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	fa01 f303 	lsl.w	r3, r1, r3
 800311e:	43d9      	mvns	r1, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003124:	4313      	orrs	r3, r2
         );
}
 8003126:	4618      	mov	r0, r3
 8003128:	3724      	adds	r7, #36	@ 0x24
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr

08003132 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b082      	sub	sp, #8
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7ff ff4c 	bl	8002fd8 <__NVIC_SetPriorityGrouping>
}
 8003140:	bf00      	nop
 8003142:	3708      	adds	r7, #8
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}

08003148 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b086      	sub	sp, #24
 800314c:	af00      	add	r7, sp, #0
 800314e:	4603      	mov	r3, r0
 8003150:	60b9      	str	r1, [r7, #8]
 8003152:	607a      	str	r2, [r7, #4]
 8003154:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003156:	f7ff ff63 	bl	8003020 <__NVIC_GetPriorityGrouping>
 800315a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	68b9      	ldr	r1, [r7, #8]
 8003160:	6978      	ldr	r0, [r7, #20]
 8003162:	f7ff ffb3 	bl	80030cc <NVIC_EncodePriority>
 8003166:	4602      	mov	r2, r0
 8003168:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800316c:	4611      	mov	r1, r2
 800316e:	4618      	mov	r0, r3
 8003170:	f7ff ff82 	bl	8003078 <__NVIC_SetPriority>
}
 8003174:	bf00      	nop
 8003176:	3718      	adds	r7, #24
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800318a:	4618      	mov	r0, r3
 800318c:	f7ff ff56 	bl	800303c <__NVIC_EnableIRQ>
}
 8003190:	bf00      	nop
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	3b01      	subs	r3, #1
 80031a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031a8:	d301      	bcc.n	80031ae <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80031aa:	2301      	movs	r3, #1
 80031ac:	e00d      	b.n	80031ca <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80031ae:	4a0a      	ldr	r2, [pc, #40]	@ (80031d8 <HAL_SYSTICK_Config+0x40>)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	3b01      	subs	r3, #1
 80031b4:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80031b6:	4b08      	ldr	r3, [pc, #32]	@ (80031d8 <HAL_SYSTICK_Config+0x40>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80031bc:	4b06      	ldr	r3, [pc, #24]	@ (80031d8 <HAL_SYSTICK_Config+0x40>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a05      	ldr	r2, [pc, #20]	@ (80031d8 <HAL_SYSTICK_Config+0x40>)
 80031c2:	f043 0303 	orr.w	r3, r3, #3
 80031c6:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	e000e010 	.word	0xe000e010

080031dc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2b04      	cmp	r3, #4
 80031e8:	d844      	bhi.n	8003274 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80031ea:	a201      	add	r2, pc, #4	@ (adr r2, 80031f0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80031ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f0:	08003213 	.word	0x08003213
 80031f4:	08003231 	.word	0x08003231
 80031f8:	08003253 	.word	0x08003253
 80031fc:	08003275 	.word	0x08003275
 8003200:	08003205 	.word	0x08003205
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003204:	4b1f      	ldr	r3, [pc, #124]	@ (8003284 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a1e      	ldr	r2, [pc, #120]	@ (8003284 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800320a:	f043 0304 	orr.w	r3, r3, #4
 800320e:	6013      	str	r3, [r2, #0]
      break;
 8003210:	e031      	b.n	8003276 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003212:	4b1c      	ldr	r3, [pc, #112]	@ (8003284 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a1b      	ldr	r2, [pc, #108]	@ (8003284 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003218:	f023 0304 	bic.w	r3, r3, #4
 800321c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800321e:	4b1a      	ldr	r3, [pc, #104]	@ (8003288 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003220:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003224:	4a18      	ldr	r2, [pc, #96]	@ (8003288 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003226:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800322a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800322e:	e022      	b.n	8003276 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003230:	4b14      	ldr	r3, [pc, #80]	@ (8003284 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a13      	ldr	r2, [pc, #76]	@ (8003284 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003236:	f023 0304 	bic.w	r3, r3, #4
 800323a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 800323c:	4b12      	ldr	r3, [pc, #72]	@ (8003288 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800323e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003242:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003246:	4a10      	ldr	r2, [pc, #64]	@ (8003288 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003248:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800324c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003250:	e011      	b.n	8003276 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003252:	4b0c      	ldr	r3, [pc, #48]	@ (8003284 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a0b      	ldr	r2, [pc, #44]	@ (8003284 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003258:	f023 0304 	bic.w	r3, r3, #4
 800325c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 800325e:	4b0a      	ldr	r3, [pc, #40]	@ (8003288 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003260:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003264:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003268:	4a07      	ldr	r2, [pc, #28]	@ (8003288 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800326a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800326e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003272:	e000      	b.n	8003276 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003274:	bf00      	nop
  }
}
 8003276:	bf00      	nop
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	e000e010 	.word	0xe000e010
 8003288:	46020c00 	.word	0x46020c00

0800328c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003292:	4b19      	ldr	r3, [pc, #100]	@ (80032f8 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0304 	and.w	r3, r3, #4
 800329a:	2b00      	cmp	r3, #0
 800329c:	d002      	beq.n	80032a4 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800329e:	2304      	movs	r3, #4
 80032a0:	607b      	str	r3, [r7, #4]
 80032a2:	e021      	b.n	80032e8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 80032a4:	4b15      	ldr	r3, [pc, #84]	@ (80032fc <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 80032a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032aa:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80032ae:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032b6:	d011      	beq.n	80032dc <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032be:	d810      	bhi.n	80032e2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d004      	beq.n	80032d0 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032cc:	d003      	beq.n	80032d6 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80032ce:	e008      	b.n	80032e2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80032d0:	2300      	movs	r3, #0
 80032d2:	607b      	str	r3, [r7, #4]
        break;
 80032d4:	e008      	b.n	80032e8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80032d6:	2301      	movs	r3, #1
 80032d8:	607b      	str	r3, [r7, #4]
        break;
 80032da:	e005      	b.n	80032e8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80032dc:	2302      	movs	r3, #2
 80032de:	607b      	str	r3, [r7, #4]
        break;
 80032e0:	e002      	b.n	80032e8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80032e2:	2300      	movs	r3, #0
 80032e4:	607b      	str	r3, [r7, #4]
        break;
 80032e6:	bf00      	nop
    }
  }
  return systick_source;
 80032e8:	687b      	ldr	r3, [r7, #4]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	e000e010 	.word	0xe000e010
 80032fc:	46020c00 	.word	0x46020c00

08003300 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8003308:	f7ff fe36 	bl	8002f78 <HAL_GetTick>
 800330c:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d101      	bne.n	8003318 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e0db      	b.n	80034d0 <HAL_DMA_Init+0x1d0>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a6e      	ldr	r2, [pc, #440]	@ (80034d8 <HAL_DMA_Init+0x1d8>)
 800331e:	4293      	cmp	r3, r2
 8003320:	f000 809f 	beq.w	8003462 <HAL_DMA_Init+0x162>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a6c      	ldr	r2, [pc, #432]	@ (80034dc <HAL_DMA_Init+0x1dc>)
 800332a:	4293      	cmp	r3, r2
 800332c:	f000 8099 	beq.w	8003462 <HAL_DMA_Init+0x162>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a6a      	ldr	r2, [pc, #424]	@ (80034e0 <HAL_DMA_Init+0x1e0>)
 8003336:	4293      	cmp	r3, r2
 8003338:	f000 8093 	beq.w	8003462 <HAL_DMA_Init+0x162>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a68      	ldr	r2, [pc, #416]	@ (80034e4 <HAL_DMA_Init+0x1e4>)
 8003342:	4293      	cmp	r3, r2
 8003344:	f000 808d 	beq.w	8003462 <HAL_DMA_Init+0x162>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a66      	ldr	r2, [pc, #408]	@ (80034e8 <HAL_DMA_Init+0x1e8>)
 800334e:	4293      	cmp	r3, r2
 8003350:	f000 8087 	beq.w	8003462 <HAL_DMA_Init+0x162>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a64      	ldr	r2, [pc, #400]	@ (80034ec <HAL_DMA_Init+0x1ec>)
 800335a:	4293      	cmp	r3, r2
 800335c:	f000 8081 	beq.w	8003462 <HAL_DMA_Init+0x162>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a62      	ldr	r2, [pc, #392]	@ (80034f0 <HAL_DMA_Init+0x1f0>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d07b      	beq.n	8003462 <HAL_DMA_Init+0x162>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a61      	ldr	r2, [pc, #388]	@ (80034f4 <HAL_DMA_Init+0x1f4>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d076      	beq.n	8003462 <HAL_DMA_Init+0x162>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a5f      	ldr	r2, [pc, #380]	@ (80034f8 <HAL_DMA_Init+0x1f8>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d071      	beq.n	8003462 <HAL_DMA_Init+0x162>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a5e      	ldr	r2, [pc, #376]	@ (80034fc <HAL_DMA_Init+0x1fc>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d06c      	beq.n	8003462 <HAL_DMA_Init+0x162>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a5c      	ldr	r2, [pc, #368]	@ (8003500 <HAL_DMA_Init+0x200>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d067      	beq.n	8003462 <HAL_DMA_Init+0x162>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a5b      	ldr	r2, [pc, #364]	@ (8003504 <HAL_DMA_Init+0x204>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d062      	beq.n	8003462 <HAL_DMA_Init+0x162>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a59      	ldr	r2, [pc, #356]	@ (8003508 <HAL_DMA_Init+0x208>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d05d      	beq.n	8003462 <HAL_DMA_Init+0x162>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a58      	ldr	r2, [pc, #352]	@ (800350c <HAL_DMA_Init+0x20c>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d058      	beq.n	8003462 <HAL_DMA_Init+0x162>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a56      	ldr	r2, [pc, #344]	@ (8003510 <HAL_DMA_Init+0x210>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d053      	beq.n	8003462 <HAL_DMA_Init+0x162>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a55      	ldr	r2, [pc, #340]	@ (8003514 <HAL_DMA_Init+0x214>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d04e      	beq.n	8003462 <HAL_DMA_Init+0x162>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a53      	ldr	r2, [pc, #332]	@ (8003518 <HAL_DMA_Init+0x218>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d049      	beq.n	8003462 <HAL_DMA_Init+0x162>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a52      	ldr	r2, [pc, #328]	@ (800351c <HAL_DMA_Init+0x21c>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d044      	beq.n	8003462 <HAL_DMA_Init+0x162>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a50      	ldr	r2, [pc, #320]	@ (8003520 <HAL_DMA_Init+0x220>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d03f      	beq.n	8003462 <HAL_DMA_Init+0x162>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a4f      	ldr	r2, [pc, #316]	@ (8003524 <HAL_DMA_Init+0x224>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d03a      	beq.n	8003462 <HAL_DMA_Init+0x162>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a4d      	ldr	r2, [pc, #308]	@ (8003528 <HAL_DMA_Init+0x228>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d035      	beq.n	8003462 <HAL_DMA_Init+0x162>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a4c      	ldr	r2, [pc, #304]	@ (800352c <HAL_DMA_Init+0x22c>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d030      	beq.n	8003462 <HAL_DMA_Init+0x162>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a4a      	ldr	r2, [pc, #296]	@ (8003530 <HAL_DMA_Init+0x230>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d02b      	beq.n	8003462 <HAL_DMA_Init+0x162>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a49      	ldr	r2, [pc, #292]	@ (8003534 <HAL_DMA_Init+0x234>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d026      	beq.n	8003462 <HAL_DMA_Init+0x162>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a47      	ldr	r2, [pc, #284]	@ (8003538 <HAL_DMA_Init+0x238>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d021      	beq.n	8003462 <HAL_DMA_Init+0x162>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a46      	ldr	r2, [pc, #280]	@ (800353c <HAL_DMA_Init+0x23c>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d01c      	beq.n	8003462 <HAL_DMA_Init+0x162>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a44      	ldr	r2, [pc, #272]	@ (8003540 <HAL_DMA_Init+0x240>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d017      	beq.n	8003462 <HAL_DMA_Init+0x162>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a43      	ldr	r2, [pc, #268]	@ (8003544 <HAL_DMA_Init+0x244>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d012      	beq.n	8003462 <HAL_DMA_Init+0x162>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a41      	ldr	r2, [pc, #260]	@ (8003548 <HAL_DMA_Init+0x248>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d00d      	beq.n	8003462 <HAL_DMA_Init+0x162>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a40      	ldr	r2, [pc, #256]	@ (800354c <HAL_DMA_Init+0x24c>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d008      	beq.n	8003462 <HAL_DMA_Init+0x162>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a3e      	ldr	r2, [pc, #248]	@ (8003550 <HAL_DMA_Init+0x250>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d003      	beq.n	8003462 <HAL_DMA_Init+0x162>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a3d      	ldr	r2, [pc, #244]	@ (8003554 <HAL_DMA_Init+0x254>)
 8003460:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2202      	movs	r2, #2
 800346e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	695a      	ldr	r2, [r3, #20]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f042 0206 	orr.w	r2, r2, #6
 8003480:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8003482:	e00f      	b.n	80034a4 <HAL_DMA_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8003484:	f7ff fd78 	bl	8002f78 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b05      	cmp	r3, #5
 8003490:	d908      	bls.n	80034a4 <HAL_DMA_Init+0x1a4>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2210      	movs	r2, #16
 8003496:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2203      	movs	r2, #3
 800349c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e015      	b.n	80034d0 <HAL_DMA_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	f003 0301 	and.w	r3, r3, #1
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1e8      	bne.n	8003484 <HAL_DMA_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 fa72 	bl	800399c <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2201      	movs	r2, #1
 80034ca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3710      	adds	r7, #16
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	40020050 	.word	0x40020050
 80034dc:	50020050 	.word	0x50020050
 80034e0:	400200d0 	.word	0x400200d0
 80034e4:	500200d0 	.word	0x500200d0
 80034e8:	40020150 	.word	0x40020150
 80034ec:	50020150 	.word	0x50020150
 80034f0:	400201d0 	.word	0x400201d0
 80034f4:	500201d0 	.word	0x500201d0
 80034f8:	40020250 	.word	0x40020250
 80034fc:	50020250 	.word	0x50020250
 8003500:	400202d0 	.word	0x400202d0
 8003504:	500202d0 	.word	0x500202d0
 8003508:	40020350 	.word	0x40020350
 800350c:	50020350 	.word	0x50020350
 8003510:	400203d0 	.word	0x400203d0
 8003514:	500203d0 	.word	0x500203d0
 8003518:	40020450 	.word	0x40020450
 800351c:	50020450 	.word	0x50020450
 8003520:	400204d0 	.word	0x400204d0
 8003524:	500204d0 	.word	0x500204d0
 8003528:	40020550 	.word	0x40020550
 800352c:	50020550 	.word	0x50020550
 8003530:	400205d0 	.word	0x400205d0
 8003534:	500205d0 	.word	0x500205d0
 8003538:	40020650 	.word	0x40020650
 800353c:	50020650 	.word	0x50020650
 8003540:	400206d0 	.word	0x400206d0
 8003544:	500206d0 	.word	0x500206d0
 8003548:	40020750 	.word	0x40020750
 800354c:	50020750 	.word	0x50020750
 8003550:	400207d0 	.word	0x400207d0
 8003554:	500207d0 	.word	0x500207d0

08003558 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]
 8003564:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d101      	bne.n	8003570 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e04f      	b.n	8003610 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003576:	2b01      	cmp	r3, #1
 8003578:	d101      	bne.n	800357e <HAL_DMA_Start_IT+0x26>
 800357a:	2302      	movs	r3, #2
 800357c:	e048      	b.n	8003610 <HAL_DMA_Start_IT+0xb8>
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2201      	movs	r2, #1
 8003582:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b01      	cmp	r3, #1
 8003590:	d136      	bne.n	8003600 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2202      	movs	r2, #2
 8003596:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	68b9      	ldr	r1, [r7, #8]
 80035a6:	68f8      	ldr	r0, [r7, #12]
 80035a8:	f000 f9d3 	bl	8003952 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	695a      	ldr	r2, [r3, #20]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80035ba:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d007      	beq.n	80035d4 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	695a      	ldr	r2, [r3, #20]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035d2:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d007      	beq.n	80035ec <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	695a      	ldr	r2, [r3, #20]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035ea:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	695a      	ldr	r2, [r3, #20]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f042 0201 	orr.w	r2, r2, #1
 80035fa:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80035fc:	2300      	movs	r3, #0
 80035fe:	e007      	b.n	8003610 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2240      	movs	r2, #64	@ 0x40
 8003604:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
}
 8003610:	4618      	mov	r0, r3
 8003612:	3710      	adds	r7, #16
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8003628:	f023 030f 	bic.w	r3, r3, #15
 800362c:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003636:	3b50      	subs	r3, #80	@ 0x50
 8003638:	09db      	lsrs	r3, r3, #7
 800363a:	f003 031f 	and.w	r3, r3, #31
 800363e:	2201      	movs	r2, #1
 8003640:	fa02 f303 	lsl.w	r3, r2, r3
 8003644:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	693a      	ldr	r2, [r7, #16]
 800364c:	4013      	ands	r3, r2
 800364e:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2b00      	cmp	r3, #0
 8003654:	f000 813b 	beq.w	80038ce <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003662:	2b00      	cmp	r3, #0
 8003664:	d011      	beq.n	800368a <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	695b      	ldr	r3, [r3, #20]
 800366c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003670:	2b00      	cmp	r3, #0
 8003672:	d00a      	beq.n	800368a <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800367c:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003682:	f043 0201 	orr.w	r2, r3, #1
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	691b      	ldr	r3, [r3, #16]
 8003690:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003694:	2b00      	cmp	r3, #0
 8003696:	d011      	beq.n	80036bc <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d00a      	beq.n	80036bc <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036ae:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b4:	f043 0202 	orr.w	r2, r3, #2
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d011      	beq.n	80036ee <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00a      	beq.n	80036ee <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80036e0:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e6:	f043 0204 	orr.w	r2, r3, #4
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	691b      	ldr	r3, [r3, #16]
 80036f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d011      	beq.n	8003720 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00a      	beq.n	8003720 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003712:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003718:	f043 0208 	orr.w	r2, r3, #8
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800372a:	2b00      	cmp	r3, #0
 800372c:	d013      	beq.n	8003756 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	695b      	ldr	r3, [r3, #20]
 8003734:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00c      	beq.n	8003756 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003744:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800374a:	2b00      	cmp	r3, #0
 800374c:	d003      	beq.n	8003756 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d04c      	beq.n	80037fe <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d045      	beq.n	80037fe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800377a:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003782:	b2db      	uxtb	r3, r3
 8003784:	2b04      	cmp	r3, #4
 8003786:	d12e      	bne.n	80037e6 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	695a      	ldr	r2, [r3, #20]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003796:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	695a      	ldr	r2, [r3, #20]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f042 0202 	orr.w	r2, r2, #2
 80037a6:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d007      	beq.n	80037cc <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037c0:	2201      	movs	r2, #1
 80037c2:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2200      	movs	r2, #0
 80037ca:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d07a      	beq.n	80038d2 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	4798      	blx	r3
        }

        return;
 80037e4:	e075      	b.n	80038d2 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2205      	movs	r2, #5
 80037ea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003808:	2b00      	cmp	r3, #0
 800380a:	d039      	beq.n	8003880 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003816:	2b00      	cmp	r3, #0
 8003818:	d032      	beq.n	8003880 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800381e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003822:	2b00      	cmp	r3, #0
 8003824:	d012      	beq.n	800384c <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800382c:	2b00      	cmp	r3, #0
 800382e:	d116      	bne.n	800385e <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003836:	2b00      	cmp	r3, #0
 8003838:	d111      	bne.n	800385e <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2201      	movs	r2, #1
 800383e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003846:	2201      	movs	r2, #1
 8003848:	731a      	strb	r2, [r3, #12]
 800384a:	e008      	b.n	800385e <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003852:	2b00      	cmp	r3, #0
 8003854:	d103      	bne.n	800385e <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2201      	movs	r2, #1
 800385a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003866:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003874:	2b00      	cmp	r3, #0
 8003876:	d003      	beq.n	8003880 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003884:	2b00      	cmp	r3, #0
 8003886:	d025      	beq.n	80038d4 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	695a      	ldr	r2, [r3, #20]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f042 0202 	orr.w	r2, r2, #2
 8003896:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d003      	beq.n	80038b4 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038b0:	2201      	movs	r2, #1
 80038b2:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d007      	beq.n	80038d4 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	4798      	blx	r3
 80038cc:	e002      	b.n	80038d4 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 80038ce:	bf00      	nop
 80038d0:	e000      	b.n	80038d4 <HAL_DMA_IRQHandler+0x2bc>
        return;
 80038d2:	bf00      	nop
    }
  }
}
 80038d4:	3718      	adds	r7, #24
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}

080038da <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 80038da:	b480      	push	{r7}
 80038dc:	b085      	sub	sp, #20
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
 80038e2:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e02b      	b.n	8003946 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80038f6:	f023 030f 	bic.w	r3, r3, #15
 80038fa:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003904:	3b50      	subs	r3, #80	@ 0x50
 8003906:	09db      	lsrs	r3, r3, #7
 8003908:	f003 031f 	and.w	r3, r3, #31
 800390c:	2201      	movs	r2, #1
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	f003 0310 	and.w	r3, r3, #16
 800391a:	2b00      	cmp	r3, #0
 800391c:	d012      	beq.n	8003944 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	f003 0311 	and.w	r3, r3, #17
 8003924:	2b11      	cmp	r3, #17
 8003926:	d106      	bne.n	8003936 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	431a      	orrs	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	605a      	str	r2, [r3, #4]
 8003934:	e006      	b.n	8003944 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	685a      	ldr	r2, [r3, #4]
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	43db      	mvns	r3, r3
 800393e:	401a      	ands	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	3714      	adds	r7, #20
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr

08003952 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8003952:	b480      	push	{r7}
 8003954:	b085      	sub	sp, #20
 8003956:	af00      	add	r7, sp, #0
 8003958:	60f8      	str	r0, [r7, #12]
 800395a:	60b9      	str	r1, [r7, #8]
 800395c:	607a      	str	r2, [r7, #4]
 800395e:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003966:	0c1b      	lsrs	r3, r3, #16
 8003968:	041b      	lsls	r3, r3, #16
 800396a:	683a      	ldr	r2, [r7, #0]
 800396c:	b291      	uxth	r1, r2
 800396e:	68fa      	ldr	r2, [r7, #12]
 8003970:	6812      	ldr	r2, [r2, #0]
 8003972:	430b      	orrs	r3, r1
 8003974:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 800397e:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003990:	bf00      	nop
 8003992:	3714      	adds	r7, #20
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a1b      	ldr	r3, [r3, #32]
 80039a8:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	695b      	ldr	r3, [r3, #20]
 80039b0:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	430a      	orrs	r2, r1
 80039bc:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	695a      	ldr	r2, [r3, #20]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	69db      	ldr	r3, [r3, #28]
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	431a      	orrs	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	699b      	ldr	r3, [r3, #24]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a53      	ldr	r2, [pc, #332]	@ (8003b28 <DMA_Init+0x18c>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	f000 80a0 	beq.w	8003b22 <DMA_Init+0x186>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a51      	ldr	r2, [pc, #324]	@ (8003b2c <DMA_Init+0x190>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	f000 809a 	beq.w	8003b22 <DMA_Init+0x186>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a4f      	ldr	r2, [pc, #316]	@ (8003b30 <DMA_Init+0x194>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	f000 8094 	beq.w	8003b22 <DMA_Init+0x186>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a4d      	ldr	r2, [pc, #308]	@ (8003b34 <DMA_Init+0x198>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	f000 808e 	beq.w	8003b22 <DMA_Init+0x186>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a4b      	ldr	r2, [pc, #300]	@ (8003b38 <DMA_Init+0x19c>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	f000 8088 	beq.w	8003b22 <DMA_Init+0x186>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a49      	ldr	r2, [pc, #292]	@ (8003b3c <DMA_Init+0x1a0>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	f000 8082 	beq.w	8003b22 <DMA_Init+0x186>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a47      	ldr	r2, [pc, #284]	@ (8003b40 <DMA_Init+0x1a4>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d07c      	beq.n	8003b22 <DMA_Init+0x186>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a45      	ldr	r2, [pc, #276]	@ (8003b44 <DMA_Init+0x1a8>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d077      	beq.n	8003b22 <DMA_Init+0x186>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a44      	ldr	r2, [pc, #272]	@ (8003b48 <DMA_Init+0x1ac>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d072      	beq.n	8003b22 <DMA_Init+0x186>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a42      	ldr	r2, [pc, #264]	@ (8003b4c <DMA_Init+0x1b0>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d06d      	beq.n	8003b22 <DMA_Init+0x186>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a41      	ldr	r2, [pc, #260]	@ (8003b50 <DMA_Init+0x1b4>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d068      	beq.n	8003b22 <DMA_Init+0x186>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a3f      	ldr	r2, [pc, #252]	@ (8003b54 <DMA_Init+0x1b8>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d063      	beq.n	8003b22 <DMA_Init+0x186>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a3e      	ldr	r2, [pc, #248]	@ (8003b58 <DMA_Init+0x1bc>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d05e      	beq.n	8003b22 <DMA_Init+0x186>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a3c      	ldr	r2, [pc, #240]	@ (8003b5c <DMA_Init+0x1c0>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d059      	beq.n	8003b22 <DMA_Init+0x186>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a3b      	ldr	r2, [pc, #236]	@ (8003b60 <DMA_Init+0x1c4>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d054      	beq.n	8003b22 <DMA_Init+0x186>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a39      	ldr	r2, [pc, #228]	@ (8003b64 <DMA_Init+0x1c8>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d04f      	beq.n	8003b22 <DMA_Init+0x186>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a38      	ldr	r2, [pc, #224]	@ (8003b68 <DMA_Init+0x1cc>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d04a      	beq.n	8003b22 <DMA_Init+0x186>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a36      	ldr	r2, [pc, #216]	@ (8003b6c <DMA_Init+0x1d0>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d045      	beq.n	8003b22 <DMA_Init+0x186>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a35      	ldr	r2, [pc, #212]	@ (8003b70 <DMA_Init+0x1d4>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d040      	beq.n	8003b22 <DMA_Init+0x186>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a33      	ldr	r2, [pc, #204]	@ (8003b74 <DMA_Init+0x1d8>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d03b      	beq.n	8003b22 <DMA_Init+0x186>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a32      	ldr	r2, [pc, #200]	@ (8003b78 <DMA_Init+0x1dc>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d036      	beq.n	8003b22 <DMA_Init+0x186>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a30      	ldr	r2, [pc, #192]	@ (8003b7c <DMA_Init+0x1e0>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d031      	beq.n	8003b22 <DMA_Init+0x186>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a2f      	ldr	r2, [pc, #188]	@ (8003b80 <DMA_Init+0x1e4>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d02c      	beq.n	8003b22 <DMA_Init+0x186>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a2d      	ldr	r2, [pc, #180]	@ (8003b84 <DMA_Init+0x1e8>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d027      	beq.n	8003b22 <DMA_Init+0x186>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a2c      	ldr	r2, [pc, #176]	@ (8003b88 <DMA_Init+0x1ec>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d022      	beq.n	8003b22 <DMA_Init+0x186>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a2a      	ldr	r2, [pc, #168]	@ (8003b8c <DMA_Init+0x1f0>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d01d      	beq.n	8003b22 <DMA_Init+0x186>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a29      	ldr	r2, [pc, #164]	@ (8003b90 <DMA_Init+0x1f4>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d018      	beq.n	8003b22 <DMA_Init+0x186>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a27      	ldr	r2, [pc, #156]	@ (8003b94 <DMA_Init+0x1f8>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d013      	beq.n	8003b22 <DMA_Init+0x186>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a26      	ldr	r2, [pc, #152]	@ (8003b98 <DMA_Init+0x1fc>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d00e      	beq.n	8003b22 <DMA_Init+0x186>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a24      	ldr	r2, [pc, #144]	@ (8003b9c <DMA_Init+0x200>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d009      	beq.n	8003b22 <DMA_Init+0x186>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a23      	ldr	r2, [pc, #140]	@ (8003ba0 <DMA_Init+0x204>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d004      	beq.n	8003b22 <DMA_Init+0x186>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a21      	ldr	r2, [pc, #132]	@ (8003ba4 <DMA_Init+0x208>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d142      	bne.n	8003ba8 <DMA_Init+0x20c>
 8003b22:	2301      	movs	r3, #1
 8003b24:	e041      	b.n	8003baa <DMA_Init+0x20e>
 8003b26:	bf00      	nop
 8003b28:	40020050 	.word	0x40020050
 8003b2c:	50020050 	.word	0x50020050
 8003b30:	400200d0 	.word	0x400200d0
 8003b34:	500200d0 	.word	0x500200d0
 8003b38:	40020150 	.word	0x40020150
 8003b3c:	50020150 	.word	0x50020150
 8003b40:	400201d0 	.word	0x400201d0
 8003b44:	500201d0 	.word	0x500201d0
 8003b48:	40020250 	.word	0x40020250
 8003b4c:	50020250 	.word	0x50020250
 8003b50:	400202d0 	.word	0x400202d0
 8003b54:	500202d0 	.word	0x500202d0
 8003b58:	40020350 	.word	0x40020350
 8003b5c:	50020350 	.word	0x50020350
 8003b60:	400203d0 	.word	0x400203d0
 8003b64:	500203d0 	.word	0x500203d0
 8003b68:	40020450 	.word	0x40020450
 8003b6c:	50020450 	.word	0x50020450
 8003b70:	400204d0 	.word	0x400204d0
 8003b74:	500204d0 	.word	0x500204d0
 8003b78:	40020550 	.word	0x40020550
 8003b7c:	50020550 	.word	0x50020550
 8003b80:	400205d0 	.word	0x400205d0
 8003b84:	500205d0 	.word	0x500205d0
 8003b88:	40020650 	.word	0x40020650
 8003b8c:	50020650 	.word	0x50020650
 8003b90:	400206d0 	.word	0x400206d0
 8003b94:	500206d0 	.word	0x500206d0
 8003b98:	40020750 	.word	0x40020750
 8003b9c:	50020750 	.word	0x50020750
 8003ba0:	400207d0 	.word	0x400207d0
 8003ba4:	500207d0 	.word	0x500207d0
 8003ba8:	2300      	movs	r3, #0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d012      	beq.n	8003bd4 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	051b      	lsls	r3, r3, #20
 8003bba:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8003bbe:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	011b      	lsls	r3, r3, #4
 8003bc8:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8003bcc:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bda:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	430a      	orrs	r2, r1
 8003be6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	689a      	ldr	r2, [r3, #8]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bf4:	431a      	orrs	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c06:	f040 80b0 	bne.w	8003d6a <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a82      	ldr	r2, [pc, #520]	@ (8003e18 <DMA_Init+0x47c>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	f000 80a0 	beq.w	8003d56 <DMA_Init+0x3ba>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a80      	ldr	r2, [pc, #512]	@ (8003e1c <DMA_Init+0x480>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	f000 809a 	beq.w	8003d56 <DMA_Init+0x3ba>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a7e      	ldr	r2, [pc, #504]	@ (8003e20 <DMA_Init+0x484>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	f000 8094 	beq.w	8003d56 <DMA_Init+0x3ba>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a7c      	ldr	r2, [pc, #496]	@ (8003e24 <DMA_Init+0x488>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	f000 808e 	beq.w	8003d56 <DMA_Init+0x3ba>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a7a      	ldr	r2, [pc, #488]	@ (8003e28 <DMA_Init+0x48c>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	f000 8088 	beq.w	8003d56 <DMA_Init+0x3ba>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a78      	ldr	r2, [pc, #480]	@ (8003e2c <DMA_Init+0x490>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	f000 8082 	beq.w	8003d56 <DMA_Init+0x3ba>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a76      	ldr	r2, [pc, #472]	@ (8003e30 <DMA_Init+0x494>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d07c      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a74      	ldr	r2, [pc, #464]	@ (8003e34 <DMA_Init+0x498>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d077      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a73      	ldr	r2, [pc, #460]	@ (8003e38 <DMA_Init+0x49c>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d072      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a71      	ldr	r2, [pc, #452]	@ (8003e3c <DMA_Init+0x4a0>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d06d      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a70      	ldr	r2, [pc, #448]	@ (8003e40 <DMA_Init+0x4a4>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d068      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a6e      	ldr	r2, [pc, #440]	@ (8003e44 <DMA_Init+0x4a8>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d063      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a6d      	ldr	r2, [pc, #436]	@ (8003e48 <DMA_Init+0x4ac>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d05e      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a6b      	ldr	r2, [pc, #428]	@ (8003e4c <DMA_Init+0x4b0>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d059      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a6a      	ldr	r2, [pc, #424]	@ (8003e50 <DMA_Init+0x4b4>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d054      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a68      	ldr	r2, [pc, #416]	@ (8003e54 <DMA_Init+0x4b8>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d04f      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a67      	ldr	r2, [pc, #412]	@ (8003e58 <DMA_Init+0x4bc>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d04a      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a65      	ldr	r2, [pc, #404]	@ (8003e5c <DMA_Init+0x4c0>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d045      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a64      	ldr	r2, [pc, #400]	@ (8003e60 <DMA_Init+0x4c4>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d040      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a62      	ldr	r2, [pc, #392]	@ (8003e64 <DMA_Init+0x4c8>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d03b      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a61      	ldr	r2, [pc, #388]	@ (8003e68 <DMA_Init+0x4cc>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d036      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a5f      	ldr	r2, [pc, #380]	@ (8003e6c <DMA_Init+0x4d0>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d031      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a5e      	ldr	r2, [pc, #376]	@ (8003e70 <DMA_Init+0x4d4>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d02c      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a5c      	ldr	r2, [pc, #368]	@ (8003e74 <DMA_Init+0x4d8>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d027      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a5b      	ldr	r2, [pc, #364]	@ (8003e78 <DMA_Init+0x4dc>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d022      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a59      	ldr	r2, [pc, #356]	@ (8003e7c <DMA_Init+0x4e0>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d01d      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a58      	ldr	r2, [pc, #352]	@ (8003e80 <DMA_Init+0x4e4>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d018      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a56      	ldr	r2, [pc, #344]	@ (8003e84 <DMA_Init+0x4e8>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d013      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a55      	ldr	r2, [pc, #340]	@ (8003e88 <DMA_Init+0x4ec>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d00e      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a53      	ldr	r2, [pc, #332]	@ (8003e8c <DMA_Init+0x4f0>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d009      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a52      	ldr	r2, [pc, #328]	@ (8003e90 <DMA_Init+0x4f4>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d004      	beq.n	8003d56 <DMA_Init+0x3ba>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a50      	ldr	r2, [pc, #320]	@ (8003e94 <DMA_Init+0x4f8>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d101      	bne.n	8003d5a <DMA_Init+0x3be>
 8003d56:	2301      	movs	r3, #1
 8003d58:	e000      	b.n	8003d5c <DMA_Init+0x3c0>
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d00d      	beq.n	8003d7c <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d66:	60fb      	str	r3, [r7, #12]
 8003d68:	e008      	b.n	8003d7c <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d72:	d103      	bne.n	8003d7c <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d7a:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d82:	4b45      	ldr	r3, [pc, #276]	@ (8003e98 <DMA_Init+0x4fc>)
 8003d84:	4013      	ands	r3, r2
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	6812      	ldr	r2, [r2, #0]
 8003d8a:	68f9      	ldr	r1, [r7, #12]
 8003d8c:	430b      	orrs	r3, r1
 8003d8e:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2200      	movs	r2, #0
 8003d96:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a36      	ldr	r2, [pc, #216]	@ (8003e78 <DMA_Init+0x4dc>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d022      	beq.n	8003de8 <DMA_Init+0x44c>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a35      	ldr	r2, [pc, #212]	@ (8003e7c <DMA_Init+0x4e0>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d01d      	beq.n	8003de8 <DMA_Init+0x44c>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a33      	ldr	r2, [pc, #204]	@ (8003e80 <DMA_Init+0x4e4>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d018      	beq.n	8003de8 <DMA_Init+0x44c>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a32      	ldr	r2, [pc, #200]	@ (8003e84 <DMA_Init+0x4e8>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d013      	beq.n	8003de8 <DMA_Init+0x44c>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a30      	ldr	r2, [pc, #192]	@ (8003e88 <DMA_Init+0x4ec>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d00e      	beq.n	8003de8 <DMA_Init+0x44c>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a2f      	ldr	r2, [pc, #188]	@ (8003e8c <DMA_Init+0x4f0>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d009      	beq.n	8003de8 <DMA_Init+0x44c>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a2d      	ldr	r2, [pc, #180]	@ (8003e90 <DMA_Init+0x4f4>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d004      	beq.n	8003de8 <DMA_Init+0x44c>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a2c      	ldr	r2, [pc, #176]	@ (8003e94 <DMA_Init+0x4f8>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d101      	bne.n	8003dec <DMA_Init+0x450>
 8003de8:	2301      	movs	r3, #1
 8003dea:	e000      	b.n	8003dee <DMA_Init+0x452>
 8003dec:	2300      	movs	r3, #0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d007      	beq.n	8003e02 <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2200      	movs	r2, #0
 8003df8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2200      	movs	r2, #0
 8003e08:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8003e0a:	bf00      	nop
 8003e0c:	3714      	adds	r7, #20
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	40020050 	.word	0x40020050
 8003e1c:	50020050 	.word	0x50020050
 8003e20:	400200d0 	.word	0x400200d0
 8003e24:	500200d0 	.word	0x500200d0
 8003e28:	40020150 	.word	0x40020150
 8003e2c:	50020150 	.word	0x50020150
 8003e30:	400201d0 	.word	0x400201d0
 8003e34:	500201d0 	.word	0x500201d0
 8003e38:	40020250 	.word	0x40020250
 8003e3c:	50020250 	.word	0x50020250
 8003e40:	400202d0 	.word	0x400202d0
 8003e44:	500202d0 	.word	0x500202d0
 8003e48:	40020350 	.word	0x40020350
 8003e4c:	50020350 	.word	0x50020350
 8003e50:	400203d0 	.word	0x400203d0
 8003e54:	500203d0 	.word	0x500203d0
 8003e58:	40020450 	.word	0x40020450
 8003e5c:	50020450 	.word	0x50020450
 8003e60:	400204d0 	.word	0x400204d0
 8003e64:	500204d0 	.word	0x500204d0
 8003e68:	40020550 	.word	0x40020550
 8003e6c:	50020550 	.word	0x50020550
 8003e70:	400205d0 	.word	0x400205d0
 8003e74:	500205d0 	.word	0x500205d0
 8003e78:	40020650 	.word	0x40020650
 8003e7c:	50020650 	.word	0x50020650
 8003e80:	400206d0 	.word	0x400206d0
 8003e84:	500206d0 	.word	0x500206d0
 8003e88:	40020750 	.word	0x40020750
 8003e8c:	50020750 	.word	0x50020750
 8003e90:	400207d0 	.word	0x400207d0
 8003e94:	500207d0 	.word	0x500207d0
 8003e98:	3cc03180 	.word	0x3cc03180

08003e9c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b089      	sub	sp, #36	@ 0x24
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003eae:	e1ba      	b.n	8004226 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	2101      	movs	r1, #1
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 81aa 	beq.w	8004220 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	4a55      	ldr	r2, [pc, #340]	@ (8004024 <HAL_GPIO_Init+0x188>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d15d      	bne.n	8003f90 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8003eda:	2201      	movs	r2, #1
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee2:	43db      	mvns	r3, r3
 8003ee4:	69fa      	ldr	r2, [r7, #28]
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f003 0201 	and.w	r2, r3, #1
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef8:	69fa      	ldr	r2, [r7, #28]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	69fa      	ldr	r2, [r7, #28]
 8003f02:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8003f04:	4a48      	ldr	r2, [pc, #288]	@ (8004028 <HAL_GPIO_Init+0x18c>)
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003f0c:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8003f0e:	4a46      	ldr	r2, [pc, #280]	@ (8004028 <HAL_GPIO_Init+0x18c>)
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	00db      	lsls	r3, r3, #3
 8003f14:	4413      	add	r3, r2
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	08da      	lsrs	r2, r3, #3
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	3208      	adds	r2, #8
 8003f22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f26:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	f003 0307 	and.w	r3, r3, #7
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	220f      	movs	r2, #15
 8003f32:	fa02 f303 	lsl.w	r3, r2, r3
 8003f36:	43db      	mvns	r3, r3
 8003f38:	69fa      	ldr	r2, [r7, #28]
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	f003 0307 	and.w	r3, r3, #7
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	220b      	movs	r2, #11
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	69fa      	ldr	r2, [r7, #28]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	08da      	lsrs	r2, r3, #3
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	3208      	adds	r2, #8
 8003f5a:	69f9      	ldr	r1, [r7, #28]
 8003f5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	005b      	lsls	r3, r3, #1
 8003f6a:	2203      	movs	r2, #3
 8003f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f70:	43db      	mvns	r3, r3
 8003f72:	69fa      	ldr	r2, [r7, #28]
 8003f74:	4013      	ands	r3, r2
 8003f76:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	005b      	lsls	r3, r3, #1
 8003f7c:	2202      	movs	r2, #2
 8003f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f82:	69fa      	ldr	r2, [r7, #28]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	69fa      	ldr	r2, [r7, #28]
 8003f8c:	601a      	str	r2, [r3, #0]
 8003f8e:	e067      	b.n	8004060 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d003      	beq.n	8003fa0 <HAL_GPIO_Init+0x104>
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	2b12      	cmp	r3, #18
 8003f9e:	d145      	bne.n	800402c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	08da      	lsrs	r2, r3, #3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	3208      	adds	r2, #8
 8003fa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fac:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	f003 0307 	and.w	r3, r3, #7
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	220f      	movs	r2, #15
 8003fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbc:	43db      	mvns	r3, r3
 8003fbe:	69fa      	ldr	r2, [r7, #28]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	691b      	ldr	r3, [r3, #16]
 8003fc8:	f003 020f 	and.w	r2, r3, #15
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	f003 0307 	and.w	r3, r3, #7
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd8:	69fa      	ldr	r2, [r7, #28]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	08da      	lsrs	r2, r3, #3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	3208      	adds	r2, #8
 8003fe6:	69f9      	ldr	r1, [r7, #28]
 8003fe8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	005b      	lsls	r3, r3, #1
 8003ff6:	2203      	movs	r2, #3
 8003ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffc:	43db      	mvns	r3, r3
 8003ffe:	69fa      	ldr	r2, [r7, #28]
 8004000:	4013      	ands	r3, r2
 8004002:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	f003 0203 	and.w	r2, r3, #3
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	fa02 f303 	lsl.w	r3, r2, r3
 8004014:	69fa      	ldr	r2, [r7, #28]
 8004016:	4313      	orrs	r3, r2
 8004018:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	69fa      	ldr	r2, [r7, #28]
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	e01e      	b.n	8004060 <HAL_GPIO_Init+0x1c4>
 8004022:	bf00      	nop
 8004024:	46020000 	.word	0x46020000
 8004028:	0800f1c8 	.word	0x0800f1c8
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	005b      	lsls	r3, r3, #1
 8004036:	2203      	movs	r2, #3
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	43db      	mvns	r3, r3
 800403e:	69fa      	ldr	r2, [r7, #28]
 8004040:	4013      	ands	r3, r2
 8004042:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f003 0203 	and.w	r2, r3, #3
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	005b      	lsls	r3, r3, #1
 8004050:	fa02 f303 	lsl.w	r3, r2, r3
 8004054:	69fa      	ldr	r2, [r7, #28]
 8004056:	4313      	orrs	r3, r2
 8004058:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	69fa      	ldr	r2, [r7, #28]
 800405e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d00b      	beq.n	8004080 <HAL_GPIO_Init+0x1e4>
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	2b02      	cmp	r3, #2
 800406e:	d007      	beq.n	8004080 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004074:	2b11      	cmp	r3, #17
 8004076:	d003      	beq.n	8004080 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	2b12      	cmp	r3, #18
 800407e:	d130      	bne.n	80040e2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	005b      	lsls	r3, r3, #1
 800408a:	2203      	movs	r2, #3
 800408c:	fa02 f303 	lsl.w	r3, r2, r3
 8004090:	43db      	mvns	r3, r3
 8004092:	69fa      	ldr	r2, [r7, #28]
 8004094:	4013      	ands	r3, r2
 8004096:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	68da      	ldr	r2, [r3, #12]
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	005b      	lsls	r3, r3, #1
 80040a0:	fa02 f303 	lsl.w	r3, r2, r3
 80040a4:	69fa      	ldr	r2, [r7, #28]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	69fa      	ldr	r2, [r7, #28]
 80040ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80040b6:	2201      	movs	r2, #1
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	fa02 f303 	lsl.w	r3, r2, r3
 80040be:	43db      	mvns	r3, r3
 80040c0:	69fa      	ldr	r2, [r7, #28]
 80040c2:	4013      	ands	r3, r2
 80040c4:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	091b      	lsrs	r3, r3, #4
 80040cc:	f003 0201 	and.w	r2, r3, #1
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	fa02 f303 	lsl.w	r3, r2, r3
 80040d6:	69fa      	ldr	r2, [r7, #28]
 80040d8:	4313      	orrs	r3, r2
 80040da:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	69fa      	ldr	r2, [r7, #28]
 80040e0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	2b03      	cmp	r3, #3
 80040e8:	d017      	beq.n	800411a <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	005b      	lsls	r3, r3, #1
 80040f4:	2203      	movs	r2, #3
 80040f6:	fa02 f303 	lsl.w	r3, r2, r3
 80040fa:	43db      	mvns	r3, r3
 80040fc:	69fa      	ldr	r2, [r7, #28]
 80040fe:	4013      	ands	r3, r2
 8004100:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	689a      	ldr	r2, [r3, #8]
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	005b      	lsls	r3, r3, #1
 800410a:	fa02 f303 	lsl.w	r3, r2, r3
 800410e:	69fa      	ldr	r2, [r7, #28]
 8004110:	4313      	orrs	r3, r2
 8004112:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	69fa      	ldr	r2, [r7, #28]
 8004118:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d07c      	beq.n	8004220 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8004126:	4a47      	ldr	r2, [pc, #284]	@ (8004244 <HAL_GPIO_Init+0x3a8>)
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	089b      	lsrs	r3, r3, #2
 800412c:	3318      	adds	r3, #24
 800412e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004132:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	f003 0303 	and.w	r3, r3, #3
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	220f      	movs	r2, #15
 800413e:	fa02 f303 	lsl.w	r3, r2, r3
 8004142:	43db      	mvns	r3, r3
 8004144:	69fa      	ldr	r2, [r7, #28]
 8004146:	4013      	ands	r3, r2
 8004148:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	0a9a      	lsrs	r2, r3, #10
 800414e:	4b3e      	ldr	r3, [pc, #248]	@ (8004248 <HAL_GPIO_Init+0x3ac>)
 8004150:	4013      	ands	r3, r2
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	f002 0203 	and.w	r2, r2, #3
 8004158:	00d2      	lsls	r2, r2, #3
 800415a:	4093      	lsls	r3, r2
 800415c:	69fa      	ldr	r2, [r7, #28]
 800415e:	4313      	orrs	r3, r2
 8004160:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8004162:	4938      	ldr	r1, [pc, #224]	@ (8004244 <HAL_GPIO_Init+0x3a8>)
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	089b      	lsrs	r3, r3, #2
 8004168:	3318      	adds	r3, #24
 800416a:	69fa      	ldr	r2, [r7, #28]
 800416c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8004170:	4b34      	ldr	r3, [pc, #208]	@ (8004244 <HAL_GPIO_Init+0x3a8>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	43db      	mvns	r3, r3
 800417a:	69fa      	ldr	r2, [r7, #28]
 800417c:	4013      	ands	r3, r2
 800417e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d003      	beq.n	8004194 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 800418c:	69fa      	ldr	r2, [r7, #28]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	4313      	orrs	r3, r2
 8004192:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8004194:	4a2b      	ldr	r2, [pc, #172]	@ (8004244 <HAL_GPIO_Init+0x3a8>)
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800419a:	4b2a      	ldr	r3, [pc, #168]	@ (8004244 <HAL_GPIO_Init+0x3a8>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	43db      	mvns	r3, r3
 80041a4:	69fa      	ldr	r2, [r7, #28]
 80041a6:	4013      	ands	r3, r2
 80041a8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 80041b6:	69fa      	ldr	r2, [r7, #28]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80041be:	4a21      	ldr	r2, [pc, #132]	@ (8004244 <HAL_GPIO_Init+0x3a8>)
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80041c4:	4b1f      	ldr	r3, [pc, #124]	@ (8004244 <HAL_GPIO_Init+0x3a8>)
 80041c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041ca:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	43db      	mvns	r3, r3
 80041d0:	69fa      	ldr	r2, [r7, #28]
 80041d2:	4013      	ands	r3, r2
 80041d4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d003      	beq.n	80041ea <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 80041e2:	69fa      	ldr	r2, [r7, #28]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80041ea:	4a16      	ldr	r2, [pc, #88]	@ (8004244 <HAL_GPIO_Init+0x3a8>)
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80041f2:	4b14      	ldr	r3, [pc, #80]	@ (8004244 <HAL_GPIO_Init+0x3a8>)
 80041f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041f8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	43db      	mvns	r3, r3
 80041fe:	69fa      	ldr	r2, [r7, #28]
 8004200:	4013      	ands	r3, r2
 8004202:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d003      	beq.n	8004218 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8004210:	69fa      	ldr	r2, [r7, #28]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	4313      	orrs	r3, r2
 8004216:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8004218:	4a0a      	ldr	r2, [pc, #40]	@ (8004244 <HAL_GPIO_Init+0x3a8>)
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	3301      	adds	r3, #1
 8004224:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	fa22 f303 	lsr.w	r3, r2, r3
 8004230:	2b00      	cmp	r3, #0
 8004232:	f47f ae3d 	bne.w	8003eb0 <HAL_GPIO_Init+0x14>
  }
}
 8004236:	bf00      	nop
 8004238:	bf00      	nop
 800423a:	3724      	adds	r7, #36	@ 0x24
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr
 8004244:	46022000 	.word	0x46022000
 8004248:	002f7f7f 	.word	0x002f7f7f

0800424c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	460b      	mov	r3, r1
 8004256:	807b      	strh	r3, [r7, #2]
 8004258:	4613      	mov	r3, r2
 800425a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800425c:	787b      	ldrb	r3, [r7, #1]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004262:	887a      	ldrh	r2, [r7, #2]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8004268:	e002      	b.n	8004270 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 800426a:	887a      	ldrh	r2, [r7, #2]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b082      	sub	sp, #8
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e08d      	b.n	80043aa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d106      	bne.n	80042a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f7fd f8f8 	bl	8001498 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2224      	movs	r2, #36	@ 0x24
 80042ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f022 0201 	bic.w	r2, r2, #1
 80042be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685a      	ldr	r2, [r3, #4]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80042cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	689a      	ldr	r2, [r3, #8]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80042dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d107      	bne.n	80042f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	689a      	ldr	r2, [r3, #8]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80042f2:	609a      	str	r2, [r3, #8]
 80042f4:	e006      	b.n	8004304 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004302:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	2b02      	cmp	r3, #2
 800430a:	d108      	bne.n	800431e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	685a      	ldr	r2, [r3, #4]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800431a:	605a      	str	r2, [r3, #4]
 800431c:	e007      	b.n	800432e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	685a      	ldr	r2, [r3, #4]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800432c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	6812      	ldr	r2, [r2, #0]
 8004338:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800433c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004340:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	68da      	ldr	r2, [r3, #12]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004350:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	691a      	ldr	r2, [r3, #16]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	69d9      	ldr	r1, [r3, #28]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6a1a      	ldr	r2, [r3, #32]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f042 0201 	orr.w	r2, r2, #1
 800438a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2220      	movs	r2, #32
 8004396:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80043a8:	2300      	movs	r3, #0
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3708      	adds	r7, #8
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
	...

080043b4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b088      	sub	sp, #32
 80043b8:	af02      	add	r7, sp, #8
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	607a      	str	r2, [r7, #4]
 80043be:	461a      	mov	r2, r3
 80043c0:	460b      	mov	r3, r1
 80043c2:	817b      	strh	r3, [r7, #10]
 80043c4:	4613      	mov	r3, r2
 80043c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	2b20      	cmp	r3, #32
 80043d2:	f040 80da 	bne.w	800458a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d101      	bne.n	80043e4 <HAL_I2C_Master_Transmit+0x30>
 80043e0:	2302      	movs	r3, #2
 80043e2:	e0d3      	b.n	800458c <HAL_I2C_Master_Transmit+0x1d8>
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80043ec:	f7fe fdc4 	bl	8002f78 <HAL_GetTick>
 80043f0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	9300      	str	r3, [sp, #0]
 80043f6:	2319      	movs	r3, #25
 80043f8:	2201      	movs	r2, #1
 80043fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f000 f8f0 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e0be      	b.n	800458c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2221      	movs	r2, #33	@ 0x21
 8004412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2210      	movs	r2, #16
 800441a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	893a      	ldrh	r2, [r7, #8]
 800442e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800443a:	b29b      	uxth	r3, r3
 800443c:	2bff      	cmp	r3, #255	@ 0xff
 800443e:	d90e      	bls.n	800445e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	22ff      	movs	r2, #255	@ 0xff
 8004444:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800444a:	b2da      	uxtb	r2, r3
 800444c:	8979      	ldrh	r1, [r7, #10]
 800444e:	4b51      	ldr	r3, [pc, #324]	@ (8004594 <HAL_I2C_Master_Transmit+0x1e0>)
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f000 fa88 	bl	800496c <I2C_TransferConfig>
 800445c:	e06c      	b.n	8004538 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004462:	b29a      	uxth	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800446c:	b2da      	uxtb	r2, r3
 800446e:	8979      	ldrh	r1, [r7, #10]
 8004470:	4b48      	ldr	r3, [pc, #288]	@ (8004594 <HAL_I2C_Master_Transmit+0x1e0>)
 8004472:	9300      	str	r3, [sp, #0]
 8004474:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f000 fa77 	bl	800496c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800447e:	e05b      	b.n	8004538 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	6a39      	ldr	r1, [r7, #32]
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f000 f906 	bl	8004696 <I2C_WaitOnTXISFlagUntilTimeout>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d001      	beq.n	8004494 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e07b      	b.n	800458c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004498:	781a      	ldrb	r2, [r3, #0]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a4:	1c5a      	adds	r2, r3, #1
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	3b01      	subs	r3, #1
 80044b2:	b29a      	uxth	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044bc:	3b01      	subs	r3, #1
 80044be:	b29a      	uxth	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d034      	beq.n	8004538 <HAL_I2C_Master_Transmit+0x184>
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d130      	bne.n	8004538 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	9300      	str	r3, [sp, #0]
 80044da:	6a3b      	ldr	r3, [r7, #32]
 80044dc:	2200      	movs	r2, #0
 80044de:	2180      	movs	r1, #128	@ 0x80
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f000 f87f 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d001      	beq.n	80044f0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e04d      	b.n	800458c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	2bff      	cmp	r3, #255	@ 0xff
 80044f8:	d90e      	bls.n	8004518 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	22ff      	movs	r2, #255	@ 0xff
 80044fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004504:	b2da      	uxtb	r2, r3
 8004506:	8979      	ldrh	r1, [r7, #10]
 8004508:	2300      	movs	r3, #0
 800450a:	9300      	str	r3, [sp, #0]
 800450c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004510:	68f8      	ldr	r0, [r7, #12]
 8004512:	f000 fa2b 	bl	800496c <I2C_TransferConfig>
 8004516:	e00f      	b.n	8004538 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800451c:	b29a      	uxth	r2, r3
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004526:	b2da      	uxtb	r2, r3
 8004528:	8979      	ldrh	r1, [r7, #10]
 800452a:	2300      	movs	r3, #0
 800452c:	9300      	str	r3, [sp, #0]
 800452e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f000 fa1a 	bl	800496c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800453c:	b29b      	uxth	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d19e      	bne.n	8004480 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	6a39      	ldr	r1, [r7, #32]
 8004546:	68f8      	ldr	r0, [r7, #12]
 8004548:	f000 f8ec 	bl	8004724 <I2C_WaitOnSTOPFlagUntilTimeout>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e01a      	b.n	800458c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	2220      	movs	r2, #32
 800455c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	6859      	ldr	r1, [r3, #4]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	4b0b      	ldr	r3, [pc, #44]	@ (8004598 <HAL_I2C_Master_Transmit+0x1e4>)
 800456a:	400b      	ands	r3, r1
 800456c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2220      	movs	r2, #32
 8004572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004586:	2300      	movs	r3, #0
 8004588:	e000      	b.n	800458c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800458a:	2302      	movs	r3, #2
  }
}
 800458c:	4618      	mov	r0, r3
 800458e:	3718      	adds	r7, #24
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}
 8004594:	80002000 	.word	0x80002000
 8004598:	fe00e800 	.word	0xfe00e800

0800459c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d103      	bne.n	80045ba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2200      	movs	r2, #0
 80045b8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d007      	beq.n	80045d8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	699a      	ldr	r2, [r3, #24]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f042 0201 	orr.w	r2, r2, #1
 80045d6:	619a      	str	r2, [r3, #24]
  }
}
 80045d8:	bf00      	nop
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr

080045e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	603b      	str	r3, [r7, #0]
 80045f0:	4613      	mov	r3, r2
 80045f2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045f4:	e03b      	b.n	800466e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80045f6:	69ba      	ldr	r2, [r7, #24]
 80045f8:	6839      	ldr	r1, [r7, #0]
 80045fa:	68f8      	ldr	r0, [r7, #12]
 80045fc:	f000 f8d6 	bl	80047ac <I2C_IsErrorOccurred>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d001      	beq.n	800460a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e041      	b.n	800468e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004610:	d02d      	beq.n	800466e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004612:	f7fe fcb1 	bl	8002f78 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	683a      	ldr	r2, [r7, #0]
 800461e:	429a      	cmp	r2, r3
 8004620:	d302      	bcc.n	8004628 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d122      	bne.n	800466e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	699a      	ldr	r2, [r3, #24]
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	4013      	ands	r3, r2
 8004632:	68ba      	ldr	r2, [r7, #8]
 8004634:	429a      	cmp	r2, r3
 8004636:	bf0c      	ite	eq
 8004638:	2301      	moveq	r3, #1
 800463a:	2300      	movne	r3, #0
 800463c:	b2db      	uxtb	r3, r3
 800463e:	461a      	mov	r2, r3
 8004640:	79fb      	ldrb	r3, [r7, #7]
 8004642:	429a      	cmp	r2, r3
 8004644:	d113      	bne.n	800466e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800464a:	f043 0220 	orr.w	r2, r3, #32
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2220      	movs	r2, #32
 8004656:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e00f      	b.n	800468e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	699a      	ldr	r2, [r3, #24]
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	4013      	ands	r3, r2
 8004678:	68ba      	ldr	r2, [r7, #8]
 800467a:	429a      	cmp	r2, r3
 800467c:	bf0c      	ite	eq
 800467e:	2301      	moveq	r3, #1
 8004680:	2300      	movne	r3, #0
 8004682:	b2db      	uxtb	r3, r3
 8004684:	461a      	mov	r2, r3
 8004686:	79fb      	ldrb	r3, [r7, #7]
 8004688:	429a      	cmp	r2, r3
 800468a:	d0b4      	beq.n	80045f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3710      	adds	r7, #16
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004696:	b580      	push	{r7, lr}
 8004698:	b084      	sub	sp, #16
 800469a:	af00      	add	r7, sp, #0
 800469c:	60f8      	str	r0, [r7, #12]
 800469e:	60b9      	str	r1, [r7, #8]
 80046a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80046a2:	e033      	b.n	800470c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	68b9      	ldr	r1, [r7, #8]
 80046a8:	68f8      	ldr	r0, [r7, #12]
 80046aa:	f000 f87f 	bl	80047ac <I2C_IsErrorOccurred>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d001      	beq.n	80046b8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e031      	b.n	800471c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046be:	d025      	beq.n	800470c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046c0:	f7fe fc5a 	bl	8002f78 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	68ba      	ldr	r2, [r7, #8]
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d302      	bcc.n	80046d6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d11a      	bne.n	800470c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	699b      	ldr	r3, [r3, #24]
 80046dc:	f003 0302 	and.w	r3, r3, #2
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d013      	beq.n	800470c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e8:	f043 0220 	orr.w	r2, r3, #32
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2220      	movs	r2, #32
 80046f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e007      	b.n	800471c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	699b      	ldr	r3, [r3, #24]
 8004712:	f003 0302 	and.w	r3, r3, #2
 8004716:	2b02      	cmp	r3, #2
 8004718:	d1c4      	bne.n	80046a4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800471a:	2300      	movs	r3, #0
}
 800471c:	4618      	mov	r0, r3
 800471e:	3710      	adds	r7, #16
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	60b9      	str	r1, [r7, #8]
 800472e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004730:	e02f      	b.n	8004792 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	68b9      	ldr	r1, [r7, #8]
 8004736:	68f8      	ldr	r0, [r7, #12]
 8004738:	f000 f838 	bl	80047ac <I2C_IsErrorOccurred>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d001      	beq.n	8004746 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e02d      	b.n	80047a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004746:	f7fe fc17 	bl	8002f78 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	68ba      	ldr	r2, [r7, #8]
 8004752:	429a      	cmp	r2, r3
 8004754:	d302      	bcc.n	800475c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d11a      	bne.n	8004792 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	699b      	ldr	r3, [r3, #24]
 8004762:	f003 0320 	and.w	r3, r3, #32
 8004766:	2b20      	cmp	r3, #32
 8004768:	d013      	beq.n	8004792 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800476e:	f043 0220 	orr.w	r2, r3, #32
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2220      	movs	r2, #32
 800477a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e007      	b.n	80047a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	699b      	ldr	r3, [r3, #24]
 8004798:	f003 0320 	and.w	r3, r3, #32
 800479c:	2b20      	cmp	r3, #32
 800479e:	d1c8      	bne.n	8004732 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
	...

080047ac <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b08a      	sub	sp, #40	@ 0x28
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047b8:	2300      	movs	r3, #0
 80047ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80047c6:	2300      	movs	r3, #0
 80047c8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	f003 0310 	and.w	r3, r3, #16
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d068      	beq.n	80048aa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2210      	movs	r2, #16
 80047de:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80047e0:	e049      	b.n	8004876 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e8:	d045      	beq.n	8004876 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80047ea:	f7fe fbc5 	bl	8002f78 <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	68ba      	ldr	r2, [r7, #8]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d302      	bcc.n	8004800 <I2C_IsErrorOccurred+0x54>
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d13a      	bne.n	8004876 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800480a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004812:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800481e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004822:	d121      	bne.n	8004868 <I2C_IsErrorOccurred+0xbc>
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800482a:	d01d      	beq.n	8004868 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800482c:	7cfb      	ldrb	r3, [r7, #19]
 800482e:	2b20      	cmp	r3, #32
 8004830:	d01a      	beq.n	8004868 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004840:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004842:	f7fe fb99 	bl	8002f78 <HAL_GetTick>
 8004846:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004848:	e00e      	b.n	8004868 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800484a:	f7fe fb95 	bl	8002f78 <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	2b19      	cmp	r3, #25
 8004856:	d907      	bls.n	8004868 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004858:	6a3b      	ldr	r3, [r7, #32]
 800485a:	f043 0320 	orr.w	r3, r3, #32
 800485e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004866:	e006      	b.n	8004876 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	f003 0320 	and.w	r3, r3, #32
 8004872:	2b20      	cmp	r3, #32
 8004874:	d1e9      	bne.n	800484a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	f003 0320 	and.w	r3, r3, #32
 8004880:	2b20      	cmp	r3, #32
 8004882:	d003      	beq.n	800488c <I2C_IsErrorOccurred+0xe0>
 8004884:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004888:	2b00      	cmp	r3, #0
 800488a:	d0aa      	beq.n	80047e2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800488c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004890:	2b00      	cmp	r3, #0
 8004892:	d103      	bne.n	800489c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2220      	movs	r2, #32
 800489a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800489c:	6a3b      	ldr	r3, [r7, #32]
 800489e:	f043 0304 	orr.w	r3, r3, #4
 80048a2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d00b      	beq.n	80048d4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80048bc:	6a3b      	ldr	r3, [r7, #32]
 80048be:	f043 0301 	orr.w	r3, r3, #1
 80048c2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80048cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d00b      	beq.n	80048f6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80048de:	6a3b      	ldr	r3, [r7, #32]
 80048e0:	f043 0308 	orr.w	r3, r3, #8
 80048e4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048ee:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d00b      	beq.n	8004918 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004900:	6a3b      	ldr	r3, [r7, #32]
 8004902:	f043 0302 	orr.w	r3, r3, #2
 8004906:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004910:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004918:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800491c:	2b00      	cmp	r3, #0
 800491e:	d01c      	beq.n	800495a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004920:	68f8      	ldr	r0, [r7, #12]
 8004922:	f7ff fe3b 	bl	800459c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	6859      	ldr	r1, [r3, #4]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	4b0d      	ldr	r3, [pc, #52]	@ (8004968 <I2C_IsErrorOccurred+0x1bc>)
 8004932:	400b      	ands	r3, r1
 8004934:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800493a:	6a3b      	ldr	r3, [r7, #32]
 800493c:	431a      	orrs	r2, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2220      	movs	r2, #32
 8004946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800495a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800495e:	4618      	mov	r0, r3
 8004960:	3728      	adds	r7, #40	@ 0x28
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	fe00e800 	.word	0xfe00e800

0800496c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800496c:	b480      	push	{r7}
 800496e:	b087      	sub	sp, #28
 8004970:	af00      	add	r7, sp, #0
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	607b      	str	r3, [r7, #4]
 8004976:	460b      	mov	r3, r1
 8004978:	817b      	strh	r3, [r7, #10]
 800497a:	4613      	mov	r3, r2
 800497c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800497e:	897b      	ldrh	r3, [r7, #10]
 8004980:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004984:	7a7b      	ldrb	r3, [r7, #9]
 8004986:	041b      	lsls	r3, r3, #16
 8004988:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800498c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004992:	6a3b      	ldr	r3, [r7, #32]
 8004994:	4313      	orrs	r3, r2
 8004996:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800499a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	685a      	ldr	r2, [r3, #4]
 80049a2:	6a3b      	ldr	r3, [r7, #32]
 80049a4:	0d5b      	lsrs	r3, r3, #21
 80049a6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80049aa:	4b08      	ldr	r3, [pc, #32]	@ (80049cc <I2C_TransferConfig+0x60>)
 80049ac:	430b      	orrs	r3, r1
 80049ae:	43db      	mvns	r3, r3
 80049b0:	ea02 0103 	and.w	r1, r2, r3
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	697a      	ldr	r2, [r7, #20]
 80049ba:	430a      	orrs	r2, r1
 80049bc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80049be:	bf00      	nop
 80049c0:	371c      	adds	r7, #28
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	03ff63ff 	.word	0x03ff63ff

080049d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	2b20      	cmp	r3, #32
 80049e4:	d138      	bne.n	8004a58 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d101      	bne.n	80049f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80049f0:	2302      	movs	r3, #2
 80049f2:	e032      	b.n	8004a5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2224      	movs	r2, #36	@ 0x24
 8004a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f022 0201 	bic.w	r2, r2, #1
 8004a12:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a22:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	6819      	ldr	r1, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	683a      	ldr	r2, [r7, #0]
 8004a30:	430a      	orrs	r2, r1
 8004a32:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f042 0201 	orr.w	r2, r2, #1
 8004a42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2220      	movs	r2, #32
 8004a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a54:	2300      	movs	r3, #0
 8004a56:	e000      	b.n	8004a5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a58:	2302      	movs	r3, #2
  }
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	370c      	adds	r7, #12
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr

08004a66 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a66:	b480      	push	{r7}
 8004a68:	b085      	sub	sp, #20
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
 8004a6e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	2b20      	cmp	r3, #32
 8004a7a:	d139      	bne.n	8004af0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d101      	bne.n	8004a8a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a86:	2302      	movs	r3, #2
 8004a88:	e033      	b.n	8004af2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2224      	movs	r2, #36	@ 0x24
 8004a96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f022 0201 	bic.w	r2, r2, #1
 8004aa8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004ab8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	021b      	lsls	r3, r3, #8
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68fa      	ldr	r2, [r7, #12]
 8004aca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f042 0201 	orr.w	r2, r2, #1
 8004ada:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2220      	movs	r2, #32
 8004ae0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004aec:	2300      	movs	r3, #0
 8004aee:	e000      	b.n	8004af2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004af0:	2302      	movs	r3, #2
  }
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3714      	adds	r7, #20
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr
	...

08004b00 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b085      	sub	sp, #20
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8004b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b3c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0301 	and.w	r3, r3, #1
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d002      	beq.n	8004b1e <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	73fb      	strb	r3, [r7, #15]
 8004b1c:	e007      	b.n	8004b2e <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8004b1e:	4b07      	ldr	r3, [pc, #28]	@ (8004b3c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f023 0204 	bic.w	r2, r3, #4
 8004b26:	4905      	ldr	r1, [pc, #20]	@ (8004b3c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	600b      	str	r3, [r1, #0]
  }

  return status;
 8004b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3714      	adds	r7, #20
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr
 8004b3c:	40030400 	.word	0x40030400

08004b40 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8004b40:	b480      	push	{r7}
 8004b42:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8004b44:	4b05      	ldr	r3, [pc, #20]	@ (8004b5c <HAL_ICACHE_Enable+0x1c>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a04      	ldr	r2, [pc, #16]	@ (8004b5c <HAL_ICACHE_Enable+0x1c>)
 8004b4a:	f043 0301 	orr.w	r3, r3, #1
 8004b4e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	40030400 	.word	0x40030400

08004b60 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af02      	add	r7, sp, #8
 8004b66:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d101      	bne.n	8004b72 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e108      	b.n	8004d84 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d106      	bne.n	8004b92 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f7fc ff6f 	bl	8001a70 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2203      	movs	r2, #3
 8004b96:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	4a7b      	ldr	r2, [pc, #492]	@ (8004d8c <HAL_PCD_Init+0x22c>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d102      	bne.n	8004ba8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4618      	mov	r0, r3
 8004bae:	f005 ff0c 	bl	800a9ca <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6818      	ldr	r0, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	7c1a      	ldrb	r2, [r3, #16]
 8004bba:	f88d 2000 	strb.w	r2, [sp]
 8004bbe:	3304      	adds	r3, #4
 8004bc0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004bc2:	f005 fe21 	bl	800a808 <USB_CoreInit>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d005      	beq.n	8004bd8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2202      	movs	r2, #2
 8004bd0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e0d5      	b.n	8004d84 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2100      	movs	r1, #0
 8004bde:	4618      	mov	r0, r3
 8004be0:	f005 ff04 	bl	800a9ec <USB_SetCurrentMode>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d005      	beq.n	8004bf6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2202      	movs	r2, #2
 8004bee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e0c6      	b.n	8004d84 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	73fb      	strb	r3, [r7, #15]
 8004bfa:	e04a      	b.n	8004c92 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004bfc:	7bfa      	ldrb	r2, [r7, #15]
 8004bfe:	6879      	ldr	r1, [r7, #4]
 8004c00:	4613      	mov	r3, r2
 8004c02:	00db      	lsls	r3, r3, #3
 8004c04:	4413      	add	r3, r2
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	440b      	add	r3, r1
 8004c0a:	3315      	adds	r3, #21
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004c10:	7bfa      	ldrb	r2, [r7, #15]
 8004c12:	6879      	ldr	r1, [r7, #4]
 8004c14:	4613      	mov	r3, r2
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	4413      	add	r3, r2
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	440b      	add	r3, r1
 8004c1e:	3314      	adds	r3, #20
 8004c20:	7bfa      	ldrb	r2, [r7, #15]
 8004c22:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004c24:	7bfa      	ldrb	r2, [r7, #15]
 8004c26:	7bfb      	ldrb	r3, [r7, #15]
 8004c28:	b298      	uxth	r0, r3
 8004c2a:	6879      	ldr	r1, [r7, #4]
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	00db      	lsls	r3, r3, #3
 8004c30:	4413      	add	r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	440b      	add	r3, r1
 8004c36:	332e      	adds	r3, #46	@ 0x2e
 8004c38:	4602      	mov	r2, r0
 8004c3a:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004c3c:	7bfa      	ldrb	r2, [r7, #15]
 8004c3e:	6879      	ldr	r1, [r7, #4]
 8004c40:	4613      	mov	r3, r2
 8004c42:	00db      	lsls	r3, r3, #3
 8004c44:	4413      	add	r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	3318      	adds	r3, #24
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004c50:	7bfa      	ldrb	r2, [r7, #15]
 8004c52:	6879      	ldr	r1, [r7, #4]
 8004c54:	4613      	mov	r3, r2
 8004c56:	00db      	lsls	r3, r3, #3
 8004c58:	4413      	add	r3, r2
 8004c5a:	009b      	lsls	r3, r3, #2
 8004c5c:	440b      	add	r3, r1
 8004c5e:	331c      	adds	r3, #28
 8004c60:	2200      	movs	r2, #0
 8004c62:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004c64:	7bfa      	ldrb	r2, [r7, #15]
 8004c66:	6879      	ldr	r1, [r7, #4]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	00db      	lsls	r3, r3, #3
 8004c6c:	4413      	add	r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	440b      	add	r3, r1
 8004c72:	3320      	adds	r3, #32
 8004c74:	2200      	movs	r2, #0
 8004c76:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004c78:	7bfa      	ldrb	r2, [r7, #15]
 8004c7a:	6879      	ldr	r1, [r7, #4]
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	00db      	lsls	r3, r3, #3
 8004c80:	4413      	add	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	440b      	add	r3, r1
 8004c86:	3324      	adds	r3, #36	@ 0x24
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c8c:	7bfb      	ldrb	r3, [r7, #15]
 8004c8e:	3301      	adds	r3, #1
 8004c90:	73fb      	strb	r3, [r7, #15]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	791b      	ldrb	r3, [r3, #4]
 8004c96:	7bfa      	ldrb	r2, [r7, #15]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d3af      	bcc.n	8004bfc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	73fb      	strb	r3, [r7, #15]
 8004ca0:	e044      	b.n	8004d2c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004ca2:	7bfa      	ldrb	r2, [r7, #15]
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	00db      	lsls	r3, r3, #3
 8004caa:	4413      	add	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	440b      	add	r3, r1
 8004cb0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004cb8:	7bfa      	ldrb	r2, [r7, #15]
 8004cba:	6879      	ldr	r1, [r7, #4]
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	00db      	lsls	r3, r3, #3
 8004cc0:	4413      	add	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	440b      	add	r3, r1
 8004cc6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004cca:	7bfa      	ldrb	r2, [r7, #15]
 8004ccc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004cce:	7bfa      	ldrb	r2, [r7, #15]
 8004cd0:	6879      	ldr	r1, [r7, #4]
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	00db      	lsls	r3, r3, #3
 8004cd6:	4413      	add	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	440b      	add	r3, r1
 8004cdc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004ce4:	7bfa      	ldrb	r2, [r7, #15]
 8004ce6:	6879      	ldr	r1, [r7, #4]
 8004ce8:	4613      	mov	r3, r2
 8004cea:	00db      	lsls	r3, r3, #3
 8004cec:	4413      	add	r3, r2
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	440b      	add	r3, r1
 8004cf2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004cfa:	7bfa      	ldrb	r2, [r7, #15]
 8004cfc:	6879      	ldr	r1, [r7, #4]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	00db      	lsls	r3, r3, #3
 8004d02:	4413      	add	r3, r2
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	440b      	add	r3, r1
 8004d08:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004d10:	7bfa      	ldrb	r2, [r7, #15]
 8004d12:	6879      	ldr	r1, [r7, #4]
 8004d14:	4613      	mov	r3, r2
 8004d16:	00db      	lsls	r3, r3, #3
 8004d18:	4413      	add	r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	440b      	add	r3, r1
 8004d1e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004d22:	2200      	movs	r2, #0
 8004d24:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d26:	7bfb      	ldrb	r3, [r7, #15]
 8004d28:	3301      	adds	r3, #1
 8004d2a:	73fb      	strb	r3, [r7, #15]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	791b      	ldrb	r3, [r3, #4]
 8004d30:	7bfa      	ldrb	r2, [r7, #15]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d3b5      	bcc.n	8004ca2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6818      	ldr	r0, [r3, #0]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	7c1a      	ldrb	r2, [r3, #16]
 8004d3e:	f88d 2000 	strb.w	r2, [sp]
 8004d42:	3304      	adds	r3, #4
 8004d44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d46:	f005 fe9d 	bl	800aa84 <USB_DevInit>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d005      	beq.n	8004d5c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2202      	movs	r2, #2
 8004d54:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e013      	b.n	8004d84 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	7b1b      	ldrb	r3, [r3, #12]
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d102      	bne.n	8004d78 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f001 f96a 	bl	800604c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f006 fec8 	bl	800bb12 <USB_DevDisconnect>

  return HAL_OK;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3710      	adds	r7, #16
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	42040000 	.word	0x42040000

08004d90 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
#if defined (STM32U575xx) || defined (STM32U585xx)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	60fb      	str	r3, [r7, #12]
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */

  __HAL_LOCK(hpcd);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d101      	bne.n	8004dac <HAL_PCD_Start+0x1c>
 8004da8:	2302      	movs	r3, #2
 8004daa:	e01c      	b.n	8004de6 <HAL_PCD_Start+0x56>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (STM32U575xx) || defined (STM32U585xx)
  if (hpcd->Init.battery_charging_enable == 1U)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	7b5b      	ldrb	r3, [r3, #13]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d105      	bne.n	8004dc8 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */
  __HAL_PCD_ENABLE(hpcd);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f005 fdeb 	bl	800a9a8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f006 fe7a 	bl	800bad0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3710      	adds	r7, #16
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004dee:	b590      	push	{r4, r7, lr}
 8004df0:	b08d      	sub	sp, #52	@ 0x34
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dfc:	6a3b      	ldr	r3, [r7, #32]
 8004dfe:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4618      	mov	r0, r3
 8004e06:	f006 ff38 	bl	800bc7a <USB_GetMode>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	f040 84b9 	bne.w	8005784 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4618      	mov	r0, r3
 8004e18:	f006 fe9c 	bl	800bb54 <USB_ReadInterrupts>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f000 84af 	beq.w	8005782 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	0a1b      	lsrs	r3, r3, #8
 8004e2e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f006 fe89 	bl	800bb54 <USB_ReadInterrupts>
 8004e42:	4603      	mov	r3, r0
 8004e44:	f003 0302 	and.w	r3, r3, #2
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d107      	bne.n	8004e5c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	695a      	ldr	r2, [r3, #20]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f002 0202 	and.w	r2, r2, #2
 8004e5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4618      	mov	r0, r3
 8004e62:	f006 fe77 	bl	800bb54 <USB_ReadInterrupts>
 8004e66:	4603      	mov	r3, r0
 8004e68:	f003 0310 	and.w	r3, r3, #16
 8004e6c:	2b10      	cmp	r3, #16
 8004e6e:	d161      	bne.n	8004f34 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	699a      	ldr	r2, [r3, #24]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f022 0210 	bic.w	r2, r2, #16
 8004e7e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004e80:	6a3b      	ldr	r3, [r7, #32]
 8004e82:	6a1b      	ldr	r3, [r3, #32]
 8004e84:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	f003 020f 	and.w	r2, r3, #15
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	00db      	lsls	r3, r3, #3
 8004e90:	4413      	add	r3, r2
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	4413      	add	r3, r2
 8004e9c:	3304      	adds	r3, #4
 8004e9e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	0c5b      	lsrs	r3, r3, #17
 8004ea4:	f003 030f 	and.w	r3, r3, #15
 8004ea8:	2b02      	cmp	r3, #2
 8004eaa:	d124      	bne.n	8004ef6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004eac:	69ba      	ldr	r2, [r7, #24]
 8004eae:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d035      	beq.n	8004f24 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	091b      	lsrs	r3, r3, #4
 8004ec0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004ec2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	461a      	mov	r2, r3
 8004eca:	6a38      	ldr	r0, [r7, #32]
 8004ecc:	f006 fcae 	bl	800b82c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	68da      	ldr	r2, [r3, #12]
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	091b      	lsrs	r3, r3, #4
 8004ed8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004edc:	441a      	add	r2, r3
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	695a      	ldr	r2, [r3, #20]
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	091b      	lsrs	r3, r3, #4
 8004eea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004eee:	441a      	add	r2, r3
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	615a      	str	r2, [r3, #20]
 8004ef4:	e016      	b.n	8004f24 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004ef6:	69bb      	ldr	r3, [r7, #24]
 8004ef8:	0c5b      	lsrs	r3, r3, #17
 8004efa:	f003 030f 	and.w	r3, r3, #15
 8004efe:	2b06      	cmp	r3, #6
 8004f00:	d110      	bne.n	8004f24 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004f08:	2208      	movs	r2, #8
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	6a38      	ldr	r0, [r7, #32]
 8004f0e:	f006 fc8d 	bl	800b82c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	695a      	ldr	r2, [r3, #20]
 8004f16:	69bb      	ldr	r3, [r7, #24]
 8004f18:	091b      	lsrs	r3, r3, #4
 8004f1a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f1e:	441a      	add	r2, r3
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	699a      	ldr	r2, [r3, #24]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f042 0210 	orr.w	r2, r2, #16
 8004f32:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f006 fe0b 	bl	800bb54 <USB_ReadInterrupts>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f44:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f48:	f040 80a7 	bne.w	800509a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4618      	mov	r0, r3
 8004f56:	f006 fe10 	bl	800bb7a <USB_ReadDevAllOutEpInterrupt>
 8004f5a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004f5c:	e099      	b.n	8005092 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f60:	f003 0301 	and.w	r3, r3, #1
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f000 808e 	beq.w	8005086 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f70:	b2d2      	uxtb	r2, r2
 8004f72:	4611      	mov	r1, r2
 8004f74:	4618      	mov	r0, r3
 8004f76:	f006 fe34 	bl	800bbe2 <USB_ReadDevOutEPInterrupt>
 8004f7a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	f003 0301 	and.w	r3, r3, #1
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00c      	beq.n	8004fa0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f88:	015a      	lsls	r2, r3, #5
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	4413      	add	r3, r2
 8004f8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f92:	461a      	mov	r2, r3
 8004f94:	2301      	movs	r3, #1
 8004f96:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004f98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 fed0 	bl	8005d40 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	f003 0308 	and.w	r3, r3, #8
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d00c      	beq.n	8004fc4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fac:	015a      	lsls	r2, r3, #5
 8004fae:	69fb      	ldr	r3, [r7, #28]
 8004fb0:	4413      	add	r3, r2
 8004fb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fb6:	461a      	mov	r2, r3
 8004fb8:	2308      	movs	r3, #8
 8004fba:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004fbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 ffa6 	bl	8005f10 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	f003 0310 	and.w	r3, r3, #16
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d008      	beq.n	8004fe0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd0:	015a      	lsls	r2, r3, #5
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fda:	461a      	mov	r2, r3
 8004fdc:	2310      	movs	r3, #16
 8004fde:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d030      	beq.n	800504c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004fea:	6a3b      	ldr	r3, [r7, #32]
 8004fec:	695b      	ldr	r3, [r3, #20]
 8004fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ff2:	2b80      	cmp	r3, #128	@ 0x80
 8004ff4:	d109      	bne.n	800500a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004ff6:	69fb      	ldr	r3, [r7, #28]
 8004ff8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	69fa      	ldr	r2, [r7, #28]
 8005000:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005004:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005008:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800500a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800500c:	4613      	mov	r3, r2
 800500e:	00db      	lsls	r3, r3, #3
 8005010:	4413      	add	r3, r2
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	4413      	add	r3, r2
 800501c:	3304      	adds	r3, #4
 800501e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	78db      	ldrb	r3, [r3, #3]
 8005024:	2b01      	cmp	r3, #1
 8005026:	d108      	bne.n	800503a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	2200      	movs	r2, #0
 800502c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800502e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005030:	b2db      	uxtb	r3, r3
 8005032:	4619      	mov	r1, r3
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f007 f9fd 	bl	800c434 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800503a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503c:	015a      	lsls	r2, r3, #5
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	4413      	add	r3, r2
 8005042:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005046:	461a      	mov	r2, r3
 8005048:	2302      	movs	r3, #2
 800504a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	f003 0320 	and.w	r3, r3, #32
 8005052:	2b00      	cmp	r3, #0
 8005054:	d008      	beq.n	8005068 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005058:	015a      	lsls	r2, r3, #5
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	4413      	add	r3, r2
 800505e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005062:	461a      	mov	r2, r3
 8005064:	2320      	movs	r3, #32
 8005066:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d009      	beq.n	8005086 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005074:	015a      	lsls	r2, r3, #5
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	4413      	add	r3, r2
 800507a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800507e:	461a      	mov	r2, r3
 8005080:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005084:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005088:	3301      	adds	r3, #1
 800508a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800508c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800508e:	085b      	lsrs	r3, r3, #1
 8005090:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005094:	2b00      	cmp	r3, #0
 8005096:	f47f af62 	bne.w	8004f5e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4618      	mov	r0, r3
 80050a0:	f006 fd58 	bl	800bb54 <USB_ReadInterrupts>
 80050a4:	4603      	mov	r3, r0
 80050a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80050ae:	f040 80db 	bne.w	8005268 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4618      	mov	r0, r3
 80050b8:	f006 fd79 	bl	800bbae <USB_ReadDevAllInEpInterrupt>
 80050bc:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80050be:	2300      	movs	r3, #0
 80050c0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80050c2:	e0cd      	b.n	8005260 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80050c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c6:	f003 0301 	and.w	r3, r3, #1
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	f000 80c2 	beq.w	8005254 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050d6:	b2d2      	uxtb	r2, r2
 80050d8:	4611      	mov	r1, r2
 80050da:	4618      	mov	r0, r3
 80050dc:	f006 fd9f 	bl	800bc1e <USB_ReadDevInEPInterrupt>
 80050e0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	f003 0301 	and.w	r3, r3, #1
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d057      	beq.n	800519c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80050ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ee:	f003 030f 	and.w	r3, r3, #15
 80050f2:	2201      	movs	r2, #1
 80050f4:	fa02 f303 	lsl.w	r3, r2, r3
 80050f8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005100:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	43db      	mvns	r3, r3
 8005106:	69f9      	ldr	r1, [r7, #28]
 8005108:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800510c:	4013      	ands	r3, r2
 800510e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005112:	015a      	lsls	r2, r3, #5
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	4413      	add	r3, r2
 8005118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800511c:	461a      	mov	r2, r3
 800511e:	2301      	movs	r3, #1
 8005120:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	799b      	ldrb	r3, [r3, #6]
 8005126:	2b01      	cmp	r3, #1
 8005128:	d132      	bne.n	8005190 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800512a:	6879      	ldr	r1, [r7, #4]
 800512c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800512e:	4613      	mov	r3, r2
 8005130:	00db      	lsls	r3, r3, #3
 8005132:	4413      	add	r3, r2
 8005134:	009b      	lsls	r3, r3, #2
 8005136:	440b      	add	r3, r1
 8005138:	3320      	adds	r3, #32
 800513a:	6819      	ldr	r1, [r3, #0]
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005140:	4613      	mov	r3, r2
 8005142:	00db      	lsls	r3, r3, #3
 8005144:	4413      	add	r3, r2
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	4403      	add	r3, r0
 800514a:	331c      	adds	r3, #28
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4419      	add	r1, r3
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005154:	4613      	mov	r3, r2
 8005156:	00db      	lsls	r3, r3, #3
 8005158:	4413      	add	r3, r2
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	4403      	add	r3, r0
 800515e:	3320      	adds	r3, #32
 8005160:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005164:	2b00      	cmp	r3, #0
 8005166:	d113      	bne.n	8005190 <HAL_PCD_IRQHandler+0x3a2>
 8005168:	6879      	ldr	r1, [r7, #4]
 800516a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800516c:	4613      	mov	r3, r2
 800516e:	00db      	lsls	r3, r3, #3
 8005170:	4413      	add	r3, r2
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	440b      	add	r3, r1
 8005176:	3324      	adds	r3, #36	@ 0x24
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d108      	bne.n	8005190 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6818      	ldr	r0, [r3, #0]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005188:	461a      	mov	r2, r3
 800518a:	2101      	movs	r1, #1
 800518c:	f006 fda6 	bl	800bcdc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005192:	b2db      	uxtb	r3, r3
 8005194:	4619      	mov	r1, r3
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f007 f8d0 	bl	800c33c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	f003 0308 	and.w	r3, r3, #8
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d008      	beq.n	80051b8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80051a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a8:	015a      	lsls	r2, r3, #5
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	4413      	add	r3, r2
 80051ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051b2:	461a      	mov	r2, r3
 80051b4:	2308      	movs	r3, #8
 80051b6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	f003 0310 	and.w	r3, r3, #16
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d008      	beq.n	80051d4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80051c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c4:	015a      	lsls	r2, r3, #5
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	4413      	add	r3, r2
 80051ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051ce:	461a      	mov	r2, r3
 80051d0:	2310      	movs	r3, #16
 80051d2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d008      	beq.n	80051f0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80051de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e0:	015a      	lsls	r2, r3, #5
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	4413      	add	r3, r2
 80051e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051ea:	461a      	mov	r2, r3
 80051ec:	2340      	movs	r3, #64	@ 0x40
 80051ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d023      	beq.n	8005242 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80051fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051fc:	6a38      	ldr	r0, [r7, #32]
 80051fe:	f005 fd8d 	bl	800ad1c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005202:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005204:	4613      	mov	r3, r2
 8005206:	00db      	lsls	r3, r3, #3
 8005208:	4413      	add	r3, r2
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	3310      	adds	r3, #16
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	4413      	add	r3, r2
 8005212:	3304      	adds	r3, #4
 8005214:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	78db      	ldrb	r3, [r3, #3]
 800521a:	2b01      	cmp	r3, #1
 800521c:	d108      	bne.n	8005230 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	2200      	movs	r2, #0
 8005222:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005226:	b2db      	uxtb	r3, r3
 8005228:	4619      	mov	r1, r3
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f007 f914 	bl	800c458 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005232:	015a      	lsls	r2, r3, #5
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	4413      	add	r3, r2
 8005238:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800523c:	461a      	mov	r2, r3
 800523e:	2302      	movs	r3, #2
 8005240:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005248:	2b00      	cmp	r3, #0
 800524a:	d003      	beq.n	8005254 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800524c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f000 fcea 	bl	8005c28 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005256:	3301      	adds	r3, #1
 8005258:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800525a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525c:	085b      	lsrs	r3, r3, #1
 800525e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005262:	2b00      	cmp	r3, #0
 8005264:	f47f af2e 	bne.w	80050c4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4618      	mov	r0, r3
 800526e:	f006 fc71 	bl	800bb54 <USB_ReadInterrupts>
 8005272:	4603      	mov	r3, r0
 8005274:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005278:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800527c:	d122      	bne.n	80052c4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	69fa      	ldr	r2, [r7, #28]
 8005288:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800528c:	f023 0301 	bic.w	r3, r3, #1
 8005290:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005298:	2b01      	cmp	r3, #1
 800529a:	d108      	bne.n	80052ae <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80052a4:	2100      	movs	r1, #0
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f007 fa94 	bl	800c7d4 <HAL_PCDEx_LPM_Callback>
 80052ac:	e002      	b.n	80052b4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f007 f8a4 	bl	800c3fc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	695a      	ldr	r2, [r3, #20]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80052c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4618      	mov	r0, r3
 80052ca:	f006 fc43 	bl	800bb54 <USB_ReadInterrupts>
 80052ce:	4603      	mov	r3, r0
 80052d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052d8:	d112      	bne.n	8005300 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	f003 0301 	and.w	r3, r3, #1
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d102      	bne.n	80052f0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f007 f86c 	bl	800c3c8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	695a      	ldr	r2, [r3, #20]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80052fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4618      	mov	r0, r3
 8005306:	f006 fc25 	bl	800bb54 <USB_ReadInterrupts>
 800530a:	4603      	mov	r3, r0
 800530c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005310:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005314:	d121      	bne.n	800535a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	695a      	ldr	r2, [r3, #20]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8005324:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800532c:	2b00      	cmp	r3, #0
 800532e:	d111      	bne.n	8005354 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800533e:	089b      	lsrs	r3, r3, #2
 8005340:	f003 020f 	and.w	r2, r3, #15
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800534a:	2101      	movs	r1, #1
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f007 fa41 	bl	800c7d4 <HAL_PCDEx_LPM_Callback>
 8005352:	e002      	b.n	800535a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f007 f837 	bl	800c3c8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4618      	mov	r0, r3
 8005360:	f006 fbf8 	bl	800bb54 <USB_ReadInterrupts>
 8005364:	4603      	mov	r3, r0
 8005366:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800536a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800536e:	f040 80b7 	bne.w	80054e0 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	69fa      	ldr	r2, [r7, #28]
 800537c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005380:	f023 0301 	bic.w	r3, r3, #1
 8005384:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2110      	movs	r1, #16
 800538c:	4618      	mov	r0, r3
 800538e:	f005 fcc5 	bl	800ad1c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005392:	2300      	movs	r3, #0
 8005394:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005396:	e046      	b.n	8005426 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800539a:	015a      	lsls	r2, r3, #5
 800539c:	69fb      	ldr	r3, [r7, #28]
 800539e:	4413      	add	r3, r2
 80053a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053a4:	461a      	mov	r2, r3
 80053a6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80053aa:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80053ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ae:	015a      	lsls	r2, r3, #5
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	4413      	add	r3, r2
 80053b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053bc:	0151      	lsls	r1, r2, #5
 80053be:	69fa      	ldr	r2, [r7, #28]
 80053c0:	440a      	add	r2, r1
 80053c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80053c6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053ca:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80053cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ce:	015a      	lsls	r2, r3, #5
 80053d0:	69fb      	ldr	r3, [r7, #28]
 80053d2:	4413      	add	r3, r2
 80053d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053d8:	461a      	mov	r2, r3
 80053da:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80053de:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80053e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053e2:	015a      	lsls	r2, r3, #5
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	4413      	add	r3, r2
 80053e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053f0:	0151      	lsls	r1, r2, #5
 80053f2:	69fa      	ldr	r2, [r7, #28]
 80053f4:	440a      	add	r2, r1
 80053f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053fe:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005402:	015a      	lsls	r2, r3, #5
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	4413      	add	r3, r2
 8005408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005410:	0151      	lsls	r1, r2, #5
 8005412:	69fa      	ldr	r2, [r7, #28]
 8005414:	440a      	add	r2, r1
 8005416:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800541a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800541e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005422:	3301      	adds	r3, #1
 8005424:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	791b      	ldrb	r3, [r3, #4]
 800542a:	461a      	mov	r2, r3
 800542c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800542e:	4293      	cmp	r3, r2
 8005430:	d3b2      	bcc.n	8005398 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005438:	69db      	ldr	r3, [r3, #28]
 800543a:	69fa      	ldr	r2, [r7, #28]
 800543c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005440:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005444:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	7bdb      	ldrb	r3, [r3, #15]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d016      	beq.n	800547c <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005454:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005458:	69fa      	ldr	r2, [r7, #28]
 800545a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800545e:	f043 030b 	orr.w	r3, r3, #11
 8005462:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005466:	69fb      	ldr	r3, [r7, #28]
 8005468:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800546c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800546e:	69fa      	ldr	r2, [r7, #28]
 8005470:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005474:	f043 030b 	orr.w	r3, r3, #11
 8005478:	6453      	str	r3, [r2, #68]	@ 0x44
 800547a:	e015      	b.n	80054a8 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005482:	695b      	ldr	r3, [r3, #20]
 8005484:	69fa      	ldr	r2, [r7, #28]
 8005486:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800548a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800548e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005492:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	69fa      	ldr	r2, [r7, #28]
 800549e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054a2:	f043 030b 	orr.w	r3, r3, #11
 80054a6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	69fa      	ldr	r2, [r7, #28]
 80054b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054b6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80054ba:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6818      	ldr	r0, [r3, #0]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80054ca:	461a      	mov	r2, r3
 80054cc:	f006 fc06 	bl	800bcdc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	695a      	ldr	r2, [r3, #20]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80054de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4618      	mov	r0, r3
 80054e6:	f006 fb35 	bl	800bb54 <USB_ReadInterrupts>
 80054ea:	4603      	mov	r3, r0
 80054ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054f4:	d123      	bne.n	800553e <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4618      	mov	r0, r3
 80054fc:	f006 fbcb 	bl	800bc96 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4618      	mov	r0, r3
 8005506:	f005 fc82 	bl	800ae0e <USB_GetDevSpeed>
 800550a:	4603      	mov	r3, r0
 800550c:	461a      	mov	r2, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681c      	ldr	r4, [r3, #0]
 8005516:	f002 f839 	bl	800758c <HAL_RCC_GetHCLKFreq>
 800551a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005520:	461a      	mov	r2, r3
 8005522:	4620      	mov	r0, r4
 8005524:	f005 f99e 	bl	800a864 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f006 ff2f 	bl	800c38c <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	695a      	ldr	r2, [r3, #20]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800553c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4618      	mov	r0, r3
 8005544:	f006 fb06 	bl	800bb54 <USB_ReadInterrupts>
 8005548:	4603      	mov	r3, r0
 800554a:	f003 0308 	and.w	r3, r3, #8
 800554e:	2b08      	cmp	r3, #8
 8005550:	d10a      	bne.n	8005568 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f006 ff0c 	bl	800c370 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	695a      	ldr	r2, [r3, #20]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f002 0208 	and.w	r2, r2, #8
 8005566:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4618      	mov	r0, r3
 800556e:	f006 faf1 	bl	800bb54 <USB_ReadInterrupts>
 8005572:	4603      	mov	r3, r0
 8005574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005578:	2b80      	cmp	r3, #128	@ 0x80
 800557a:	d123      	bne.n	80055c4 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800557c:	6a3b      	ldr	r3, [r7, #32]
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005584:	6a3b      	ldr	r3, [r7, #32]
 8005586:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005588:	2301      	movs	r3, #1
 800558a:	627b      	str	r3, [r7, #36]	@ 0x24
 800558c:	e014      	b.n	80055b8 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800558e:	6879      	ldr	r1, [r7, #4]
 8005590:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005592:	4613      	mov	r3, r2
 8005594:	00db      	lsls	r3, r3, #3
 8005596:	4413      	add	r3, r2
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	440b      	add	r3, r1
 800559c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80055a0:	781b      	ldrb	r3, [r3, #0]
 80055a2:	2b01      	cmp	r3, #1
 80055a4:	d105      	bne.n	80055b2 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80055a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	4619      	mov	r1, r3
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 fb0a 	bl	8005bc6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b4:	3301      	adds	r3, #1
 80055b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	791b      	ldrb	r3, [r3, #4]
 80055bc:	461a      	mov	r2, r3
 80055be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d3e4      	bcc.n	800558e <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4618      	mov	r0, r3
 80055ca:	f006 fac3 	bl	800bb54 <USB_ReadInterrupts>
 80055ce:	4603      	mov	r3, r0
 80055d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055d8:	d13c      	bne.n	8005654 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055da:	2301      	movs	r3, #1
 80055dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80055de:	e02b      	b.n	8005638 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80055e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e2:	015a      	lsls	r2, r3, #5
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	4413      	add	r3, r2
 80055e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80055f0:	6879      	ldr	r1, [r7, #4]
 80055f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055f4:	4613      	mov	r3, r2
 80055f6:	00db      	lsls	r3, r3, #3
 80055f8:	4413      	add	r3, r2
 80055fa:	009b      	lsls	r3, r3, #2
 80055fc:	440b      	add	r3, r1
 80055fe:	3318      	adds	r3, #24
 8005600:	781b      	ldrb	r3, [r3, #0]
 8005602:	2b01      	cmp	r3, #1
 8005604:	d115      	bne.n	8005632 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005606:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005608:	2b00      	cmp	r3, #0
 800560a:	da12      	bge.n	8005632 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800560c:	6879      	ldr	r1, [r7, #4]
 800560e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005610:	4613      	mov	r3, r2
 8005612:	00db      	lsls	r3, r3, #3
 8005614:	4413      	add	r3, r2
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	440b      	add	r3, r1
 800561a:	3317      	adds	r3, #23
 800561c:	2201      	movs	r2, #1
 800561e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005622:	b2db      	uxtb	r3, r3
 8005624:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005628:	b2db      	uxtb	r3, r3
 800562a:	4619      	mov	r1, r3
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f000 faca 	bl	8005bc6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005634:	3301      	adds	r3, #1
 8005636:	627b      	str	r3, [r7, #36]	@ 0x24
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	791b      	ldrb	r3, [r3, #4]
 800563c:	461a      	mov	r2, r3
 800563e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005640:	4293      	cmp	r3, r2
 8005642:	d3cd      	bcc.n	80055e0 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	695a      	ldr	r2, [r3, #20]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005652:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4618      	mov	r0, r3
 800565a:	f006 fa7b 	bl	800bb54 <USB_ReadInterrupts>
 800565e:	4603      	mov	r3, r0
 8005660:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005664:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005668:	d156      	bne.n	8005718 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800566a:	2301      	movs	r3, #1
 800566c:	627b      	str	r3, [r7, #36]	@ 0x24
 800566e:	e045      	b.n	80056fc <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005672:	015a      	lsls	r2, r3, #5
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	4413      	add	r3, r2
 8005678:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005680:	6879      	ldr	r1, [r7, #4]
 8005682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005684:	4613      	mov	r3, r2
 8005686:	00db      	lsls	r3, r3, #3
 8005688:	4413      	add	r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	440b      	add	r3, r1
 800568e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005692:	781b      	ldrb	r3, [r3, #0]
 8005694:	2b01      	cmp	r3, #1
 8005696:	d12e      	bne.n	80056f6 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005698:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800569a:	2b00      	cmp	r3, #0
 800569c:	da2b      	bge.n	80056f6 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	0c1a      	lsrs	r2, r3, #16
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80056a8:	4053      	eors	r3, r2
 80056aa:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d121      	bne.n	80056f6 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80056b2:	6879      	ldr	r1, [r7, #4]
 80056b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056b6:	4613      	mov	r3, r2
 80056b8:	00db      	lsls	r3, r3, #3
 80056ba:	4413      	add	r3, r2
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	440b      	add	r3, r1
 80056c0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80056c4:	2201      	movs	r2, #1
 80056c6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80056c8:	6a3b      	ldr	r3, [r7, #32]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80056d0:	6a3b      	ldr	r3, [r7, #32]
 80056d2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80056d4:	6a3b      	ldr	r3, [r7, #32]
 80056d6:	695b      	ldr	r3, [r3, #20]
 80056d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d10a      	bne.n	80056f6 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	69fa      	ldr	r2, [r7, #28]
 80056ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80056f2:	6053      	str	r3, [r2, #4]
            break;
 80056f4:	e008      	b.n	8005708 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80056f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f8:	3301      	adds	r3, #1
 80056fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	791b      	ldrb	r3, [r3, #4]
 8005700:	461a      	mov	r2, r3
 8005702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005704:	4293      	cmp	r3, r2
 8005706:	d3b3      	bcc.n	8005670 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	695a      	ldr	r2, [r3, #20]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005716:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4618      	mov	r0, r3
 800571e:	f006 fa19 	bl	800bb54 <USB_ReadInterrupts>
 8005722:	4603      	mov	r3, r0
 8005724:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800572c:	d10a      	bne.n	8005744 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f006 fea4 	bl	800c47c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	695a      	ldr	r2, [r3, #20]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005742:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4618      	mov	r0, r3
 800574a:	f006 fa03 	bl	800bb54 <USB_ReadInterrupts>
 800574e:	4603      	mov	r3, r0
 8005750:	f003 0304 	and.w	r3, r3, #4
 8005754:	2b04      	cmp	r3, #4
 8005756:	d115      	bne.n	8005784 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b00      	cmp	r3, #0
 8005768:	d002      	beq.n	8005770 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f006 fe94 	bl	800c498 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	6859      	ldr	r1, [r3, #4]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	69ba      	ldr	r2, [r7, #24]
 800577c:	430a      	orrs	r2, r1
 800577e:	605a      	str	r2, [r3, #4]
 8005780:	e000      	b.n	8005784 <HAL_PCD_IRQHandler+0x996>
      return;
 8005782:	bf00      	nop
    }
  }
}
 8005784:	3734      	adds	r7, #52	@ 0x34
 8005786:	46bd      	mov	sp, r7
 8005788:	bd90      	pop	{r4, r7, pc}

0800578a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	b082      	sub	sp, #8
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
 8005792:	460b      	mov	r3, r1
 8005794:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800579c:	2b01      	cmp	r3, #1
 800579e:	d101      	bne.n	80057a4 <HAL_PCD_SetAddress+0x1a>
 80057a0:	2302      	movs	r3, #2
 80057a2:	e012      	b.n	80057ca <HAL_PCD_SetAddress+0x40>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	78fa      	ldrb	r2, [r7, #3]
 80057b0:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	78fa      	ldrb	r2, [r7, #3]
 80057b8:	4611      	mov	r1, r2
 80057ba:	4618      	mov	r0, r3
 80057bc:	f006 f962 	bl	800ba84 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80057c8:	2300      	movs	r3, #0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3708      	adds	r7, #8
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}

080057d2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80057d2:	b580      	push	{r7, lr}
 80057d4:	b084      	sub	sp, #16
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
 80057da:	4608      	mov	r0, r1
 80057dc:	4611      	mov	r1, r2
 80057de:	461a      	mov	r2, r3
 80057e0:	4603      	mov	r3, r0
 80057e2:	70fb      	strb	r3, [r7, #3]
 80057e4:	460b      	mov	r3, r1
 80057e6:	803b      	strh	r3, [r7, #0]
 80057e8:	4613      	mov	r3, r2
 80057ea:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80057ec:	2300      	movs	r3, #0
 80057ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80057f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	da0f      	bge.n	8005818 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057f8:	78fb      	ldrb	r3, [r7, #3]
 80057fa:	f003 020f 	and.w	r2, r3, #15
 80057fe:	4613      	mov	r3, r2
 8005800:	00db      	lsls	r3, r3, #3
 8005802:	4413      	add	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	3310      	adds	r3, #16
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	4413      	add	r3, r2
 800580c:	3304      	adds	r3, #4
 800580e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2201      	movs	r2, #1
 8005814:	705a      	strb	r2, [r3, #1]
 8005816:	e00f      	b.n	8005838 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005818:	78fb      	ldrb	r3, [r7, #3]
 800581a:	f003 020f 	and.w	r2, r3, #15
 800581e:	4613      	mov	r3, r2
 8005820:	00db      	lsls	r3, r3, #3
 8005822:	4413      	add	r3, r2
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	4413      	add	r3, r2
 800582e:	3304      	adds	r3, #4
 8005830:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005838:	78fb      	ldrb	r3, [r7, #3]
 800583a:	f003 030f 	and.w	r3, r3, #15
 800583e:	b2da      	uxtb	r2, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005844:	883b      	ldrh	r3, [r7, #0]
 8005846:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	78ba      	ldrb	r2, [r7, #2]
 8005852:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (ep->is_in != 0U)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	785b      	ldrb	r3, [r3, #1]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d004      	beq.n	8005866 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	461a      	mov	r2, r3
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005866:	78bb      	ldrb	r3, [r7, #2]
 8005868:	2b02      	cmp	r3, #2
 800586a:	d102      	bne.n	8005872 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2200      	movs	r2, #0
 8005870:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005878:	2b01      	cmp	r3, #1
 800587a:	d101      	bne.n	8005880 <HAL_PCD_EP_Open+0xae>
 800587c:	2302      	movs	r3, #2
 800587e:	e00e      	b.n	800589e <HAL_PCD_EP_Open+0xcc>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	68f9      	ldr	r1, [r7, #12]
 800588e:	4618      	mov	r0, r3
 8005890:	f005 fae2 	bl	800ae58 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800589c:	7afb      	ldrb	r3, [r7, #11]
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3710      	adds	r7, #16
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b084      	sub	sp, #16
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
 80058ae:	460b      	mov	r3, r1
 80058b0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80058b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	da0f      	bge.n	80058da <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058ba:	78fb      	ldrb	r3, [r7, #3]
 80058bc:	f003 020f 	and.w	r2, r3, #15
 80058c0:	4613      	mov	r3, r2
 80058c2:	00db      	lsls	r3, r3, #3
 80058c4:	4413      	add	r3, r2
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	3310      	adds	r3, #16
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	4413      	add	r3, r2
 80058ce:	3304      	adds	r3, #4
 80058d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2201      	movs	r2, #1
 80058d6:	705a      	strb	r2, [r3, #1]
 80058d8:	e00f      	b.n	80058fa <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80058da:	78fb      	ldrb	r3, [r7, #3]
 80058dc:	f003 020f 	and.w	r2, r3, #15
 80058e0:	4613      	mov	r3, r2
 80058e2:	00db      	lsls	r3, r3, #3
 80058e4:	4413      	add	r3, r2
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	4413      	add	r3, r2
 80058f0:	3304      	adds	r3, #4
 80058f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80058fa:	78fb      	ldrb	r3, [r7, #3]
 80058fc:	f003 030f 	and.w	r3, r3, #15
 8005900:	b2da      	uxtb	r2, r3
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800590c:	2b01      	cmp	r3, #1
 800590e:	d101      	bne.n	8005914 <HAL_PCD_EP_Close+0x6e>
 8005910:	2302      	movs	r3, #2
 8005912:	e00e      	b.n	8005932 <HAL_PCD_EP_Close+0x8c>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68f9      	ldr	r1, [r7, #12]
 8005922:	4618      	mov	r0, r3
 8005924:	f005 fb20 	bl	800af68 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3710      	adds	r7, #16
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}

0800593a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800593a:	b580      	push	{r7, lr}
 800593c:	b086      	sub	sp, #24
 800593e:	af00      	add	r7, sp, #0
 8005940:	60f8      	str	r0, [r7, #12]
 8005942:	607a      	str	r2, [r7, #4]
 8005944:	603b      	str	r3, [r7, #0]
 8005946:	460b      	mov	r3, r1
 8005948:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800594a:	7afb      	ldrb	r3, [r7, #11]
 800594c:	f003 020f 	and.w	r2, r3, #15
 8005950:	4613      	mov	r3, r2
 8005952:	00db      	lsls	r3, r3, #3
 8005954:	4413      	add	r3, r2
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	4413      	add	r3, r2
 8005960:	3304      	adds	r3, #4
 8005962:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	683a      	ldr	r2, [r7, #0]
 800596e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	2200      	movs	r2, #0
 8005974:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	2200      	movs	r2, #0
 800597a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800597c:	7afb      	ldrb	r3, [r7, #11]
 800597e:	f003 030f 	and.w	r3, r3, #15
 8005982:	b2da      	uxtb	r2, r3
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	799b      	ldrb	r3, [r3, #6]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d102      	bne.n	8005996 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6818      	ldr	r0, [r3, #0]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	799b      	ldrb	r3, [r3, #6]
 800599e:	461a      	mov	r2, r3
 80059a0:	6979      	ldr	r1, [r7, #20]
 80059a2:	f005 fbbd 	bl	800b120 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 80059a6:	2300      	movs	r3, #0
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3718      	adds	r7, #24
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}

080059b0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	460b      	mov	r3, r1
 80059ba:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80059bc:	78fb      	ldrb	r3, [r7, #3]
 80059be:	f003 020f 	and.w	r2, r3, #15
 80059c2:	6879      	ldr	r1, [r7, #4]
 80059c4:	4613      	mov	r3, r2
 80059c6:	00db      	lsls	r3, r3, #3
 80059c8:	4413      	add	r3, r2
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	440b      	add	r3, r1
 80059ce:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80059d2:	681b      	ldr	r3, [r3, #0]
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	370c      	adds	r7, #12
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b086      	sub	sp, #24
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	60f8      	str	r0, [r7, #12]
 80059e8:	607a      	str	r2, [r7, #4]
 80059ea:	603b      	str	r3, [r7, #0]
 80059ec:	460b      	mov	r3, r1
 80059ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059f0:	7afb      	ldrb	r3, [r7, #11]
 80059f2:	f003 020f 	and.w	r2, r3, #15
 80059f6:	4613      	mov	r3, r2
 80059f8:	00db      	lsls	r3, r3, #3
 80059fa:	4413      	add	r3, r2
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	3310      	adds	r3, #16
 8005a00:	68fa      	ldr	r2, [r7, #12]
 8005a02:	4413      	add	r3, r2
 8005a04:	3304      	adds	r3, #4
 8005a06:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	683a      	ldr	r2, [r7, #0]
 8005a12:	611a      	str	r2, [r3, #16]
#if defined (USB_DRD_FS)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB_DRD_FS) */
  ep->xfer_count = 0U;
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	2200      	movs	r2, #0
 8005a18:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a20:	7afb      	ldrb	r3, [r7, #11]
 8005a22:	f003 030f 	and.w	r3, r3, #15
 8005a26:	b2da      	uxtb	r2, r3
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	799b      	ldrb	r3, [r3, #6]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d102      	bne.n	8005a3a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6818      	ldr	r0, [r3, #0]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	799b      	ldrb	r3, [r3, #6]
 8005a42:	461a      	mov	r2, r3
 8005a44:	6979      	ldr	r1, [r7, #20]
 8005a46:	f005 fb6b 	bl	800b120 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 8005a4a:	2300      	movs	r3, #0
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3718      	adds	r7, #24
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005a60:	78fb      	ldrb	r3, [r7, #3]
 8005a62:	f003 030f 	and.w	r3, r3, #15
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	7912      	ldrb	r2, [r2, #4]
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d901      	bls.n	8005a72 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e04f      	b.n	8005b12 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005a72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	da0f      	bge.n	8005a9a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a7a:	78fb      	ldrb	r3, [r7, #3]
 8005a7c:	f003 020f 	and.w	r2, r3, #15
 8005a80:	4613      	mov	r3, r2
 8005a82:	00db      	lsls	r3, r3, #3
 8005a84:	4413      	add	r3, r2
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	3310      	adds	r3, #16
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	4413      	add	r3, r2
 8005a8e:	3304      	adds	r3, #4
 8005a90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2201      	movs	r2, #1
 8005a96:	705a      	strb	r2, [r3, #1]
 8005a98:	e00d      	b.n	8005ab6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005a9a:	78fa      	ldrb	r2, [r7, #3]
 8005a9c:	4613      	mov	r3, r2
 8005a9e:	00db      	lsls	r3, r3, #3
 8005aa0:	4413      	add	r3, r2
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	4413      	add	r3, r2
 8005aac:	3304      	adds	r3, #4
 8005aae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2201      	movs	r2, #1
 8005aba:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005abc:	78fb      	ldrb	r3, [r7, #3]
 8005abe:	f003 030f 	and.w	r3, r3, #15
 8005ac2:	b2da      	uxtb	r2, r3
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d101      	bne.n	8005ad6 <HAL_PCD_EP_SetStall+0x82>
 8005ad2:	2302      	movs	r3, #2
 8005ad4:	e01d      	b.n	8005b12 <HAL_PCD_EP_SetStall+0xbe>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2201      	movs	r2, #1
 8005ada:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68f9      	ldr	r1, [r7, #12]
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f005 fef9 	bl	800b8dc <USB_EPSetStall>

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005aea:	78fb      	ldrb	r3, [r7, #3]
 8005aec:	f003 030f 	and.w	r3, r3, #15
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d109      	bne.n	8005b08 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6818      	ldr	r0, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	7999      	ldrb	r1, [r3, #6]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005b02:	461a      	mov	r2, r3
 8005b04:	f006 f8ea 	bl	800bcdc <USB_EP0_OutStart>
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_UNLOCK(hpcd);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b084      	sub	sp, #16
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
 8005b22:	460b      	mov	r3, r1
 8005b24:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005b26:	78fb      	ldrb	r3, [r7, #3]
 8005b28:	f003 030f 	and.w	r3, r3, #15
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	7912      	ldrb	r2, [r2, #4]
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d901      	bls.n	8005b38 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	e042      	b.n	8005bbe <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005b38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	da0f      	bge.n	8005b60 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b40:	78fb      	ldrb	r3, [r7, #3]
 8005b42:	f003 020f 	and.w	r2, r3, #15
 8005b46:	4613      	mov	r3, r2
 8005b48:	00db      	lsls	r3, r3, #3
 8005b4a:	4413      	add	r3, r2
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	3310      	adds	r3, #16
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	4413      	add	r3, r2
 8005b54:	3304      	adds	r3, #4
 8005b56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	705a      	strb	r2, [r3, #1]
 8005b5e:	e00f      	b.n	8005b80 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b60:	78fb      	ldrb	r3, [r7, #3]
 8005b62:	f003 020f 	and.w	r2, r3, #15
 8005b66:	4613      	mov	r3, r2
 8005b68:	00db      	lsls	r3, r3, #3
 8005b6a:	4413      	add	r3, r2
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	4413      	add	r3, r2
 8005b76:	3304      	adds	r3, #4
 8005b78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2200      	movs	r2, #0
 8005b84:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b86:	78fb      	ldrb	r3, [r7, #3]
 8005b88:	f003 030f 	and.w	r3, r3, #15
 8005b8c:	b2da      	uxtb	r2, r3
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d101      	bne.n	8005ba0 <HAL_PCD_EP_ClrStall+0x86>
 8005b9c:	2302      	movs	r3, #2
 8005b9e:	e00e      	b.n	8005bbe <HAL_PCD_EP_ClrStall+0xa4>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	68f9      	ldr	r1, [r7, #12]
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f005 ff02 	bl	800b9b8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3710      	adds	r7, #16
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}

08005bc6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005bc6:	b580      	push	{r7, lr}
 8005bc8:	b084      	sub	sp, #16
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6078      	str	r0, [r7, #4]
 8005bce:	460b      	mov	r3, r1
 8005bd0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005bd2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	da0c      	bge.n	8005bf4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bda:	78fb      	ldrb	r3, [r7, #3]
 8005bdc:	f003 020f 	and.w	r2, r3, #15
 8005be0:	4613      	mov	r3, r2
 8005be2:	00db      	lsls	r3, r3, #3
 8005be4:	4413      	add	r3, r2
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	3310      	adds	r3, #16
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	4413      	add	r3, r2
 8005bee:	3304      	adds	r3, #4
 8005bf0:	60fb      	str	r3, [r7, #12]
 8005bf2:	e00c      	b.n	8005c0e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005bf4:	78fb      	ldrb	r3, [r7, #3]
 8005bf6:	f003 020f 	and.w	r2, r3, #15
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	00db      	lsls	r3, r3, #3
 8005bfe:	4413      	add	r3, r2
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c06:	687a      	ldr	r2, [r7, #4]
 8005c08:	4413      	add	r3, r2
 8005c0a:	3304      	adds	r3, #4
 8005c0c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68f9      	ldr	r1, [r7, #12]
 8005c14:	4618      	mov	r0, r3
 8005c16:	f005 fd21 	bl	800b65c <USB_EPStopXfer>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005c1e:	7afb      	ldrb	r3, [r7, #11]
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	3710      	adds	r7, #16
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}

08005c28 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b08a      	sub	sp, #40	@ 0x28
 8005c2c:	af02      	add	r7, sp, #8
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005c3c:	683a      	ldr	r2, [r7, #0]
 8005c3e:	4613      	mov	r3, r2
 8005c40:	00db      	lsls	r3, r3, #3
 8005c42:	4413      	add	r3, r2
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	3310      	adds	r3, #16
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	4413      	add	r3, r2
 8005c4c:	3304      	adds	r3, #4
 8005c4e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	695a      	ldr	r2, [r3, #20]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	691b      	ldr	r3, [r3, #16]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d901      	bls.n	8005c60 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e06b      	b.n	8005d38 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	691a      	ldr	r2, [r3, #16]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	695b      	ldr	r3, [r3, #20]
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	69fa      	ldr	r2, [r7, #28]
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d902      	bls.n	8005c7c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	3303      	adds	r3, #3
 8005c80:	089b      	lsrs	r3, r3, #2
 8005c82:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005c84:	e02a      	b.n	8005cdc <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	691a      	ldr	r2, [r3, #16]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	695b      	ldr	r3, [r3, #20]
 8005c8e:	1ad3      	subs	r3, r2, r3
 8005c90:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	69fa      	ldr	r2, [r7, #28]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d902      	bls.n	8005ca2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005ca2:	69fb      	ldr	r3, [r7, #28]
 8005ca4:	3303      	adds	r3, #3
 8005ca6:	089b      	lsrs	r3, r3, #2
 8005ca8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	68d9      	ldr	r1, [r3, #12]
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	b2da      	uxtb	r2, r3
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005cba:	9300      	str	r3, [sp, #0]
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	6978      	ldr	r0, [r7, #20]
 8005cc0:	f005 fd76 	bl	800b7b0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	68da      	ldr	r2, [r3, #12]
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	441a      	add	r2, r3
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	695a      	ldr	r2, [r3, #20]
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	441a      	add	r2, r3
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	015a      	lsls	r2, r3, #5
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	4413      	add	r3, r2
 8005ce4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ce8:	699b      	ldr	r3, [r3, #24]
 8005cea:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005cec:	69ba      	ldr	r2, [r7, #24]
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d809      	bhi.n	8005d06 <PCD_WriteEmptyTxFifo+0xde>
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	695a      	ldr	r2, [r3, #20]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d203      	bcs.n	8005d06 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	691b      	ldr	r3, [r3, #16]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1bf      	bne.n	8005c86 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	691a      	ldr	r2, [r3, #16]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	695b      	ldr	r3, [r3, #20]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d811      	bhi.n	8005d36 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	f003 030f 	and.w	r3, r3, #15
 8005d18:	2201      	movs	r2, #1
 8005d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d1e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	43db      	mvns	r3, r3
 8005d2c:	6939      	ldr	r1, [r7, #16]
 8005d2e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d32:	4013      	ands	r3, r2
 8005d34:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3720      	adds	r7, #32
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b088      	sub	sp, #32
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d50:	69fb      	ldr	r3, [r7, #28]
 8005d52:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	333c      	adds	r3, #60	@ 0x3c
 8005d58:	3304      	adds	r3, #4
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	015a      	lsls	r2, r3, #5
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	4413      	add	r3, r2
 8005d66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	799b      	ldrb	r3, [r3, #6]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d17b      	bne.n	8005e6e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	f003 0308 	and.w	r3, r3, #8
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d015      	beq.n	8005dac <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	4a61      	ldr	r2, [pc, #388]	@ (8005f08 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	f240 80b9 	bls.w	8005efc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	f000 80b3 	beq.w	8005efc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	015a      	lsls	r2, r3, #5
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	4413      	add	r3, r2
 8005d9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005da2:	461a      	mov	r2, r3
 8005da4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005da8:	6093      	str	r3, [r2, #8]
 8005daa:	e0a7      	b.n	8005efc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	f003 0320 	and.w	r3, r3, #32
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d009      	beq.n	8005dca <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	015a      	lsls	r2, r3, #5
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	4413      	add	r3, r2
 8005dbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	2320      	movs	r3, #32
 8005dc6:	6093      	str	r3, [r2, #8]
 8005dc8:	e098      	b.n	8005efc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	f040 8093 	bne.w	8005efc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	4a4b      	ldr	r2, [pc, #300]	@ (8005f08 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d90f      	bls.n	8005dfe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d00a      	beq.n	8005dfe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	015a      	lsls	r2, r3, #5
 8005dec:	69bb      	ldr	r3, [r7, #24]
 8005dee:	4413      	add	r3, r2
 8005df0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005df4:	461a      	mov	r2, r3
 8005df6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dfa:	6093      	str	r3, [r2, #8]
 8005dfc:	e07e      	b.n	8005efc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005dfe:	683a      	ldr	r2, [r7, #0]
 8005e00:	4613      	mov	r3, r2
 8005e02:	00db      	lsls	r3, r3, #3
 8005e04:	4413      	add	r3, r2
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005e0c:	687a      	ldr	r2, [r7, #4]
 8005e0e:	4413      	add	r3, r2
 8005e10:	3304      	adds	r3, #4
 8005e12:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6a1a      	ldr	r2, [r3, #32]
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	0159      	lsls	r1, r3, #5
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	440b      	add	r3, r1
 8005e20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e2a:	1ad2      	subs	r2, r2, r3
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d114      	bne.n	8005e60 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d109      	bne.n	8005e52 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6818      	ldr	r0, [r3, #0]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e48:	461a      	mov	r2, r3
 8005e4a:	2101      	movs	r1, #1
 8005e4c:	f005 ff46 	bl	800bcdc <USB_EP0_OutStart>
 8005e50:	e006      	b.n	8005e60 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	68da      	ldr	r2, [r3, #12]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	441a      	add	r2, r3
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	4619      	mov	r1, r3
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f006 fa4d 	bl	800c306 <HAL_PCD_DataOutStageCallback>
 8005e6c:	e046      	b.n	8005efc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	4a26      	ldr	r2, [pc, #152]	@ (8005f0c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d124      	bne.n	8005ec0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d00a      	beq.n	8005e96 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	015a      	lsls	r2, r3, #5
 8005e84:	69bb      	ldr	r3, [r7, #24]
 8005e86:	4413      	add	r3, r2
 8005e88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e92:	6093      	str	r3, [r2, #8]
 8005e94:	e032      	b.n	8005efc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	f003 0320 	and.w	r3, r3, #32
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d008      	beq.n	8005eb2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	015a      	lsls	r2, r3, #5
 8005ea4:	69bb      	ldr	r3, [r7, #24]
 8005ea6:	4413      	add	r3, r2
 8005ea8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eac:	461a      	mov	r2, r3
 8005eae:	2320      	movs	r3, #32
 8005eb0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f006 fa24 	bl	800c306 <HAL_PCD_DataOutStageCallback>
 8005ebe:	e01d      	b.n	8005efc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d114      	bne.n	8005ef0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005ec6:	6879      	ldr	r1, [r7, #4]
 8005ec8:	683a      	ldr	r2, [r7, #0]
 8005eca:	4613      	mov	r3, r2
 8005ecc:	00db      	lsls	r3, r3, #3
 8005ece:	4413      	add	r3, r2
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	440b      	add	r3, r1
 8005ed4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d108      	bne.n	8005ef0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6818      	ldr	r0, [r3, #0]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005ee8:	461a      	mov	r2, r3
 8005eea:	2100      	movs	r1, #0
 8005eec:	f005 fef6 	bl	800bcdc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f006 fa05 	bl	800c306 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3720      	adds	r7, #32
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	4f54300a 	.word	0x4f54300a
 8005f0c:	4f54310a 	.word	0x4f54310a

08005f10 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b086      	sub	sp, #24
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	333c      	adds	r3, #60	@ 0x3c
 8005f28:	3304      	adds	r3, #4
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	015a      	lsls	r2, r3, #5
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	4413      	add	r3, r2
 8005f36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	4a15      	ldr	r2, [pc, #84]	@ (8005f98 <PCD_EP_OutSetupPacket_int+0x88>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d90e      	bls.n	8005f64 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d009      	beq.n	8005f64 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	015a      	lsls	r2, r3, #5
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	4413      	add	r3, r2
 8005f58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f62:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f006 f9bc 	bl	800c2e2 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	4a0a      	ldr	r2, [pc, #40]	@ (8005f98 <PCD_EP_OutSetupPacket_int+0x88>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d90c      	bls.n	8005f8c <PCD_EP_OutSetupPacket_int+0x7c>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	799b      	ldrb	r3, [r3, #6]
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d108      	bne.n	8005f8c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6818      	ldr	r0, [r3, #0]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005f84:	461a      	mov	r2, r3
 8005f86:	2101      	movs	r1, #1
 8005f88:	f005 fea8 	bl	800bcdc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3718      	adds	r7, #24
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	4f54300a 	.word	0x4f54300a

08005f9c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b085      	sub	sp, #20
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	70fb      	strb	r3, [r7, #3]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005fb4:	78fb      	ldrb	r3, [r7, #3]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d107      	bne.n	8005fca <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005fba:	883b      	ldrh	r3, [r7, #0]
 8005fbc:	0419      	lsls	r1, r3, #16
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68ba      	ldr	r2, [r7, #8]
 8005fc4:	430a      	orrs	r2, r1
 8005fc6:	629a      	str	r2, [r3, #40]	@ 0x28
 8005fc8:	e028      	b.n	800601c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd0:	0c1b      	lsrs	r3, r3, #16
 8005fd2:	68ba      	ldr	r2, [r7, #8]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005fd8:	2300      	movs	r3, #0
 8005fda:	73fb      	strb	r3, [r7, #15]
 8005fdc:	e00d      	b.n	8005ffa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	7bfb      	ldrb	r3, [r7, #15]
 8005fe4:	3340      	adds	r3, #64	@ 0x40
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	4413      	add	r3, r2
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	0c1b      	lsrs	r3, r3, #16
 8005fee:	68ba      	ldr	r2, [r7, #8]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005ff4:	7bfb      	ldrb	r3, [r7, #15]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	73fb      	strb	r3, [r7, #15]
 8005ffa:	7bfa      	ldrb	r2, [r7, #15]
 8005ffc:	78fb      	ldrb	r3, [r7, #3]
 8005ffe:	3b01      	subs	r3, #1
 8006000:	429a      	cmp	r2, r3
 8006002:	d3ec      	bcc.n	8005fde <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006004:	883b      	ldrh	r3, [r7, #0]
 8006006:	0418      	lsls	r0, r3, #16
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6819      	ldr	r1, [r3, #0]
 800600c:	78fb      	ldrb	r3, [r7, #3]
 800600e:	3b01      	subs	r3, #1
 8006010:	68ba      	ldr	r2, [r7, #8]
 8006012:	4302      	orrs	r2, r0
 8006014:	3340      	adds	r3, #64	@ 0x40
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	440b      	add	r3, r1
 800601a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3714      	adds	r7, #20
 8006022:	46bd      	mov	sp, r7
 8006024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006028:	4770      	bx	lr

0800602a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800602a:	b480      	push	{r7}
 800602c:	b083      	sub	sp, #12
 800602e:	af00      	add	r7, sp, #0
 8006030:	6078      	str	r0, [r7, #4]
 8006032:	460b      	mov	r3, r1
 8006034:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	887a      	ldrh	r2, [r7, #2]
 800603c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800604c:	b480      	push	{r7}
 800604e:	b085      	sub	sp, #20
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2201      	movs	r2, #1
 800605e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	699b      	ldr	r3, [r3, #24]
 800606e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800607a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800607e:	f043 0303 	orr.w	r3, r3, #3
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006086:	2300      	movs	r3, #0
}
 8006088:	4618      	mov	r0, r3
 800608a:	3714      	adds	r7, #20
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006094:	b480      	push	{r7}
 8006096:	b085      	sub	sp, #20
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 800609c:	4b39      	ldr	r3, [pc, #228]	@ (8006184 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800609e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80060a4:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80060a6:	68ba      	ldr	r2, [r7, #8]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d10b      	bne.n	80060c6 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b4:	d905      	bls.n	80060c2 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80060b6:	4b33      	ldr	r3, [pc, #204]	@ (8006184 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	4a32      	ldr	r2, [pc, #200]	@ (8006184 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80060bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80060c0:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80060c2:	2300      	movs	r3, #0
 80060c4:	e057      	b.n	8006176 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060cc:	d90a      	bls.n	80060e4 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80060ce:	4b2d      	ldr	r3, [pc, #180]	@ (8006184 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4313      	orrs	r3, r2
 80060da:	4a2a      	ldr	r2, [pc, #168]	@ (8006184 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80060dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80060e0:	60d3      	str	r3, [r2, #12]
 80060e2:	e007      	b.n	80060f4 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80060e4:	4b27      	ldr	r3, [pc, #156]	@ (8006184 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80060ec:	4925      	ldr	r1, [pc, #148]	@ (8006184 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4313      	orrs	r3, r2
 80060f2:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80060f4:	4b24      	ldr	r3, [pc, #144]	@ (8006188 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a24      	ldr	r2, [pc, #144]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80060fa:	fba2 2303 	umull	r2, r3, r2, r3
 80060fe:	099b      	lsrs	r3, r3, #6
 8006100:	2232      	movs	r2, #50	@ 0x32
 8006102:	fb02 f303 	mul.w	r3, r2, r3
 8006106:	4a21      	ldr	r2, [pc, #132]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006108:	fba2 2303 	umull	r2, r3, r2, r3
 800610c:	099b      	lsrs	r3, r3, #6
 800610e:	3301      	adds	r3, #1
 8006110:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8006112:	e002      	b.n	800611a <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	3b01      	subs	r3, #1
 8006118:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800611a:	4b1a      	ldr	r3, [pc, #104]	@ (8006184 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800611c:	68db      	ldr	r3, [r3, #12]
 800611e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006122:	2b00      	cmp	r3, #0
 8006124:	d102      	bne.n	800612c <HAL_PWREx_ControlVoltageScaling+0x98>
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d1f3      	bne.n	8006114 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d01b      	beq.n	800616a <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8006132:	4b15      	ldr	r3, [pc, #84]	@ (8006188 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a15      	ldr	r2, [pc, #84]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006138:	fba2 2303 	umull	r2, r3, r2, r3
 800613c:	099b      	lsrs	r3, r3, #6
 800613e:	2232      	movs	r2, #50	@ 0x32
 8006140:	fb02 f303 	mul.w	r3, r2, r3
 8006144:	4a11      	ldr	r2, [pc, #68]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006146:	fba2 2303 	umull	r2, r3, r2, r3
 800614a:	099b      	lsrs	r3, r3, #6
 800614c:	3301      	adds	r3, #1
 800614e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006150:	e002      	b.n	8006158 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	3b01      	subs	r3, #1
 8006156:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006158:	4b0a      	ldr	r3, [pc, #40]	@ (8006184 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800615a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800615c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006160:	2b00      	cmp	r3, #0
 8006162:	d102      	bne.n	800616a <HAL_PWREx_ControlVoltageScaling+0xd6>
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d1f3      	bne.n	8006152 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d101      	bne.n	8006174 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e000      	b.n	8006176 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	4618      	mov	r0, r3
 8006178:	3714      	adds	r7, #20
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	46020800 	.word	0x46020800
 8006188:	20000000 	.word	0x20000000
 800618c:	10624dd3 	.word	0x10624dd3

08006190 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006190:	b480      	push	{r7}
 8006192:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8006194:	4b04      	ldr	r3, [pc, #16]	@ (80061a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8006196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006198:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 800619c:	4618      	mov	r0, r3
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop
 80061a8:	46020800 	.word	0x46020800

080061ac <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80061ac:	b480      	push	{r7}
 80061ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 80061b0:	4b05      	ldr	r3, [pc, #20]	@ (80061c8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	4a04      	ldr	r2, [pc, #16]	@ (80061c8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80061b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061ba:	6113      	str	r3, [r2, #16]
}
 80061bc:	bf00      	nop
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr
 80061c6:	bf00      	nop
 80061c8:	46020800 	.word	0x46020800

080061cc <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80061cc:	b480      	push	{r7}
 80061ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 80061d0:	4b05      	ldr	r3, [pc, #20]	@ (80061e8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80061d2:	691b      	ldr	r3, [r3, #16]
 80061d4:	4a04      	ldr	r2, [pc, #16]	@ (80061e8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80061d6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80061da:	6113      	str	r3, [r2, #16]
}
 80061dc:	bf00      	nop
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	46020800 	.word	0x46020800

080061ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b08e      	sub	sp, #56	@ 0x38
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80061f4:	2300      	movs	r3, #0
 80061f6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d102      	bne.n	8006206 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	f000 bec8 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006206:	4b99      	ldr	r3, [pc, #612]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006208:	69db      	ldr	r3, [r3, #28]
 800620a:	f003 030c 	and.w	r3, r3, #12
 800620e:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006210:	4b96      	ldr	r3, [pc, #600]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006214:	f003 0303 	and.w	r3, r3, #3
 8006218:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f003 0310 	and.w	r3, r3, #16
 8006222:	2b00      	cmp	r3, #0
 8006224:	f000 816c 	beq.w	8006500 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800622a:	2b00      	cmp	r3, #0
 800622c:	d007      	beq.n	800623e <HAL_RCC_OscConfig+0x52>
 800622e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006230:	2b0c      	cmp	r3, #12
 8006232:	f040 80de 	bne.w	80063f2 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006238:	2b01      	cmp	r3, #1
 800623a:	f040 80da 	bne.w	80063f2 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	69db      	ldr	r3, [r3, #28]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d102      	bne.n	800624c <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	f000 bea5 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006250:	4b86      	ldr	r3, [pc, #536]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006258:	2b00      	cmp	r3, #0
 800625a:	d004      	beq.n	8006266 <HAL_RCC_OscConfig+0x7a>
 800625c:	4b83      	ldr	r3, [pc, #524]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006264:	e005      	b.n	8006272 <HAL_RCC_OscConfig+0x86>
 8006266:	4b81      	ldr	r3, [pc, #516]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006268:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800626c:	041b      	lsls	r3, r3, #16
 800626e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006272:	4293      	cmp	r3, r2
 8006274:	d255      	bcs.n	8006322 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10a      	bne.n	8006292 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006280:	4618      	mov	r0, r3
 8006282:	f001 f99d 	bl	80075c0 <RCC_SetFlashLatencyFromMSIRange>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d002      	beq.n	8006292 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	f000 be82 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8006292:	4b76      	ldr	r3, [pc, #472]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	4a75      	ldr	r2, [pc, #468]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006298:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800629c:	6093      	str	r3, [r2, #8]
 800629e:	4b73      	ldr	r3, [pc, #460]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062aa:	4970      	ldr	r1, [pc, #448]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062b4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80062b8:	d309      	bcc.n	80062ce <HAL_RCC_OscConfig+0xe2>
 80062ba:	4b6c      	ldr	r3, [pc, #432]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	f023 021f 	bic.w	r2, r3, #31
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a1b      	ldr	r3, [r3, #32]
 80062c6:	4969      	ldr	r1, [pc, #420]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 80062c8:	4313      	orrs	r3, r2
 80062ca:	60cb      	str	r3, [r1, #12]
 80062cc:	e07e      	b.n	80063cc <HAL_RCC_OscConfig+0x1e0>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	da0a      	bge.n	80062ec <HAL_RCC_OscConfig+0x100>
 80062d6:	4b65      	ldr	r3, [pc, #404]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6a1b      	ldr	r3, [r3, #32]
 80062e2:	015b      	lsls	r3, r3, #5
 80062e4:	4961      	ldr	r1, [pc, #388]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 80062e6:	4313      	orrs	r3, r2
 80062e8:	60cb      	str	r3, [r1, #12]
 80062ea:	e06f      	b.n	80063cc <HAL_RCC_OscConfig+0x1e0>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062f4:	d30a      	bcc.n	800630c <HAL_RCC_OscConfig+0x120>
 80062f6:	4b5d      	ldr	r3, [pc, #372]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6a1b      	ldr	r3, [r3, #32]
 8006302:	029b      	lsls	r3, r3, #10
 8006304:	4959      	ldr	r1, [pc, #356]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006306:	4313      	orrs	r3, r2
 8006308:	60cb      	str	r3, [r1, #12]
 800630a:	e05f      	b.n	80063cc <HAL_RCC_OscConfig+0x1e0>
 800630c:	4b57      	ldr	r3, [pc, #348]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6a1b      	ldr	r3, [r3, #32]
 8006318:	03db      	lsls	r3, r3, #15
 800631a:	4954      	ldr	r1, [pc, #336]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 800631c:	4313      	orrs	r3, r2
 800631e:	60cb      	str	r3, [r1, #12]
 8006320:	e054      	b.n	80063cc <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8006322:	4b52      	ldr	r3, [pc, #328]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	4a51      	ldr	r2, [pc, #324]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006328:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800632c:	6093      	str	r3, [r2, #8]
 800632e:	4b4f      	ldr	r3, [pc, #316]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800633a:	494c      	ldr	r1, [pc, #304]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 800633c:	4313      	orrs	r3, r2
 800633e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006344:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006348:	d309      	bcc.n	800635e <HAL_RCC_OscConfig+0x172>
 800634a:	4b48      	ldr	r3, [pc, #288]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	f023 021f 	bic.w	r2, r3, #31
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	4945      	ldr	r1, [pc, #276]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006358:	4313      	orrs	r3, r2
 800635a:	60cb      	str	r3, [r1, #12]
 800635c:	e028      	b.n	80063b0 <HAL_RCC_OscConfig+0x1c4>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006362:	2b00      	cmp	r3, #0
 8006364:	da0a      	bge.n	800637c <HAL_RCC_OscConfig+0x190>
 8006366:	4b41      	ldr	r3, [pc, #260]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6a1b      	ldr	r3, [r3, #32]
 8006372:	015b      	lsls	r3, r3, #5
 8006374:	493d      	ldr	r1, [pc, #244]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006376:	4313      	orrs	r3, r2
 8006378:	60cb      	str	r3, [r1, #12]
 800637a:	e019      	b.n	80063b0 <HAL_RCC_OscConfig+0x1c4>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006384:	d30a      	bcc.n	800639c <HAL_RCC_OscConfig+0x1b0>
 8006386:	4b39      	ldr	r3, [pc, #228]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006388:	68db      	ldr	r3, [r3, #12]
 800638a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6a1b      	ldr	r3, [r3, #32]
 8006392:	029b      	lsls	r3, r3, #10
 8006394:	4935      	ldr	r1, [pc, #212]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006396:	4313      	orrs	r3, r2
 8006398:	60cb      	str	r3, [r1, #12]
 800639a:	e009      	b.n	80063b0 <HAL_RCC_OscConfig+0x1c4>
 800639c:	4b33      	ldr	r3, [pc, #204]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6a1b      	ldr	r3, [r3, #32]
 80063a8:	03db      	lsls	r3, r3, #15
 80063aa:	4930      	ldr	r1, [pc, #192]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 80063ac:	4313      	orrs	r3, r2
 80063ae:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80063b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d10a      	bne.n	80063cc <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ba:	4618      	mov	r0, r3
 80063bc:	f001 f900 	bl	80075c0 <RCC_SetFlashLatencyFromMSIRange>
 80063c0:	4603      	mov	r3, r0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d002      	beq.n	80063cc <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
 80063c8:	f000 bde5 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80063cc:	f001 f8de 	bl	800758c <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80063d0:	4b27      	ldr	r3, [pc, #156]	@ (8006470 <HAL_RCC_OscConfig+0x284>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4618      	mov	r0, r3
 80063d6:	f7fc fd45 	bl	8002e64 <HAL_InitTick>
 80063da:	4603      	mov	r3, r0
 80063dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80063e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f000 808a 	beq.w	80064fe <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80063ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80063ee:	f000 bdd2 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	69db      	ldr	r3, [r3, #28]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d066      	beq.n	80064c8 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80063fa:	4b1c      	ldr	r3, [pc, #112]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a1b      	ldr	r2, [pc, #108]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006400:	f043 0301 	orr.w	r3, r3, #1
 8006404:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006406:	f7fc fdb7 	bl	8002f78 <HAL_GetTick>
 800640a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800640c:	e009      	b.n	8006422 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800640e:	f7fc fdb3 	bl	8002f78 <HAL_GetTick>
 8006412:	4602      	mov	r2, r0
 8006414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006416:	1ad3      	subs	r3, r2, r3
 8006418:	2b02      	cmp	r3, #2
 800641a:	d902      	bls.n	8006422 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 800641c:	2303      	movs	r3, #3
 800641e:	f000 bdba 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006422:	4b12      	ldr	r3, [pc, #72]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 0304 	and.w	r3, r3, #4
 800642a:	2b00      	cmp	r3, #0
 800642c:	d0ef      	beq.n	800640e <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800642e:	4b0f      	ldr	r3, [pc, #60]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	4a0e      	ldr	r2, [pc, #56]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006434:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006438:	6093      	str	r3, [r2, #8]
 800643a:	4b0c      	ldr	r3, [pc, #48]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006446:	4909      	ldr	r1, [pc, #36]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006448:	4313      	orrs	r3, r2
 800644a:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006450:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006454:	d30e      	bcc.n	8006474 <HAL_RCC_OscConfig+0x288>
 8006456:	4b05      	ldr	r3, [pc, #20]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	f023 021f 	bic.w	r2, r3, #31
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a1b      	ldr	r3, [r3, #32]
 8006462:	4902      	ldr	r1, [pc, #8]	@ (800646c <HAL_RCC_OscConfig+0x280>)
 8006464:	4313      	orrs	r3, r2
 8006466:	60cb      	str	r3, [r1, #12]
 8006468:	e04a      	b.n	8006500 <HAL_RCC_OscConfig+0x314>
 800646a:	bf00      	nop
 800646c:	46020c00 	.word	0x46020c00
 8006470:	20000070 	.word	0x20000070
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006478:	2b00      	cmp	r3, #0
 800647a:	da0a      	bge.n	8006492 <HAL_RCC_OscConfig+0x2a6>
 800647c:	4b98      	ldr	r3, [pc, #608]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a1b      	ldr	r3, [r3, #32]
 8006488:	015b      	lsls	r3, r3, #5
 800648a:	4995      	ldr	r1, [pc, #596]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 800648c:	4313      	orrs	r3, r2
 800648e:	60cb      	str	r3, [r1, #12]
 8006490:	e036      	b.n	8006500 <HAL_RCC_OscConfig+0x314>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006496:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800649a:	d30a      	bcc.n	80064b2 <HAL_RCC_OscConfig+0x2c6>
 800649c:	4b90      	ldr	r3, [pc, #576]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6a1b      	ldr	r3, [r3, #32]
 80064a8:	029b      	lsls	r3, r3, #10
 80064aa:	498d      	ldr	r1, [pc, #564]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80064ac:	4313      	orrs	r3, r2
 80064ae:	60cb      	str	r3, [r1, #12]
 80064b0:	e026      	b.n	8006500 <HAL_RCC_OscConfig+0x314>
 80064b2:	4b8b      	ldr	r3, [pc, #556]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6a1b      	ldr	r3, [r3, #32]
 80064be:	03db      	lsls	r3, r3, #15
 80064c0:	4987      	ldr	r1, [pc, #540]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80064c2:	4313      	orrs	r3, r2
 80064c4:	60cb      	str	r3, [r1, #12]
 80064c6:	e01b      	b.n	8006500 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80064c8:	4b85      	ldr	r3, [pc, #532]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a84      	ldr	r2, [pc, #528]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80064ce:	f023 0301 	bic.w	r3, r3, #1
 80064d2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80064d4:	f7fc fd50 	bl	8002f78 <HAL_GetTick>
 80064d8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80064da:	e009      	b.n	80064f0 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80064dc:	f7fc fd4c 	bl	8002f78 <HAL_GetTick>
 80064e0:	4602      	mov	r2, r0
 80064e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d902      	bls.n	80064f0 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	f000 bd53 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80064f0:	4b7b      	ldr	r3, [pc, #492]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 0304 	and.w	r3, r3, #4
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d1ef      	bne.n	80064dc <HAL_RCC_OscConfig+0x2f0>
 80064fc:	e000      	b.n	8006500 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80064fe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	2b00      	cmp	r3, #0
 800650a:	f000 808b 	beq.w	8006624 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800650e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006510:	2b08      	cmp	r3, #8
 8006512:	d005      	beq.n	8006520 <HAL_RCC_OscConfig+0x334>
 8006514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006516:	2b0c      	cmp	r3, #12
 8006518:	d109      	bne.n	800652e <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800651a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800651c:	2b03      	cmp	r3, #3
 800651e:	d106      	bne.n	800652e <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d17d      	bne.n	8006624 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	f000 bd34 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006536:	d106      	bne.n	8006546 <HAL_RCC_OscConfig+0x35a>
 8006538:	4b69      	ldr	r3, [pc, #420]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a68      	ldr	r2, [pc, #416]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 800653e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006542:	6013      	str	r3, [r2, #0]
 8006544:	e041      	b.n	80065ca <HAL_RCC_OscConfig+0x3de>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800654e:	d112      	bne.n	8006576 <HAL_RCC_OscConfig+0x38a>
 8006550:	4b63      	ldr	r3, [pc, #396]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a62      	ldr	r2, [pc, #392]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 8006556:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800655a:	6013      	str	r3, [r2, #0]
 800655c:	4b60      	ldr	r3, [pc, #384]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a5f      	ldr	r2, [pc, #380]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 8006562:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006566:	6013      	str	r3, [r2, #0]
 8006568:	4b5d      	ldr	r3, [pc, #372]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a5c      	ldr	r2, [pc, #368]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 800656e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006572:	6013      	str	r3, [r2, #0]
 8006574:	e029      	b.n	80065ca <HAL_RCC_OscConfig+0x3de>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800657e:	d112      	bne.n	80065a6 <HAL_RCC_OscConfig+0x3ba>
 8006580:	4b57      	ldr	r3, [pc, #348]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a56      	ldr	r2, [pc, #344]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 8006586:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800658a:	6013      	str	r3, [r2, #0]
 800658c:	4b54      	ldr	r3, [pc, #336]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a53      	ldr	r2, [pc, #332]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 8006592:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006596:	6013      	str	r3, [r2, #0]
 8006598:	4b51      	ldr	r3, [pc, #324]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a50      	ldr	r2, [pc, #320]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 800659e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065a2:	6013      	str	r3, [r2, #0]
 80065a4:	e011      	b.n	80065ca <HAL_RCC_OscConfig+0x3de>
 80065a6:	4b4e      	ldr	r3, [pc, #312]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a4d      	ldr	r2, [pc, #308]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80065ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065b0:	6013      	str	r3, [r2, #0]
 80065b2:	4b4b      	ldr	r3, [pc, #300]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a4a      	ldr	r2, [pc, #296]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80065b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80065bc:	6013      	str	r3, [r2, #0]
 80065be:	4b48      	ldr	r3, [pc, #288]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a47      	ldr	r2, [pc, #284]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80065c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80065c8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d014      	beq.n	80065fc <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80065d2:	f7fc fcd1 	bl	8002f78 <HAL_GetTick>
 80065d6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065d8:	e009      	b.n	80065ee <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065da:	f7fc fccd 	bl	8002f78 <HAL_GetTick>
 80065de:	4602      	mov	r2, r0
 80065e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e2:	1ad3      	subs	r3, r2, r3
 80065e4:	2b64      	cmp	r3, #100	@ 0x64
 80065e6:	d902      	bls.n	80065ee <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80065e8:	2303      	movs	r3, #3
 80065ea:	f000 bcd4 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065ee:	4b3c      	ldr	r3, [pc, #240]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d0ef      	beq.n	80065da <HAL_RCC_OscConfig+0x3ee>
 80065fa:	e013      	b.n	8006624 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80065fc:	f7fc fcbc 	bl	8002f78 <HAL_GetTick>
 8006600:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006602:	e009      	b.n	8006618 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006604:	f7fc fcb8 	bl	8002f78 <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	2b64      	cmp	r3, #100	@ 0x64
 8006610:	d902      	bls.n	8006618 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	f000 bcbf 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006618:	4b31      	ldr	r3, [pc, #196]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1ef      	bne.n	8006604 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f003 0302 	and.w	r3, r3, #2
 800662c:	2b00      	cmp	r3, #0
 800662e:	d05f      	beq.n	80066f0 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006632:	2b04      	cmp	r3, #4
 8006634:	d005      	beq.n	8006642 <HAL_RCC_OscConfig+0x456>
 8006636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006638:	2b0c      	cmp	r3, #12
 800663a:	d114      	bne.n	8006666 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800663c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800663e:	2b02      	cmp	r3, #2
 8006640:	d111      	bne.n	8006666 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d102      	bne.n	8006650 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	f000 bca3 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8006650:	4b23      	ldr	r3, [pc, #140]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 8006652:	691b      	ldr	r3, [r3, #16]
 8006654:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	041b      	lsls	r3, r3, #16
 800665e:	4920      	ldr	r1, [pc, #128]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 8006660:	4313      	orrs	r3, r2
 8006662:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006664:	e044      	b.n	80066f0 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d024      	beq.n	80066b8 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800666e:	4b1c      	ldr	r3, [pc, #112]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a1b      	ldr	r2, [pc, #108]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 8006674:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006678:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800667a:	f7fc fc7d 	bl	8002f78 <HAL_GetTick>
 800667e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006680:	e009      	b.n	8006696 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006682:	f7fc fc79 	bl	8002f78 <HAL_GetTick>
 8006686:	4602      	mov	r2, r0
 8006688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800668a:	1ad3      	subs	r3, r2, r3
 800668c:	2b02      	cmp	r3, #2
 800668e:	d902      	bls.n	8006696 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006690:	2303      	movs	r3, #3
 8006692:	f000 bc80 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006696:	4b12      	ldr	r3, [pc, #72]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d0ef      	beq.n	8006682 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80066a2:	4b0f      	ldr	r3, [pc, #60]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	691b      	ldr	r3, [r3, #16]
 80066ae:	041b      	lsls	r3, r3, #16
 80066b0:	490b      	ldr	r1, [pc, #44]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80066b2:	4313      	orrs	r3, r2
 80066b4:	610b      	str	r3, [r1, #16]
 80066b6:	e01b      	b.n	80066f0 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80066b8:	4b09      	ldr	r3, [pc, #36]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a08      	ldr	r2, [pc, #32]	@ (80066e0 <HAL_RCC_OscConfig+0x4f4>)
 80066be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066c2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80066c4:	f7fc fc58 	bl	8002f78 <HAL_GetTick>
 80066c8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80066ca:	e00b      	b.n	80066e4 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066cc:	f7fc fc54 	bl	8002f78 <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	d904      	bls.n	80066e4 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	f000 bc5b 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
 80066e0:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80066e4:	4baf      	ldr	r3, [pc, #700]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d1ed      	bne.n	80066cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 0308 	and.w	r3, r3, #8
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	f000 80c8 	beq.w	800688e <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80066fe:	2300      	movs	r3, #0
 8006700:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006704:	4ba7      	ldr	r3, [pc, #668]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006706:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800670a:	f003 0304 	and.w	r3, r3, #4
 800670e:	2b00      	cmp	r3, #0
 8006710:	d111      	bne.n	8006736 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006712:	4ba4      	ldr	r3, [pc, #656]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006714:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006718:	4aa2      	ldr	r2, [pc, #648]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 800671a:	f043 0304 	orr.w	r3, r3, #4
 800671e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006722:	4ba0      	ldr	r3, [pc, #640]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006724:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006728:	f003 0304 	and.w	r3, r3, #4
 800672c:	617b      	str	r3, [r7, #20]
 800672e:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8006730:	2301      	movs	r3, #1
 8006732:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006736:	4b9c      	ldr	r3, [pc, #624]	@ (80069a8 <HAL_RCC_OscConfig+0x7bc>)
 8006738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800673a:	f003 0301 	and.w	r3, r3, #1
 800673e:	2b00      	cmp	r3, #0
 8006740:	d119      	bne.n	8006776 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006742:	4b99      	ldr	r3, [pc, #612]	@ (80069a8 <HAL_RCC_OscConfig+0x7bc>)
 8006744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006746:	4a98      	ldr	r2, [pc, #608]	@ (80069a8 <HAL_RCC_OscConfig+0x7bc>)
 8006748:	f043 0301 	orr.w	r3, r3, #1
 800674c:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800674e:	f7fc fc13 	bl	8002f78 <HAL_GetTick>
 8006752:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006754:	e009      	b.n	800676a <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006756:	f7fc fc0f 	bl	8002f78 <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	2b02      	cmp	r3, #2
 8006762:	d902      	bls.n	800676a <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8006764:	2303      	movs	r3, #3
 8006766:	f000 bc16 	b.w	8006f96 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800676a:	4b8f      	ldr	r3, [pc, #572]	@ (80069a8 <HAL_RCC_OscConfig+0x7bc>)
 800676c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800676e:	f003 0301 	and.w	r3, r3, #1
 8006772:	2b00      	cmp	r3, #0
 8006774:	d0ef      	beq.n	8006756 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d05f      	beq.n	800683e <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800677e:	4b89      	ldr	r3, [pc, #548]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006780:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006784:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	699a      	ldr	r2, [r3, #24]
 800678a:	6a3b      	ldr	r3, [r7, #32]
 800678c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006790:	429a      	cmp	r2, r3
 8006792:	d037      	beq.n	8006804 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8006794:	6a3b      	ldr	r3, [r7, #32]
 8006796:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800679a:	2b00      	cmp	r3, #0
 800679c:	d006      	beq.n	80067ac <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800679e:	6a3b      	ldr	r3, [r7, #32]
 80067a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d101      	bne.n	80067ac <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80067a8:	2301      	movs	r3, #1
 80067aa:	e3f4      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80067ac:	6a3b      	ldr	r3, [r7, #32]
 80067ae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d01b      	beq.n	80067ee <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80067b6:	4b7b      	ldr	r3, [pc, #492]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 80067b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067bc:	4a79      	ldr	r2, [pc, #484]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 80067be:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80067c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80067c6:	f7fc fbd7 	bl	8002f78 <HAL_GetTick>
 80067ca:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80067cc:	e008      	b.n	80067e0 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067ce:	f7fc fbd3 	bl	8002f78 <HAL_GetTick>
 80067d2:	4602      	mov	r2, r0
 80067d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	2b05      	cmp	r3, #5
 80067da:	d901      	bls.n	80067e0 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80067dc:	2303      	movs	r3, #3
 80067de:	e3da      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80067e0:	4b70      	ldr	r3, [pc, #448]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 80067e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1ef      	bne.n	80067ce <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80067ee:	4b6d      	ldr	r3, [pc, #436]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 80067f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067f4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	699b      	ldr	r3, [r3, #24]
 80067fc:	4969      	ldr	r1, [pc, #420]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8006804:	4b67      	ldr	r3, [pc, #412]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006806:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800680a:	4a66      	ldr	r2, [pc, #408]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 800680c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006810:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8006814:	f7fc fbb0 	bl	8002f78 <HAL_GetTick>
 8006818:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800681a:	e008      	b.n	800682e <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800681c:	f7fc fbac 	bl	8002f78 <HAL_GetTick>
 8006820:	4602      	mov	r2, r0
 8006822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	2b05      	cmp	r3, #5
 8006828:	d901      	bls.n	800682e <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 800682a:	2303      	movs	r3, #3
 800682c:	e3b3      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800682e:	4b5d      	ldr	r3, [pc, #372]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006830:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006834:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006838:	2b00      	cmp	r3, #0
 800683a:	d0ef      	beq.n	800681c <HAL_RCC_OscConfig+0x630>
 800683c:	e01b      	b.n	8006876 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800683e:	4b59      	ldr	r3, [pc, #356]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006840:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006844:	4a57      	ldr	r2, [pc, #348]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006846:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800684a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800684e:	f7fc fb93 	bl	8002f78 <HAL_GetTick>
 8006852:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8006854:	e008      	b.n	8006868 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006856:	f7fc fb8f 	bl	8002f78 <HAL_GetTick>
 800685a:	4602      	mov	r2, r0
 800685c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800685e:	1ad3      	subs	r3, r2, r3
 8006860:	2b05      	cmp	r3, #5
 8006862:	d901      	bls.n	8006868 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8006864:	2303      	movs	r3, #3
 8006866:	e396      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8006868:	4b4e      	ldr	r3, [pc, #312]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 800686a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800686e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006872:	2b00      	cmp	r3, #0
 8006874:	d1ef      	bne.n	8006856 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006876:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800687a:	2b01      	cmp	r3, #1
 800687c:	d107      	bne.n	800688e <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800687e:	4b49      	ldr	r3, [pc, #292]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006880:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006884:	4a47      	ldr	r2, [pc, #284]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006886:	f023 0304 	bic.w	r3, r3, #4
 800688a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f003 0304 	and.w	r3, r3, #4
 8006896:	2b00      	cmp	r3, #0
 8006898:	f000 8111 	beq.w	8006abe <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 800689c:	2300      	movs	r3, #0
 800689e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068a2:	4b40      	ldr	r3, [pc, #256]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 80068a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068a8:	f003 0304 	and.w	r3, r3, #4
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d111      	bne.n	80068d4 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068b0:	4b3c      	ldr	r3, [pc, #240]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 80068b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068b6:	4a3b      	ldr	r2, [pc, #236]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 80068b8:	f043 0304 	orr.w	r3, r3, #4
 80068bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80068c0:	4b38      	ldr	r3, [pc, #224]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 80068c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068c6:	f003 0304 	and.w	r3, r3, #4
 80068ca:	613b      	str	r3, [r7, #16]
 80068cc:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80068ce:	2301      	movs	r3, #1
 80068d0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80068d4:	4b34      	ldr	r3, [pc, #208]	@ (80069a8 <HAL_RCC_OscConfig+0x7bc>)
 80068d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068d8:	f003 0301 	and.w	r3, r3, #1
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d118      	bne.n	8006912 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80068e0:	4b31      	ldr	r3, [pc, #196]	@ (80069a8 <HAL_RCC_OscConfig+0x7bc>)
 80068e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e4:	4a30      	ldr	r2, [pc, #192]	@ (80069a8 <HAL_RCC_OscConfig+0x7bc>)
 80068e6:	f043 0301 	orr.w	r3, r3, #1
 80068ea:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068ec:	f7fc fb44 	bl	8002f78 <HAL_GetTick>
 80068f0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80068f2:	e008      	b.n	8006906 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068f4:	f7fc fb40 	bl	8002f78 <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	2b02      	cmp	r3, #2
 8006900:	d901      	bls.n	8006906 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e347      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006906:	4b28      	ldr	r3, [pc, #160]	@ (80069a8 <HAL_RCC_OscConfig+0x7bc>)
 8006908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800690a:	f003 0301 	and.w	r3, r3, #1
 800690e:	2b00      	cmp	r3, #0
 8006910:	d0f0      	beq.n	80068f4 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f003 0301 	and.w	r3, r3, #1
 800691a:	2b00      	cmp	r3, #0
 800691c:	d01f      	beq.n	800695e <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	f003 0304 	and.w	r3, r3, #4
 8006926:	2b00      	cmp	r3, #0
 8006928:	d010      	beq.n	800694c <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800692a:	4b1e      	ldr	r3, [pc, #120]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 800692c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006930:	4a1c      	ldr	r2, [pc, #112]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006932:	f043 0304 	orr.w	r3, r3, #4
 8006936:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800693a:	4b1a      	ldr	r3, [pc, #104]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 800693c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006940:	4a18      	ldr	r2, [pc, #96]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006942:	f043 0301 	orr.w	r3, r3, #1
 8006946:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800694a:	e018      	b.n	800697e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800694c:	4b15      	ldr	r3, [pc, #84]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 800694e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006952:	4a14      	ldr	r2, [pc, #80]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006954:	f043 0301 	orr.w	r3, r3, #1
 8006958:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800695c:	e00f      	b.n	800697e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800695e:	4b11      	ldr	r3, [pc, #68]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006960:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006964:	4a0f      	ldr	r2, [pc, #60]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006966:	f023 0301 	bic.w	r3, r3, #1
 800696a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800696e:	4b0d      	ldr	r3, [pc, #52]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006970:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006974:	4a0b      	ldr	r2, [pc, #44]	@ (80069a4 <HAL_RCC_OscConfig+0x7b8>)
 8006976:	f023 0304 	bic.w	r3, r3, #4
 800697a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d057      	beq.n	8006a36 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8006986:	f7fc faf7 	bl	8002f78 <HAL_GetTick>
 800698a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800698c:	e00e      	b.n	80069ac <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800698e:	f7fc faf3 	bl	8002f78 <HAL_GetTick>
 8006992:	4602      	mov	r2, r0
 8006994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	f241 3288 	movw	r2, #5000	@ 0x1388
 800699c:	4293      	cmp	r3, r2
 800699e:	d905      	bls.n	80069ac <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80069a0:	2303      	movs	r3, #3
 80069a2:	e2f8      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
 80069a4:	46020c00 	.word	0x46020c00
 80069a8:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069ac:	4b9c      	ldr	r3, [pc, #624]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 80069ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069b2:	f003 0302 	and.w	r3, r3, #2
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d0e9      	beq.n	800698e <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d01b      	beq.n	80069fe <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80069c6:	4b96      	ldr	r3, [pc, #600]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 80069c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069cc:	4a94      	ldr	r2, [pc, #592]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 80069ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80069d6:	e00a      	b.n	80069ee <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069d8:	f7fc face 	bl	8002f78 <HAL_GetTick>
 80069dc:	4602      	mov	r2, r0
 80069de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e0:	1ad3      	subs	r3, r2, r3
 80069e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d901      	bls.n	80069ee <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80069ea:	2303      	movs	r3, #3
 80069ec:	e2d3      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80069ee:	4b8c      	ldr	r3, [pc, #560]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 80069f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d0ed      	beq.n	80069d8 <HAL_RCC_OscConfig+0x7ec>
 80069fc:	e053      	b.n	8006aa6 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80069fe:	4b88      	ldr	r3, [pc, #544]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006a00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a04:	4a86      	ldr	r2, [pc, #536]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006a06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006a0e:	e00a      	b.n	8006a26 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a10:	f7fc fab2 	bl	8002f78 <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d901      	bls.n	8006a26 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8006a22:	2303      	movs	r3, #3
 8006a24:	e2b7      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006a26:	4b7e      	ldr	r3, [pc, #504]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006a28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d1ed      	bne.n	8006a10 <HAL_RCC_OscConfig+0x824>
 8006a34:	e037      	b.n	8006aa6 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8006a36:	f7fc fa9f 	bl	8002f78 <HAL_GetTick>
 8006a3a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a3c:	e00a      	b.n	8006a54 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a3e:	f7fc fa9b 	bl	8002f78 <HAL_GetTick>
 8006a42:	4602      	mov	r2, r0
 8006a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a46:	1ad3      	subs	r3, r2, r3
 8006a48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d901      	bls.n	8006a54 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8006a50:	2303      	movs	r3, #3
 8006a52:	e2a0      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a54:	4b72      	ldr	r3, [pc, #456]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006a56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a5a:	f003 0302 	and.w	r3, r3, #2
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1ed      	bne.n	8006a3e <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8006a62:	4b6f      	ldr	r3, [pc, #444]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006a64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d01a      	beq.n	8006aa6 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006a70:	4b6b      	ldr	r3, [pc, #428]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006a72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a76:	4a6a      	ldr	r2, [pc, #424]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006a78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a7c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006a80:	e00a      	b.n	8006a98 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a82:	f7fc fa79 	bl	8002f78 <HAL_GetTick>
 8006a86:	4602      	mov	r2, r0
 8006a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a8a:	1ad3      	subs	r3, r2, r3
 8006a8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d901      	bls.n	8006a98 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8006a94:	2303      	movs	r3, #3
 8006a96:	e27e      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006a98:	4b61      	ldr	r3, [pc, #388]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006a9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d1ed      	bne.n	8006a82 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006aa6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d107      	bne.n	8006abe <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006aae:	4b5c      	ldr	r3, [pc, #368]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006ab0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ab4:	4a5a      	ldr	r2, [pc, #360]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006ab6:	f023 0304 	bic.w	r3, r3, #4
 8006aba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f003 0320 	and.w	r3, r3, #32
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d036      	beq.n	8006b38 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d019      	beq.n	8006b06 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8006ad2:	4b53      	ldr	r3, [pc, #332]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a52      	ldr	r2, [pc, #328]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006ad8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006adc:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006ade:	f7fc fa4b 	bl	8002f78 <HAL_GetTick>
 8006ae2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006ae4:	e008      	b.n	8006af8 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ae6:	f7fc fa47 	bl	8002f78 <HAL_GetTick>
 8006aea:	4602      	mov	r2, r0
 8006aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aee:	1ad3      	subs	r3, r2, r3
 8006af0:	2b02      	cmp	r3, #2
 8006af2:	d901      	bls.n	8006af8 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8006af4:	2303      	movs	r3, #3
 8006af6:	e24e      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006af8:	4b49      	ldr	r3, [pc, #292]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d0f0      	beq.n	8006ae6 <HAL_RCC_OscConfig+0x8fa>
 8006b04:	e018      	b.n	8006b38 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8006b06:	4b46      	ldr	r3, [pc, #280]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a45      	ldr	r2, [pc, #276]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006b0c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b10:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006b12:	f7fc fa31 	bl	8002f78 <HAL_GetTick>
 8006b16:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006b18:	e008      	b.n	8006b2c <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006b1a:	f7fc fa2d 	bl	8002f78 <HAL_GetTick>
 8006b1e:	4602      	mov	r2, r0
 8006b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b22:	1ad3      	subs	r3, r2, r3
 8006b24:	2b02      	cmp	r3, #2
 8006b26:	d901      	bls.n	8006b2c <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8006b28:	2303      	movs	r3, #3
 8006b2a:	e234      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006b2c:	4b3c      	ldr	r3, [pc, #240]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d1f0      	bne.n	8006b1a <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d036      	beq.n	8006bb2 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d019      	beq.n	8006b80 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8006b4c:	4b34      	ldr	r3, [pc, #208]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a33      	ldr	r2, [pc, #204]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006b52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b56:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006b58:	f7fc fa0e 	bl	8002f78 <HAL_GetTick>
 8006b5c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8006b5e:	e008      	b.n	8006b72 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8006b60:	f7fc fa0a 	bl	8002f78 <HAL_GetTick>
 8006b64:	4602      	mov	r2, r0
 8006b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b68:	1ad3      	subs	r3, r2, r3
 8006b6a:	2b02      	cmp	r3, #2
 8006b6c:	d901      	bls.n	8006b72 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	e211      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8006b72:	4b2b      	ldr	r3, [pc, #172]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d0f0      	beq.n	8006b60 <HAL_RCC_OscConfig+0x974>
 8006b7e:	e018      	b.n	8006bb2 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8006b80:	4b27      	ldr	r3, [pc, #156]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a26      	ldr	r2, [pc, #152]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006b86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b8a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006b8c:	f7fc f9f4 	bl	8002f78 <HAL_GetTick>
 8006b90:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8006b92:	e008      	b.n	8006ba6 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8006b94:	f7fc f9f0 	bl	8002f78 <HAL_GetTick>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b9c:	1ad3      	subs	r3, r2, r3
 8006b9e:	2b02      	cmp	r3, #2
 8006ba0:	d901      	bls.n	8006ba6 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	e1f7      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8006ba6:	4b1e      	ldr	r3, [pc, #120]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1f0      	bne.n	8006b94 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d07f      	beq.n	8006cbe <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d062      	beq.n	8006c8c <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8006bc6:	4b16      	ldr	r3, [pc, #88]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	4a15      	ldr	r2, [pc, #84]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006bcc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006bd0:	6093      	str	r3, [r2, #8]
 8006bd2:	4b13      	ldr	r3, [pc, #76]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bde:	4910      	ldr	r1, [pc, #64]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006be0:	4313      	orrs	r3, r2
 8006be2:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006bec:	d309      	bcc.n	8006c02 <HAL_RCC_OscConfig+0xa16>
 8006bee:	4b0c      	ldr	r3, [pc, #48]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	f023 021f 	bic.w	r2, r3, #31
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6a1b      	ldr	r3, [r3, #32]
 8006bfa:	4909      	ldr	r1, [pc, #36]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	60cb      	str	r3, [r1, #12]
 8006c00:	e02a      	b.n	8006c58 <HAL_RCC_OscConfig+0xa6c>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	da0c      	bge.n	8006c24 <HAL_RCC_OscConfig+0xa38>
 8006c0a:	4b05      	ldr	r3, [pc, #20]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6a1b      	ldr	r3, [r3, #32]
 8006c16:	015b      	lsls	r3, r3, #5
 8006c18:	4901      	ldr	r1, [pc, #4]	@ (8006c20 <HAL_RCC_OscConfig+0xa34>)
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	60cb      	str	r3, [r1, #12]
 8006c1e:	e01b      	b.n	8006c58 <HAL_RCC_OscConfig+0xa6c>
 8006c20:	46020c00 	.word	0x46020c00
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c2c:	d30a      	bcc.n	8006c44 <HAL_RCC_OscConfig+0xa58>
 8006c2e:	4ba1      	ldr	r3, [pc, #644]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006c30:	68db      	ldr	r3, [r3, #12]
 8006c32:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a1b      	ldr	r3, [r3, #32]
 8006c3a:	029b      	lsls	r3, r3, #10
 8006c3c:	499d      	ldr	r1, [pc, #628]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	60cb      	str	r3, [r1, #12]
 8006c42:	e009      	b.n	8006c58 <HAL_RCC_OscConfig+0xa6c>
 8006c44:	4b9b      	ldr	r3, [pc, #620]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6a1b      	ldr	r3, [r3, #32]
 8006c50:	03db      	lsls	r3, r3, #15
 8006c52:	4998      	ldr	r1, [pc, #608]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006c54:	4313      	orrs	r3, r2
 8006c56:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8006c58:	4b96      	ldr	r3, [pc, #600]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a95      	ldr	r2, [pc, #596]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006c5e:	f043 0310 	orr.w	r3, r3, #16
 8006c62:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006c64:	f7fc f988 	bl	8002f78 <HAL_GetTick>
 8006c68:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8006c6a:	e008      	b.n	8006c7e <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8006c6c:	f7fc f984 	bl	8002f78 <HAL_GetTick>
 8006c70:	4602      	mov	r2, r0
 8006c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c74:	1ad3      	subs	r3, r2, r3
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	d901      	bls.n	8006c7e <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8006c7a:	2303      	movs	r3, #3
 8006c7c:	e18b      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8006c7e:	4b8d      	ldr	r3, [pc, #564]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f003 0320 	and.w	r3, r3, #32
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d0f0      	beq.n	8006c6c <HAL_RCC_OscConfig+0xa80>
 8006c8a:	e018      	b.n	8006cbe <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8006c8c:	4b89      	ldr	r3, [pc, #548]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a88      	ldr	r2, [pc, #544]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006c92:	f023 0310 	bic.w	r3, r3, #16
 8006c96:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006c98:	f7fc f96e 	bl	8002f78 <HAL_GetTick>
 8006c9c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8006c9e:	e008      	b.n	8006cb2 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8006ca0:	f7fc f96a 	bl	8002f78 <HAL_GetTick>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca8:	1ad3      	subs	r3, r2, r3
 8006caa:	2b02      	cmp	r3, #2
 8006cac:	d901      	bls.n	8006cb2 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e171      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8006cb2:	4b80      	ldr	r3, [pc, #512]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f003 0320 	and.w	r3, r3, #32
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1f0      	bne.n	8006ca0 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	f000 8166 	beq.w	8006f94 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006cce:	4b79      	ldr	r3, [pc, #484]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006cd0:	69db      	ldr	r3, [r3, #28]
 8006cd2:	f003 030c 	and.w	r3, r3, #12
 8006cd6:	2b0c      	cmp	r3, #12
 8006cd8:	f000 80f2 	beq.w	8006ec0 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce0:	2b02      	cmp	r3, #2
 8006ce2:	f040 80c5 	bne.w	8006e70 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8006ce6:	4b73      	ldr	r3, [pc, #460]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a72      	ldr	r2, [pc, #456]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006cec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006cf0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006cf2:	f7fc f941 	bl	8002f78 <HAL_GetTick>
 8006cf6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006cf8:	e008      	b.n	8006d0c <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cfa:	f7fc f93d 	bl	8002f78 <HAL_GetTick>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d02:	1ad3      	subs	r3, r2, r3
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	d901      	bls.n	8006d0c <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8006d08:	2303      	movs	r3, #3
 8006d0a:	e144      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006d0c:	4b69      	ldr	r3, [pc, #420]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d1f0      	bne.n	8006cfa <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d18:	4b66      	ldr	r3, [pc, #408]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d1e:	f003 0304 	and.w	r3, r3, #4
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d111      	bne.n	8006d4a <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8006d26:	4b63      	ldr	r3, [pc, #396]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006d28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d2c:	4a61      	ldr	r2, [pc, #388]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006d2e:	f043 0304 	orr.w	r3, r3, #4
 8006d32:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006d36:	4b5f      	ldr	r3, [pc, #380]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006d38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d3c:	f003 0304 	and.w	r3, r3, #4
 8006d40:	60fb      	str	r3, [r7, #12]
 8006d42:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8006d44:	2301      	movs	r3, #1
 8006d46:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8006d4a:	4b5b      	ldr	r3, [pc, #364]	@ (8006eb8 <HAL_RCC_OscConfig+0xccc>)
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006d56:	d102      	bne.n	8006d5e <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006d5e:	4b56      	ldr	r3, [pc, #344]	@ (8006eb8 <HAL_RCC_OscConfig+0xccc>)
 8006d60:	68db      	ldr	r3, [r3, #12]
 8006d62:	4a55      	ldr	r2, [pc, #340]	@ (8006eb8 <HAL_RCC_OscConfig+0xccc>)
 8006d64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d68:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8006d6a:	4b52      	ldr	r3, [pc, #328]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d72:	f023 0303 	bic.w	r3, r3, #3
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006d7e:	3a01      	subs	r2, #1
 8006d80:	0212      	lsls	r2, r2, #8
 8006d82:	4311      	orrs	r1, r2
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006d88:	430a      	orrs	r2, r1
 8006d8a:	494a      	ldr	r1, [pc, #296]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006d90:	4b48      	ldr	r3, [pc, #288]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006d92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d94:	4b49      	ldr	r3, [pc, #292]	@ (8006ebc <HAL_RCC_OscConfig+0xcd0>)
 8006d96:	4013      	ands	r3, r2
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006d9c:	3a01      	subs	r2, #1
 8006d9e:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006da6:	3a01      	subs	r2, #1
 8006da8:	0252      	lsls	r2, r2, #9
 8006daa:	b292      	uxth	r2, r2
 8006dac:	4311      	orrs	r1, r2
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006db2:	3a01      	subs	r2, #1
 8006db4:	0412      	lsls	r2, r2, #16
 8006db6:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8006dba:	4311      	orrs	r1, r2
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006dc0:	3a01      	subs	r2, #1
 8006dc2:	0612      	lsls	r2, r2, #24
 8006dc4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8006dc8:	430a      	orrs	r2, r1
 8006dca:	493a      	ldr	r1, [pc, #232]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8006dd0:	4b38      	ldr	r3, [pc, #224]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dd4:	4a37      	ldr	r2, [pc, #220]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006dd6:	f023 0310 	bic.w	r3, r3, #16
 8006dda:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006de0:	4a34      	ldr	r2, [pc, #208]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006de2:	00db      	lsls	r3, r3, #3
 8006de4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8006de6:	4b33      	ldr	r3, [pc, #204]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dea:	4a32      	ldr	r2, [pc, #200]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006dec:	f043 0310 	orr.w	r3, r3, #16
 8006df0:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8006df2:	4b30      	ldr	r3, [pc, #192]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006df6:	f023 020c 	bic.w	r2, r3, #12
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dfe:	492d      	ldr	r1, [pc, #180]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006e00:	4313      	orrs	r3, r2
 8006e02:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8006e04:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	d105      	bne.n	8006e18 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006e0c:	4b2a      	ldr	r3, [pc, #168]	@ (8006eb8 <HAL_RCC_OscConfig+0xccc>)
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	4a29      	ldr	r2, [pc, #164]	@ (8006eb8 <HAL_RCC_OscConfig+0xccc>)
 8006e12:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e16:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8006e18:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d107      	bne.n	8006e30 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8006e20:	4b24      	ldr	r3, [pc, #144]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006e22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e26:	4a23      	ldr	r2, [pc, #140]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006e28:	f023 0304 	bic.w	r3, r3, #4
 8006e2c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8006e30:	4b20      	ldr	r3, [pc, #128]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a1f      	ldr	r2, [pc, #124]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006e36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e3a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006e3c:	f7fc f89c 	bl	8002f78 <HAL_GetTick>
 8006e40:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006e42:	e008      	b.n	8006e56 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e44:	f7fc f898 	bl	8002f78 <HAL_GetTick>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e4c:	1ad3      	subs	r3, r2, r3
 8006e4e:	2b02      	cmp	r3, #2
 8006e50:	d901      	bls.n	8006e56 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8006e52:	2303      	movs	r3, #3
 8006e54:	e09f      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006e56:	4b17      	ldr	r3, [pc, #92]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d0f0      	beq.n	8006e44 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006e62:	4b14      	ldr	r3, [pc, #80]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e66:	4a13      	ldr	r2, [pc, #76]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006e68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e6c:	6293      	str	r3, [r2, #40]	@ 0x28
 8006e6e:	e091      	b.n	8006f94 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8006e70:	4b10      	ldr	r3, [pc, #64]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a0f      	ldr	r2, [pc, #60]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006e76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e7a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006e7c:	f7fc f87c 	bl	8002f78 <HAL_GetTick>
 8006e80:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006e82:	e008      	b.n	8006e96 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e84:	f7fc f878 	bl	8002f78 <HAL_GetTick>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e8c:	1ad3      	subs	r3, r2, r3
 8006e8e:	2b02      	cmp	r3, #2
 8006e90:	d901      	bls.n	8006e96 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8006e92:	2303      	movs	r3, #3
 8006e94:	e07f      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006e96:	4b07      	ldr	r3, [pc, #28]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1f0      	bne.n	8006e84 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8006ea2:	4b04      	ldr	r3, [pc, #16]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ea6:	4a03      	ldr	r2, [pc, #12]	@ (8006eb4 <HAL_RCC_OscConfig+0xcc8>)
 8006ea8:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8006eac:	f023 0303 	bic.w	r3, r3, #3
 8006eb0:	6293      	str	r3, [r2, #40]	@ 0x28
 8006eb2:	e06f      	b.n	8006f94 <HAL_RCC_OscConfig+0xda8>
 8006eb4:	46020c00 	.word	0x46020c00
 8006eb8:	46020800 	.word	0x46020800
 8006ebc:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8006ec0:	4b37      	ldr	r3, [pc, #220]	@ (8006fa0 <HAL_RCC_OscConfig+0xdb4>)
 8006ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ec4:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006ec6:	4b36      	ldr	r3, [pc, #216]	@ (8006fa0 <HAL_RCC_OscConfig+0xdb4>)
 8006ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eca:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d039      	beq.n	8006f48 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8006ed4:	69fb      	ldr	r3, [r7, #28]
 8006ed6:	f003 0203 	and.w	r2, r3, #3
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d132      	bne.n	8006f48 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	0a1b      	lsrs	r3, r3, #8
 8006ee6:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eee:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d129      	bne.n	8006f48 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8006ef4:	69fb      	ldr	r3, [r7, #28]
 8006ef6:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d122      	bne.n	8006f48 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006f02:	69bb      	ldr	r3, [r7, #24]
 8006f04:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f0c:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d11a      	bne.n	8006f48 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8006f12:	69bb      	ldr	r3, [r7, #24]
 8006f14:	0a5b      	lsrs	r3, r3, #9
 8006f16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f1e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d111      	bne.n	8006f48 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8006f24:	69bb      	ldr	r3, [r7, #24]
 8006f26:	0c1b      	lsrs	r3, r3, #16
 8006f28:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f30:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d108      	bne.n	8006f48 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8006f36:	69bb      	ldr	r3, [r7, #24]
 8006f38:	0e1b      	lsrs	r3, r3, #24
 8006f3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f42:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d001      	beq.n	8006f4c <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e024      	b.n	8006f96 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006f4c:	4b14      	ldr	r3, [pc, #80]	@ (8006fa0 <HAL_RCC_OscConfig+0xdb4>)
 8006f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f50:	08db      	lsrs	r3, r3, #3
 8006f52:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	d01a      	beq.n	8006f94 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8006f5e:	4b10      	ldr	r3, [pc, #64]	@ (8006fa0 <HAL_RCC_OscConfig+0xdb4>)
 8006f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f62:	4a0f      	ldr	r2, [pc, #60]	@ (8006fa0 <HAL_RCC_OscConfig+0xdb4>)
 8006f64:	f023 0310 	bic.w	r3, r3, #16
 8006f68:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f6a:	f7fc f805 	bl	8002f78 <HAL_GetTick>
 8006f6e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8006f70:	bf00      	nop
 8006f72:	f7fc f801 	bl	8002f78 <HAL_GetTick>
 8006f76:	4602      	mov	r2, r0
 8006f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d0f9      	beq.n	8006f72 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f82:	4a07      	ldr	r2, [pc, #28]	@ (8006fa0 <HAL_RCC_OscConfig+0xdb4>)
 8006f84:	00db      	lsls	r3, r3, #3
 8006f86:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8006f88:	4b05      	ldr	r3, [pc, #20]	@ (8006fa0 <HAL_RCC_OscConfig+0xdb4>)
 8006f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f8c:	4a04      	ldr	r2, [pc, #16]	@ (8006fa0 <HAL_RCC_OscConfig+0xdb4>)
 8006f8e:	f043 0310 	orr.w	r3, r3, #16
 8006f92:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3738      	adds	r7, #56	@ 0x38
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	46020c00 	.word	0x46020c00

08006fa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b086      	sub	sp, #24
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
 8006fac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d101      	bne.n	8006fb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e1d9      	b.n	800736c <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006fb8:	4b9b      	ldr	r3, [pc, #620]	@ (8007228 <HAL_RCC_ClockConfig+0x284>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 030f 	and.w	r3, r3, #15
 8006fc0:	683a      	ldr	r2, [r7, #0]
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d910      	bls.n	8006fe8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fc6:	4b98      	ldr	r3, [pc, #608]	@ (8007228 <HAL_RCC_ClockConfig+0x284>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f023 020f 	bic.w	r2, r3, #15
 8006fce:	4996      	ldr	r1, [pc, #600]	@ (8007228 <HAL_RCC_ClockConfig+0x284>)
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fd6:	4b94      	ldr	r3, [pc, #592]	@ (8007228 <HAL_RCC_ClockConfig+0x284>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 030f 	and.w	r3, r3, #15
 8006fde:	683a      	ldr	r2, [r7, #0]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d001      	beq.n	8006fe8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e1c1      	b.n	800736c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f003 0310 	and.w	r3, r3, #16
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d010      	beq.n	8007016 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	695a      	ldr	r2, [r3, #20]
 8006ff8:	4b8c      	ldr	r3, [pc, #560]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8006ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ffc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007000:	429a      	cmp	r2, r3
 8007002:	d908      	bls.n	8007016 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8007004:	4b89      	ldr	r3, [pc, #548]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007008:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	695b      	ldr	r3, [r3, #20]
 8007010:	4986      	ldr	r1, [pc, #536]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007012:	4313      	orrs	r3, r2
 8007014:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f003 0308 	and.w	r3, r3, #8
 800701e:	2b00      	cmp	r3, #0
 8007020:	d012      	beq.n	8007048 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	691a      	ldr	r2, [r3, #16]
 8007026:	4b81      	ldr	r3, [pc, #516]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007028:	6a1b      	ldr	r3, [r3, #32]
 800702a:	091b      	lsrs	r3, r3, #4
 800702c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007030:	429a      	cmp	r2, r3
 8007032:	d909      	bls.n	8007048 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8007034:	4b7d      	ldr	r3, [pc, #500]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007036:	6a1b      	ldr	r3, [r3, #32]
 8007038:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	691b      	ldr	r3, [r3, #16]
 8007040:	011b      	lsls	r3, r3, #4
 8007042:	497a      	ldr	r1, [pc, #488]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007044:	4313      	orrs	r3, r2
 8007046:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f003 0304 	and.w	r3, r3, #4
 8007050:	2b00      	cmp	r3, #0
 8007052:	d010      	beq.n	8007076 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	68da      	ldr	r2, [r3, #12]
 8007058:	4b74      	ldr	r3, [pc, #464]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 800705a:	6a1b      	ldr	r3, [r3, #32]
 800705c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007060:	429a      	cmp	r2, r3
 8007062:	d908      	bls.n	8007076 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8007064:	4b71      	ldr	r3, [pc, #452]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007066:	6a1b      	ldr	r3, [r3, #32]
 8007068:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	68db      	ldr	r3, [r3, #12]
 8007070:	496e      	ldr	r1, [pc, #440]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007072:	4313      	orrs	r3, r2
 8007074:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f003 0302 	and.w	r3, r3, #2
 800707e:	2b00      	cmp	r3, #0
 8007080:	d010      	beq.n	80070a4 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	689a      	ldr	r2, [r3, #8]
 8007086:	4b69      	ldr	r3, [pc, #420]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007088:	6a1b      	ldr	r3, [r3, #32]
 800708a:	f003 030f 	and.w	r3, r3, #15
 800708e:	429a      	cmp	r2, r3
 8007090:	d908      	bls.n	80070a4 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8007092:	4b66      	ldr	r3, [pc, #408]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007094:	6a1b      	ldr	r3, [r3, #32]
 8007096:	f023 020f 	bic.w	r2, r3, #15
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	4963      	ldr	r1, [pc, #396]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 80070a0:	4313      	orrs	r3, r2
 80070a2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f003 0301 	and.w	r3, r3, #1
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f000 80d2 	beq.w	8007256 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80070b2:	2300      	movs	r3, #0
 80070b4:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	2b03      	cmp	r3, #3
 80070bc:	d143      	bne.n	8007146 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80070be:	4b5b      	ldr	r3, [pc, #364]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 80070c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070c4:	f003 0304 	and.w	r3, r3, #4
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d110      	bne.n	80070ee <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80070cc:	4b57      	ldr	r3, [pc, #348]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 80070ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070d2:	4a56      	ldr	r2, [pc, #344]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 80070d4:	f043 0304 	orr.w	r3, r3, #4
 80070d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80070dc:	4b53      	ldr	r3, [pc, #332]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 80070de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070e2:	f003 0304 	and.w	r3, r3, #4
 80070e6:	60bb      	str	r3, [r7, #8]
 80070e8:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80070ea:	2301      	movs	r3, #1
 80070ec:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80070ee:	f7fb ff43 	bl	8002f78 <HAL_GetTick>
 80070f2:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80070f4:	4b4e      	ldr	r3, [pc, #312]	@ (8007230 <HAL_RCC_ClockConfig+0x28c>)
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d00f      	beq.n	8007120 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8007100:	e008      	b.n	8007114 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8007102:	f7fb ff39 	bl	8002f78 <HAL_GetTick>
 8007106:	4602      	mov	r2, r0
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	1ad3      	subs	r3, r2, r3
 800710c:	2b02      	cmp	r3, #2
 800710e:	d901      	bls.n	8007114 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8007110:	2303      	movs	r3, #3
 8007112:	e12b      	b.n	800736c <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8007114:	4b46      	ldr	r3, [pc, #280]	@ (8007230 <HAL_RCC_ClockConfig+0x28c>)
 8007116:	68db      	ldr	r3, [r3, #12]
 8007118:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800711c:	2b00      	cmp	r3, #0
 800711e:	d0f0      	beq.n	8007102 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8007120:	7dfb      	ldrb	r3, [r7, #23]
 8007122:	2b01      	cmp	r3, #1
 8007124:	d107      	bne.n	8007136 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8007126:	4b41      	ldr	r3, [pc, #260]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007128:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800712c:	4a3f      	ldr	r2, [pc, #252]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 800712e:	f023 0304 	bic.w	r3, r3, #4
 8007132:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007136:	4b3d      	ldr	r3, [pc, #244]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800713e:	2b00      	cmp	r3, #0
 8007140:	d121      	bne.n	8007186 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8007142:	2301      	movs	r3, #1
 8007144:	e112      	b.n	800736c <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	2b02      	cmp	r3, #2
 800714c:	d107      	bne.n	800715e <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800714e:	4b37      	ldr	r3, [pc, #220]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007156:	2b00      	cmp	r3, #0
 8007158:	d115      	bne.n	8007186 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e106      	b.n	800736c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d107      	bne.n	8007176 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007166:	4b31      	ldr	r3, [pc, #196]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 0304 	and.w	r3, r3, #4
 800716e:	2b00      	cmp	r3, #0
 8007170:	d109      	bne.n	8007186 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	e0fa      	b.n	800736c <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007176:	4b2d      	ldr	r3, [pc, #180]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800717e:	2b00      	cmp	r3, #0
 8007180:	d101      	bne.n	8007186 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	e0f2      	b.n	800736c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8007186:	4b29      	ldr	r3, [pc, #164]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007188:	69db      	ldr	r3, [r3, #28]
 800718a:	f023 0203 	bic.w	r2, r3, #3
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	4926      	ldr	r1, [pc, #152]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 8007194:	4313      	orrs	r3, r2
 8007196:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8007198:	f7fb feee 	bl	8002f78 <HAL_GetTick>
 800719c:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	2b03      	cmp	r3, #3
 80071a4:	d112      	bne.n	80071cc <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80071a6:	e00a      	b.n	80071be <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071a8:	f7fb fee6 	bl	8002f78 <HAL_GetTick>
 80071ac:	4602      	mov	r2, r0
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	1ad3      	subs	r3, r2, r3
 80071b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d901      	bls.n	80071be <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80071ba:	2303      	movs	r3, #3
 80071bc:	e0d6      	b.n	800736c <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80071be:	4b1b      	ldr	r3, [pc, #108]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 80071c0:	69db      	ldr	r3, [r3, #28]
 80071c2:	f003 030c 	and.w	r3, r3, #12
 80071c6:	2b0c      	cmp	r3, #12
 80071c8:	d1ee      	bne.n	80071a8 <HAL_RCC_ClockConfig+0x204>
 80071ca:	e044      	b.n	8007256 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	2b02      	cmp	r3, #2
 80071d2:	d112      	bne.n	80071fa <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80071d4:	e00a      	b.n	80071ec <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071d6:	f7fb fecf 	bl	8002f78 <HAL_GetTick>
 80071da:	4602      	mov	r2, r0
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	1ad3      	subs	r3, r2, r3
 80071e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d901      	bls.n	80071ec <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80071e8:	2303      	movs	r3, #3
 80071ea:	e0bf      	b.n	800736c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80071ec:	4b0f      	ldr	r3, [pc, #60]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 80071ee:	69db      	ldr	r3, [r3, #28]
 80071f0:	f003 030c 	and.w	r3, r3, #12
 80071f4:	2b08      	cmp	r3, #8
 80071f6:	d1ee      	bne.n	80071d6 <HAL_RCC_ClockConfig+0x232>
 80071f8:	e02d      	b.n	8007256 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d123      	bne.n	800724a <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007202:	e00a      	b.n	800721a <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007204:	f7fb feb8 	bl	8002f78 <HAL_GetTick>
 8007208:	4602      	mov	r2, r0
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	1ad3      	subs	r3, r2, r3
 800720e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007212:	4293      	cmp	r3, r2
 8007214:	d901      	bls.n	800721a <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8007216:	2303      	movs	r3, #3
 8007218:	e0a8      	b.n	800736c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800721a:	4b04      	ldr	r3, [pc, #16]	@ (800722c <HAL_RCC_ClockConfig+0x288>)
 800721c:	69db      	ldr	r3, [r3, #28]
 800721e:	f003 030c 	and.w	r3, r3, #12
 8007222:	2b00      	cmp	r3, #0
 8007224:	d1ee      	bne.n	8007204 <HAL_RCC_ClockConfig+0x260>
 8007226:	e016      	b.n	8007256 <HAL_RCC_ClockConfig+0x2b2>
 8007228:	40022000 	.word	0x40022000
 800722c:	46020c00 	.word	0x46020c00
 8007230:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007234:	f7fb fea0 	bl	8002f78 <HAL_GetTick>
 8007238:	4602      	mov	r2, r0
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	1ad3      	subs	r3, r2, r3
 800723e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007242:	4293      	cmp	r3, r2
 8007244:	d901      	bls.n	800724a <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8007246:	2303      	movs	r3, #3
 8007248:	e090      	b.n	800736c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800724a:	4b4a      	ldr	r3, [pc, #296]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 800724c:	69db      	ldr	r3, [r3, #28]
 800724e:	f003 030c 	and.w	r3, r3, #12
 8007252:	2b04      	cmp	r3, #4
 8007254:	d1ee      	bne.n	8007234 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f003 0302 	and.w	r3, r3, #2
 800725e:	2b00      	cmp	r3, #0
 8007260:	d010      	beq.n	8007284 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	689a      	ldr	r2, [r3, #8]
 8007266:	4b43      	ldr	r3, [pc, #268]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 8007268:	6a1b      	ldr	r3, [r3, #32]
 800726a:	f003 030f 	and.w	r3, r3, #15
 800726e:	429a      	cmp	r2, r3
 8007270:	d208      	bcs.n	8007284 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8007272:	4b40      	ldr	r3, [pc, #256]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 8007274:	6a1b      	ldr	r3, [r3, #32]
 8007276:	f023 020f 	bic.w	r2, r3, #15
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	493d      	ldr	r1, [pc, #244]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 8007280:	4313      	orrs	r3, r2
 8007282:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007284:	4b3c      	ldr	r3, [pc, #240]	@ (8007378 <HAL_RCC_ClockConfig+0x3d4>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f003 030f 	and.w	r3, r3, #15
 800728c:	683a      	ldr	r2, [r7, #0]
 800728e:	429a      	cmp	r2, r3
 8007290:	d210      	bcs.n	80072b4 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007292:	4b39      	ldr	r3, [pc, #228]	@ (8007378 <HAL_RCC_ClockConfig+0x3d4>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f023 020f 	bic.w	r2, r3, #15
 800729a:	4937      	ldr	r1, [pc, #220]	@ (8007378 <HAL_RCC_ClockConfig+0x3d4>)
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	4313      	orrs	r3, r2
 80072a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072a2:	4b35      	ldr	r3, [pc, #212]	@ (8007378 <HAL_RCC_ClockConfig+0x3d4>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f003 030f 	and.w	r3, r3, #15
 80072aa:	683a      	ldr	r2, [r7, #0]
 80072ac:	429a      	cmp	r2, r3
 80072ae:	d001      	beq.n	80072b4 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e05b      	b.n	800736c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f003 0304 	and.w	r3, r3, #4
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d010      	beq.n	80072e2 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	68da      	ldr	r2, [r3, #12]
 80072c4:	4b2b      	ldr	r3, [pc, #172]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 80072c6:	6a1b      	ldr	r3, [r3, #32]
 80072c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80072cc:	429a      	cmp	r2, r3
 80072ce:	d208      	bcs.n	80072e2 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80072d0:	4b28      	ldr	r3, [pc, #160]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 80072d2:	6a1b      	ldr	r3, [r3, #32]
 80072d4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	4925      	ldr	r1, [pc, #148]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 80072de:	4313      	orrs	r3, r2
 80072e0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f003 0308 	and.w	r3, r3, #8
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d012      	beq.n	8007314 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	691a      	ldr	r2, [r3, #16]
 80072f2:	4b20      	ldr	r3, [pc, #128]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 80072f4:	6a1b      	ldr	r3, [r3, #32]
 80072f6:	091b      	lsrs	r3, r3, #4
 80072f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d209      	bcs.n	8007314 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8007300:	4b1c      	ldr	r3, [pc, #112]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 8007302:	6a1b      	ldr	r3, [r3, #32]
 8007304:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	691b      	ldr	r3, [r3, #16]
 800730c:	011b      	lsls	r3, r3, #4
 800730e:	4919      	ldr	r1, [pc, #100]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 8007310:	4313      	orrs	r3, r2
 8007312:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f003 0310 	and.w	r3, r3, #16
 800731c:	2b00      	cmp	r3, #0
 800731e:	d010      	beq.n	8007342 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	695a      	ldr	r2, [r3, #20]
 8007324:	4b13      	ldr	r3, [pc, #76]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 8007326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007328:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800732c:	429a      	cmp	r2, r3
 800732e:	d208      	bcs.n	8007342 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8007330:	4b10      	ldr	r3, [pc, #64]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 8007332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007334:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	695b      	ldr	r3, [r3, #20]
 800733c:	490d      	ldr	r1, [pc, #52]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 800733e:	4313      	orrs	r3, r2
 8007340:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007342:	f000 f821 	bl	8007388 <HAL_RCC_GetSysClockFreq>
 8007346:	4602      	mov	r2, r0
 8007348:	4b0a      	ldr	r3, [pc, #40]	@ (8007374 <HAL_RCC_ClockConfig+0x3d0>)
 800734a:	6a1b      	ldr	r3, [r3, #32]
 800734c:	f003 030f 	and.w	r3, r3, #15
 8007350:	490a      	ldr	r1, [pc, #40]	@ (800737c <HAL_RCC_ClockConfig+0x3d8>)
 8007352:	5ccb      	ldrb	r3, [r1, r3]
 8007354:	fa22 f303 	lsr.w	r3, r2, r3
 8007358:	4a09      	ldr	r2, [pc, #36]	@ (8007380 <HAL_RCC_ClockConfig+0x3dc>)
 800735a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800735c:	4b09      	ldr	r3, [pc, #36]	@ (8007384 <HAL_RCC_ClockConfig+0x3e0>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4618      	mov	r0, r3
 8007362:	f7fb fd7f 	bl	8002e64 <HAL_InitTick>
 8007366:	4603      	mov	r3, r0
 8007368:	73fb      	strb	r3, [r7, #15]

  return status;
 800736a:	7bfb      	ldrb	r3, [r7, #15]
}
 800736c:	4618      	mov	r0, r3
 800736e:	3718      	adds	r7, #24
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}
 8007374:	46020c00 	.word	0x46020c00
 8007378:	40022000 	.word	0x40022000
 800737c:	0800f178 	.word	0x0800f178
 8007380:	20000000 	.word	0x20000000
 8007384:	20000070 	.word	0x20000070

08007388 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007388:	b480      	push	{r7}
 800738a:	b08b      	sub	sp, #44	@ 0x2c
 800738c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800738e:	2300      	movs	r3, #0
 8007390:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8007392:	2300      	movs	r3, #0
 8007394:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007396:	4b78      	ldr	r3, [pc, #480]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007398:	69db      	ldr	r3, [r3, #28]
 800739a:	f003 030c 	and.w	r3, r3, #12
 800739e:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80073a0:	4b75      	ldr	r3, [pc, #468]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80073a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073a4:	f003 0303 	and.w	r3, r3, #3
 80073a8:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d005      	beq.n	80073bc <HAL_RCC_GetSysClockFreq+0x34>
 80073b0:	69bb      	ldr	r3, [r7, #24]
 80073b2:	2b0c      	cmp	r3, #12
 80073b4:	d121      	bne.n	80073fa <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d11e      	bne.n	80073fa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80073bc:	4b6e      	ldr	r3, [pc, #440]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d107      	bne.n	80073d8 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80073c8:	4b6b      	ldr	r3, [pc, #428]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80073ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80073ce:	0b1b      	lsrs	r3, r3, #12
 80073d0:	f003 030f 	and.w	r3, r3, #15
 80073d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80073d6:	e005      	b.n	80073e4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80073d8:	4b67      	ldr	r3, [pc, #412]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	0f1b      	lsrs	r3, r3, #28
 80073de:	f003 030f 	and.w	r3, r3, #15
 80073e2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80073e4:	4a65      	ldr	r2, [pc, #404]	@ (800757c <HAL_RCC_GetSysClockFreq+0x1f4>)
 80073e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073ec:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d110      	bne.n	8007416 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80073f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f6:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80073f8:	e00d      	b.n	8007416 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80073fa:	4b5f      	ldr	r3, [pc, #380]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80073fc:	69db      	ldr	r3, [r3, #28]
 80073fe:	f003 030c 	and.w	r3, r3, #12
 8007402:	2b04      	cmp	r3, #4
 8007404:	d102      	bne.n	800740c <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007406:	4b5e      	ldr	r3, [pc, #376]	@ (8007580 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8007408:	623b      	str	r3, [r7, #32]
 800740a:	e004      	b.n	8007416 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800740c:	69bb      	ldr	r3, [r7, #24]
 800740e:	2b08      	cmp	r3, #8
 8007410:	d101      	bne.n	8007416 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007412:	4b5b      	ldr	r3, [pc, #364]	@ (8007580 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8007414:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007416:	69bb      	ldr	r3, [r7, #24]
 8007418:	2b0c      	cmp	r3, #12
 800741a:	f040 80a5 	bne.w	8007568 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800741e:	4b56      	ldr	r3, [pc, #344]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007422:	f003 0303 	and.w	r3, r3, #3
 8007426:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8007428:	4b53      	ldr	r3, [pc, #332]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800742a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800742c:	0a1b      	lsrs	r3, r3, #8
 800742e:	f003 030f 	and.w	r3, r3, #15
 8007432:	3301      	adds	r3, #1
 8007434:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007436:	4b50      	ldr	r3, [pc, #320]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800743a:	091b      	lsrs	r3, r3, #4
 800743c:	f003 0301 	and.w	r3, r3, #1
 8007440:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8007442:	4b4d      	ldr	r3, [pc, #308]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007446:	08db      	lsrs	r3, r3, #3
 8007448:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800744c:	68ba      	ldr	r2, [r7, #8]
 800744e:	fb02 f303 	mul.w	r3, r2, r3
 8007452:	ee07 3a90 	vmov	s15, r3
 8007456:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800745a:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	2b02      	cmp	r3, #2
 8007462:	d003      	beq.n	800746c <HAL_RCC_GetSysClockFreq+0xe4>
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	2b03      	cmp	r3, #3
 8007468:	d022      	beq.n	80074b0 <HAL_RCC_GetSysClockFreq+0x128>
 800746a:	e043      	b.n	80074f4 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	ee07 3a90 	vmov	s15, r3
 8007472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007476:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8007584 <HAL_RCC_GetSysClockFreq+0x1fc>
 800747a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800747e:	4b3e      	ldr	r3, [pc, #248]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007482:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007486:	ee07 3a90 	vmov	s15, r3
 800748a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800748e:	ed97 6a01 	vldr	s12, [r7, #4]
 8007492:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8007588 <HAL_RCC_GetSysClockFreq+0x200>
 8007496:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800749a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800749e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80074ae:	e046      	b.n	800753e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	ee07 3a90 	vmov	s15, r3
 80074b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074ba:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8007584 <HAL_RCC_GetSysClockFreq+0x1fc>
 80074be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074c2:	4b2d      	ldr	r3, [pc, #180]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80074c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074ca:	ee07 3a90 	vmov	s15, r3
 80074ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80074d2:	ed97 6a01 	vldr	s12, [r7, #4]
 80074d6:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8007588 <HAL_RCC_GetSysClockFreq+0x200>
 80074da:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074de:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80074e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80074f2:	e024      	b.n	800753e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f6:	ee07 3a90 	vmov	s15, r3
 80074fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	ee07 3a90 	vmov	s15, r3
 8007504:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007508:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800750c:	4b1a      	ldr	r3, [pc, #104]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800750e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007510:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007514:	ee07 3a90 	vmov	s15, r3
 8007518:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800751c:	ed97 6a01 	vldr	s12, [r7, #4]
 8007520:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8007588 <HAL_RCC_GetSysClockFreq+0x200>
 8007524:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007528:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800752c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007530:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007534:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007538:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800753c:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800753e:	4b0e      	ldr	r3, [pc, #56]	@ (8007578 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007542:	0e1b      	lsrs	r3, r3, #24
 8007544:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007548:	3301      	adds	r3, #1
 800754a:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	ee07 3a90 	vmov	s15, r3
 8007552:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007556:	edd7 6a07 	vldr	s13, [r7, #28]
 800755a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800755e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007562:	ee17 3a90 	vmov	r3, s15
 8007566:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8007568:	6a3b      	ldr	r3, [r7, #32]
}
 800756a:	4618      	mov	r0, r3
 800756c:	372c      	adds	r7, #44	@ 0x2c
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr
 8007576:	bf00      	nop
 8007578:	46020c00 	.word	0x46020c00
 800757c:	0800f188 	.word	0x0800f188
 8007580:	00f42400 	.word	0x00f42400
 8007584:	4b742400 	.word	0x4b742400
 8007588:	46000000 	.word	0x46000000

0800758c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007590:	f7ff fefa 	bl	8007388 <HAL_RCC_GetSysClockFreq>
 8007594:	4602      	mov	r2, r0
 8007596:	4b07      	ldr	r3, [pc, #28]	@ (80075b4 <HAL_RCC_GetHCLKFreq+0x28>)
 8007598:	6a1b      	ldr	r3, [r3, #32]
 800759a:	f003 030f 	and.w	r3, r3, #15
 800759e:	4906      	ldr	r1, [pc, #24]	@ (80075b8 <HAL_RCC_GetHCLKFreq+0x2c>)
 80075a0:	5ccb      	ldrb	r3, [r1, r3]
 80075a2:	fa22 f303 	lsr.w	r3, r2, r3
 80075a6:	4a05      	ldr	r2, [pc, #20]	@ (80075bc <HAL_RCC_GetHCLKFreq+0x30>)
 80075a8:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80075aa:	4b04      	ldr	r3, [pc, #16]	@ (80075bc <HAL_RCC_GetHCLKFreq+0x30>)
 80075ac:	681b      	ldr	r3, [r3, #0]
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	46020c00 	.word	0x46020c00
 80075b8:	0800f178 	.word	0x0800f178
 80075bc:	20000000 	.word	0x20000000

080075c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b086      	sub	sp, #24
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80075c8:	4b3e      	ldr	r3, [pc, #248]	@ (80076c4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80075ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075ce:	f003 0304 	and.w	r3, r3, #4
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d003      	beq.n	80075de <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80075d6:	f7fe fddb 	bl	8006190 <HAL_PWREx_GetVoltageRange>
 80075da:	6178      	str	r0, [r7, #20]
 80075dc:	e019      	b.n	8007612 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80075de:	4b39      	ldr	r3, [pc, #228]	@ (80076c4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80075e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075e4:	4a37      	ldr	r2, [pc, #220]	@ (80076c4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80075e6:	f043 0304 	orr.w	r3, r3, #4
 80075ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80075ee:	4b35      	ldr	r3, [pc, #212]	@ (80076c4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80075f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075f4:	f003 0304 	and.w	r3, r3, #4
 80075f8:	60fb      	str	r3, [r7, #12]
 80075fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80075fc:	f7fe fdc8 	bl	8006190 <HAL_PWREx_GetVoltageRange>
 8007600:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007602:	4b30      	ldr	r3, [pc, #192]	@ (80076c4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007604:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007608:	4a2e      	ldr	r2, [pc, #184]	@ (80076c4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800760a:	f023 0304 	bic.w	r3, r3, #4
 800760e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007618:	d003      	beq.n	8007622 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007620:	d109      	bne.n	8007636 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007628:	d202      	bcs.n	8007630 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800762a:	2301      	movs	r3, #1
 800762c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800762e:	e033      	b.n	8007698 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8007630:	2300      	movs	r3, #0
 8007632:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8007634:	e030      	b.n	8007698 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800763c:	d208      	bcs.n	8007650 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007644:	d102      	bne.n	800764c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8007646:	2303      	movs	r3, #3
 8007648:	613b      	str	r3, [r7, #16]
 800764a:	e025      	b.n	8007698 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	e035      	b.n	80076bc <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007656:	d90f      	bls.n	8007678 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d109      	bne.n	8007672 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007664:	d902      	bls.n	800766c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8007666:	2300      	movs	r3, #0
 8007668:	613b      	str	r3, [r7, #16]
 800766a:	e015      	b.n	8007698 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 800766c:	2301      	movs	r3, #1
 800766e:	613b      	str	r3, [r7, #16]
 8007670:	e012      	b.n	8007698 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8007672:	2300      	movs	r3, #0
 8007674:	613b      	str	r3, [r7, #16]
 8007676:	e00f      	b.n	8007698 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800767e:	d109      	bne.n	8007694 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007686:	d102      	bne.n	800768e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8007688:	2301      	movs	r3, #1
 800768a:	613b      	str	r3, [r7, #16]
 800768c:	e004      	b.n	8007698 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800768e:	2302      	movs	r3, #2
 8007690:	613b      	str	r3, [r7, #16]
 8007692:	e001      	b.n	8007698 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8007694:	2301      	movs	r3, #1
 8007696:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007698:	4b0b      	ldr	r3, [pc, #44]	@ (80076c8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f023 020f 	bic.w	r2, r3, #15
 80076a0:	4909      	ldr	r1, [pc, #36]	@ (80076c8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	4313      	orrs	r3, r2
 80076a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80076a8:	4b07      	ldr	r3, [pc, #28]	@ (80076c8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f003 030f 	and.w	r3, r3, #15
 80076b0:	693a      	ldr	r2, [r7, #16]
 80076b2:	429a      	cmp	r2, r3
 80076b4:	d001      	beq.n	80076ba <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	e000      	b.n	80076bc <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80076ba:	2300      	movs	r3, #0
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3718      	adds	r7, #24
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}
 80076c4:	46020c00 	.word	0x46020c00
 80076c8:	40022000 	.word	0x40022000

080076cc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80076cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80076d0:	b0b8      	sub	sp, #224	@ 0xe0
 80076d2:	af00      	add	r7, sp, #0
 80076d4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80076d8:	2300      	movs	r3, #0
 80076da:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80076de:	2300      	movs	r3, #0
 80076e0:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80076e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80076e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ec:	f002 0401 	and.w	r4, r2, #1
 80076f0:	2500      	movs	r5, #0
 80076f2:	ea54 0305 	orrs.w	r3, r4, r5
 80076f6:	d00b      	beq.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80076f8:	4bca      	ldr	r3, [pc, #808]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80076fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80076fe:	f023 0103 	bic.w	r1, r3, #3
 8007702:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007706:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007708:	4ac6      	ldr	r2, [pc, #792]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800770a:	430b      	orrs	r3, r1
 800770c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007710:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007718:	f002 0802 	and.w	r8, r2, #2
 800771c:	f04f 0900 	mov.w	r9, #0
 8007720:	ea58 0309 	orrs.w	r3, r8, r9
 8007724:	d00b      	beq.n	800773e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8007726:	4bbf      	ldr	r3, [pc, #764]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007728:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800772c:	f023 010c 	bic.w	r1, r3, #12
 8007730:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007736:	4abb      	ldr	r2, [pc, #748]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007738:	430b      	orrs	r3, r1
 800773a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800773e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007746:	f002 0a04 	and.w	sl, r2, #4
 800774a:	f04f 0b00 	mov.w	fp, #0
 800774e:	ea5a 030b 	orrs.w	r3, sl, fp
 8007752:	d00b      	beq.n	800776c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8007754:	4bb3      	ldr	r3, [pc, #716]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007756:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800775a:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800775e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007764:	4aaf      	ldr	r2, [pc, #700]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007766:	430b      	orrs	r3, r1
 8007768:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800776c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007774:	f002 0308 	and.w	r3, r2, #8
 8007778:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800777c:	2300      	movs	r3, #0
 800777e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007782:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007786:	460b      	mov	r3, r1
 8007788:	4313      	orrs	r3, r2
 800778a:	d00b      	beq.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800778c:	4ba5      	ldr	r3, [pc, #660]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800778e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007792:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007796:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800779a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800779c:	4aa1      	ldr	r2, [pc, #644]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800779e:	430b      	orrs	r3, r1
 80077a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80077a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80077a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ac:	f002 0310 	and.w	r3, r2, #16
 80077b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077b4:	2300      	movs	r3, #0
 80077b6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80077ba:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80077be:	460b      	mov	r3, r1
 80077c0:	4313      	orrs	r3, r2
 80077c2:	d00b      	beq.n	80077dc <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80077c4:	4b97      	ldr	r3, [pc, #604]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80077c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80077ca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80077ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80077d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077d4:	4a93      	ldr	r2, [pc, #588]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80077d6:	430b      	orrs	r3, r1
 80077d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80077dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80077e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e4:	f002 0320 	and.w	r3, r2, #32
 80077e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077ec:	2300      	movs	r3, #0
 80077ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077f2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80077f6:	460b      	mov	r3, r1
 80077f8:	4313      	orrs	r3, r2
 80077fa:	d00b      	beq.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80077fc:	4b89      	ldr	r3, [pc, #548]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80077fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007802:	f023 0107 	bic.w	r1, r3, #7
 8007806:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800780a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800780c:	4a85      	ldr	r2, [pc, #532]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800780e:	430b      	orrs	r3, r1
 8007810:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007814:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800781c:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007820:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007824:	2300      	movs	r3, #0
 8007826:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800782a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800782e:	460b      	mov	r3, r1
 8007830:	4313      	orrs	r3, r2
 8007832:	d00b      	beq.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8007834:	4b7b      	ldr	r3, [pc, #492]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007836:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800783a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800783e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007842:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007844:	4a77      	ldr	r2, [pc, #476]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007846:	430b      	orrs	r3, r1
 8007848:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800784c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007854:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007858:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800785c:	2300      	movs	r3, #0
 800785e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007862:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007866:	460b      	mov	r3, r1
 8007868:	4313      	orrs	r3, r2
 800786a:	d00b      	beq.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800786c:	4b6d      	ldr	r3, [pc, #436]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800786e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007872:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007876:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800787a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800787c:	4a69      	ldr	r2, [pc, #420]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800787e:	430b      	orrs	r3, r1
 8007880:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007884:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8007890:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007894:	2300      	movs	r3, #0
 8007896:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800789a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800789e:	460b      	mov	r3, r1
 80078a0:	4313      	orrs	r3, r2
 80078a2:	d00b      	beq.n	80078bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80078a4:	4b5f      	ldr	r3, [pc, #380]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80078a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80078aa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80078ae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80078b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078b4:	4a5b      	ldr	r2, [pc, #364]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80078b6:	430b      	orrs	r3, r1
 80078b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80078bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80078c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80078c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80078cc:	2300      	movs	r3, #0
 80078ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80078d2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80078d6:	460b      	mov	r3, r1
 80078d8:	4313      	orrs	r3, r2
 80078da:	d00b      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80078dc:	4b51      	ldr	r3, [pc, #324]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80078de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80078e2:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80078e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80078ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078ec:	4a4d      	ldr	r2, [pc, #308]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80078ee:	430b      	orrs	r3, r1
 80078f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80078f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80078f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fc:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8007900:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007904:	2300      	movs	r3, #0
 8007906:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800790a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800790e:	460b      	mov	r3, r1
 8007910:	4313      	orrs	r3, r2
 8007912:	d00b      	beq.n	800792c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8007914:	4b43      	ldr	r3, [pc, #268]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007916:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800791a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800791e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007922:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007924:	4a3f      	ldr	r2, [pc, #252]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007926:	430b      	orrs	r3, r1
 8007928:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800792c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007934:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007938:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800793c:	2300      	movs	r3, #0
 800793e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007942:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007946:	460b      	mov	r3, r1
 8007948:	4313      	orrs	r3, r2
 800794a:	d00b      	beq.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800794c:	4b35      	ldr	r3, [pc, #212]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800794e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007952:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8007956:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800795a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800795c:	4a31      	ldr	r2, [pc, #196]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800795e:	430b      	orrs	r3, r1
 8007960:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8007964:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007970:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007972:	2300      	movs	r3, #0
 8007974:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007976:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800797a:	460b      	mov	r3, r1
 800797c:	4313      	orrs	r3, r2
 800797e:	d00c      	beq.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8007980:	4b28      	ldr	r3, [pc, #160]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007982:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007986:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800798a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800798e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007992:	4a24      	ldr	r2, [pc, #144]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007994:	430b      	orrs	r3, r1
 8007996:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800799a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800799e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80079a6:	673b      	str	r3, [r7, #112]	@ 0x70
 80079a8:	2300      	movs	r3, #0
 80079aa:	677b      	str	r3, [r7, #116]	@ 0x74
 80079ac:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80079b0:	460b      	mov	r3, r1
 80079b2:	4313      	orrs	r3, r2
 80079b4:	d04f      	beq.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80079b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80079ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079be:	2b80      	cmp	r3, #128	@ 0x80
 80079c0:	d02d      	beq.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0x352>
 80079c2:	2b80      	cmp	r3, #128	@ 0x80
 80079c4:	d827      	bhi.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80079c6:	2b60      	cmp	r3, #96	@ 0x60
 80079c8:	d02e      	beq.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80079ca:	2b60      	cmp	r3, #96	@ 0x60
 80079cc:	d823      	bhi.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80079ce:	2b40      	cmp	r3, #64	@ 0x40
 80079d0:	d006      	beq.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80079d2:	2b40      	cmp	r3, #64	@ 0x40
 80079d4:	d81f      	bhi.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d009      	beq.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x322>
 80079da:	2b20      	cmp	r3, #32
 80079dc:	d011      	beq.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x336>
 80079de:	e01a      	b.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80079e0:	4b10      	ldr	r3, [pc, #64]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80079e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079e4:	4a0f      	ldr	r2, [pc, #60]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80079e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079ea:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80079ec:	e01d      	b.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80079ee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80079f2:	3308      	adds	r3, #8
 80079f4:	4618      	mov	r0, r3
 80079f6:	f000 fc0d 	bl	8008214 <RCCEx_PLL2_Config>
 80079fa:	4603      	mov	r3, r0
 80079fc:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007a00:	e013      	b.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007a02:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007a06:	332c      	adds	r3, #44	@ 0x2c
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f000 fc9b 	bl	8008344 <RCCEx_PLL3_Config>
 8007a0e:	4603      	mov	r3, r0
 8007a10:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007a14:	e009      	b.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a16:	2301      	movs	r3, #1
 8007a18:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007a1c:	e005      	b.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 8007a1e:	bf00      	nop
 8007a20:	e003      	b.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8007a22:	bf00      	nop
 8007a24:	46020c00 	.word	0x46020c00
        break;
 8007a28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a2a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d10d      	bne.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8007a32:	4bb6      	ldr	r3, [pc, #728]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007a34:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007a38:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8007a3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a44:	4ab1      	ldr	r2, [pc, #708]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007a46:	430b      	orrs	r3, r1
 8007a48:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007a4c:	e003      	b.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a4e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007a52:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007a56:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007a62:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a64:	2300      	movs	r3, #0
 8007a66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007a68:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	d053      	beq.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8007a72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007a76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a7e:	d033      	beq.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8007a80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a84:	d82c      	bhi.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8007a86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a8a:	d02f      	beq.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x420>
 8007a8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a90:	d826      	bhi.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8007a92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a96:	d008      	beq.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8007a98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a9c:	d820      	bhi.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d00a      	beq.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8007aa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007aa6:	d011      	beq.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0x400>
 8007aa8:	e01a      	b.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007aaa:	4b98      	ldr	r3, [pc, #608]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aae:	4a97      	ldr	r2, [pc, #604]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ab4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007ab6:	e01a      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007ab8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007abc:	3308      	adds	r3, #8
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f000 fba8 	bl	8008214 <RCCEx_PLL2_Config>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007aca:	e010      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007acc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007ad0:	332c      	adds	r3, #44	@ 0x2c
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f000 fc36 	bl	8008344 <RCCEx_PLL3_Config>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007ade:	e006      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007ae6:	e002      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8007ae8:	bf00      	nop
 8007aea:	e000      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8007aec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007aee:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d10d      	bne.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8007af6:	4b85      	ldr	r3, [pc, #532]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007af8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007afc:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007b00:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007b04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b08:	4a80      	ldr	r2, [pc, #512]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007b0a:	430b      	orrs	r3, r1
 8007b0c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007b10:	e003      	b.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b12:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007b16:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8007b1a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b22:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007b26:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b28:	2300      	movs	r3, #0
 8007b2a:	667b      	str	r3, [r7, #100]	@ 0x64
 8007b2c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007b30:	460b      	mov	r3, r1
 8007b32:	4313      	orrs	r3, r2
 8007b34:	d046      	beq.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8007b36:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007b3a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007b3e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007b42:	d028      	beq.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007b44:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007b48:	d821      	bhi.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8007b4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007b4e:	d022      	beq.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007b50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007b54:	d81b      	bhi.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8007b56:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007b5a:	d01c      	beq.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007b5c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007b60:	d815      	bhi.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8007b62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b66:	d008      	beq.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8007b68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b6c:	d80f      	bhi.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d011      	beq.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007b72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b76:	d00e      	beq.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007b78:	e009      	b.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007b7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007b7e:	3308      	adds	r3, #8
 8007b80:	4618      	mov	r0, r3
 8007b82:	f000 fb47 	bl	8008214 <RCCEx_PLL2_Config>
 8007b86:	4603      	mov	r3, r0
 8007b88:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007b8c:	e004      	b.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007b94:	e000      	b.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 8007b96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b98:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d10d      	bne.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8007ba0:	4b5a      	ldr	r3, [pc, #360]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007ba2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007ba6:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007baa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007bae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007bb2:	4a56      	ldr	r2, [pc, #344]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007bb4:	430b      	orrs	r3, r1
 8007bb6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007bba:	e003      	b.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bbc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007bc0:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8007bc4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bcc:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007bd0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007bd6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007bda:	460b      	mov	r3, r1
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	d03f      	beq.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8007be0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007be8:	2b04      	cmp	r3, #4
 8007bea:	d81e      	bhi.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x55e>
 8007bec:	a201      	add	r2, pc, #4	@ (adr r2, 8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x528>)
 8007bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bf2:	bf00      	nop
 8007bf4:	08007c33 	.word	0x08007c33
 8007bf8:	08007c09 	.word	0x08007c09
 8007bfc:	08007c17 	.word	0x08007c17
 8007c00:	08007c33 	.word	0x08007c33
 8007c04:	08007c33 	.word	0x08007c33
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007c08:	4b40      	ldr	r3, [pc, #256]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c0c:	4a3f      	ldr	r2, [pc, #252]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007c0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c12:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007c14:	e00e      	b.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007c16:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007c1a:	332c      	adds	r3, #44	@ 0x2c
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f000 fb91 	bl	8008344 <RCCEx_PLL3_Config>
 8007c22:	4603      	mov	r3, r0
 8007c24:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007c28:	e004      	b.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007c30:	e000      	b.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 8007c32:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007c34:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d10d      	bne.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8007c3c:	4b33      	ldr	r3, [pc, #204]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007c3e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007c42:	f023 0107 	bic.w	r1, r3, #7
 8007c46:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c4e:	4a2f      	ldr	r2, [pc, #188]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007c50:	430b      	orrs	r3, r1
 8007c52:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007c56:	e003      	b.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c58:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007c5c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8007c60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c68:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007c6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c6e:	2300      	movs	r3, #0
 8007c70:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c72:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007c76:	460b      	mov	r3, r1
 8007c78:	4313      	orrs	r3, r2
 8007c7a:	d04d      	beq.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8007c7c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007c80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c84:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007c88:	d028      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x610>
 8007c8a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007c8e:	d821      	bhi.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007c90:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007c94:	d024      	beq.n	8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8007c96:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007c9a:	d81b      	bhi.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007c9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ca0:	d00e      	beq.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8007ca2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ca6:	d815      	bhi.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d01b      	beq.n	8007ce4 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8007cac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cb0:	d110      	bne.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007cb2:	4b16      	ldr	r3, [pc, #88]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cb6:	4a15      	ldr	r2, [pc, #84]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007cb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cbc:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007cbe:	e012      	b.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007cc0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007cc4:	332c      	adds	r3, #44	@ 0x2c
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f000 fb3c 	bl	8008344 <RCCEx_PLL3_Config>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007cd2:	e008      	b.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007cda:	e004      	b.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8007cdc:	bf00      	nop
 8007cde:	e002      	b.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8007ce0:	bf00      	nop
 8007ce2:	e000      	b.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8007ce4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007ce6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d110      	bne.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8007cee:	4b07      	ldr	r3, [pc, #28]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007cf0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007cf4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007cf8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007cfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d00:	4a02      	ldr	r2, [pc, #8]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007d02:	430b      	orrs	r3, r1
 8007d04:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007d08:	e006      	b.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007d0a:	bf00      	nop
 8007d0c:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d10:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007d14:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007d18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d20:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007d24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d26:	2300      	movs	r3, #0
 8007d28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d2a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007d2e:	460b      	mov	r3, r1
 8007d30:	4313      	orrs	r3, r2
 8007d32:	f000 80b5 	beq.w	8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d36:	2300      	movs	r3, #0
 8007d38:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d3c:	4b9d      	ldr	r3, [pc, #628]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007d3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d42:	f003 0304 	and.w	r3, r3, #4
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d113      	bne.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d4a:	4b9a      	ldr	r3, [pc, #616]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007d4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d50:	4a98      	ldr	r2, [pc, #608]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007d52:	f043 0304 	orr.w	r3, r3, #4
 8007d56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007d5a:	4b96      	ldr	r3, [pc, #600]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007d5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d60:	f003 0304 	and.w	r3, r3, #4
 8007d64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007d68:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007d72:	4b91      	ldr	r3, [pc, #580]	@ (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d76:	4a90      	ldr	r2, [pc, #576]	@ (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007d78:	f043 0301 	orr.w	r3, r3, #1
 8007d7c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007d7e:	f7fb f8fb 	bl	8002f78 <HAL_GetTick>
 8007d82:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007d86:	e00b      	b.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d88:	f7fb f8f6 	bl	8002f78 <HAL_GetTick>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d92:	1ad3      	subs	r3, r2, r3
 8007d94:	2b02      	cmp	r3, #2
 8007d96:	d903      	bls.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 8007d98:	2303      	movs	r3, #3
 8007d9a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007d9e:	e005      	b.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007da0:	4b85      	ldr	r3, [pc, #532]	@ (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007da4:	f003 0301 	and.w	r3, r3, #1
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d0ed      	beq.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8007dac:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d165      	bne.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007db4:	4b7f      	ldr	r3, [pc, #508]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007db6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007dba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007dbe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8007dc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d023      	beq.n	8007e12 <HAL_RCCEx_PeriphCLKConfig+0x746>
 8007dca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007dce:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8007dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d01b      	beq.n	8007e12 <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007dda:	4b76      	ldr	r3, [pc, #472]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007ddc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007de0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007de4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007de8:	4b72      	ldr	r3, [pc, #456]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007dea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007dee:	4a71      	ldr	r2, [pc, #452]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007df4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007df8:	4b6e      	ldr	r3, [pc, #440]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007dfa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007dfe:	4a6d      	ldr	r2, [pc, #436]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007e00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e04:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007e08:	4a6a      	ldr	r2, [pc, #424]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007e0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e0e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007e12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e16:	f003 0301 	and.w	r3, r3, #1
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d019      	beq.n	8007e52 <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e1e:	f7fb f8ab 	bl	8002f78 <HAL_GetTick>
 8007e22:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e26:	e00d      	b.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e28:	f7fb f8a6 	bl	8002f78 <HAL_GetTick>
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e32:	1ad2      	subs	r2, r2, r3
 8007e34:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d903      	bls.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 8007e3c:	2303      	movs	r3, #3
 8007e3e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 8007e42:	e006      	b.n	8007e52 <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e44:	4b5b      	ldr	r3, [pc, #364]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007e46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e4a:	f003 0302 	and.w	r3, r3, #2
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d0ea      	beq.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 8007e52:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d10d      	bne.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8007e5a:	4b56      	ldr	r3, [pc, #344]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007e5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e60:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007e64:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007e68:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007e6c:	4a51      	ldr	r2, [pc, #324]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007e6e:	430b      	orrs	r3, r1
 8007e70:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007e74:	e008      	b.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007e76:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007e7a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8007e7e:	e003      	b.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e80:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007e84:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007e88:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d107      	bne.n	8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e90:	4b48      	ldr	r3, [pc, #288]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007e92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e96:	4a47      	ldr	r2, [pc, #284]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007e98:	f023 0304 	bic.w	r3, r3, #4
 8007e9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8007ea0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007eac:	643b      	str	r3, [r7, #64]	@ 0x40
 8007eae:	2300      	movs	r3, #0
 8007eb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007eb2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007eb6:	460b      	mov	r3, r1
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	d042      	beq.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8007ebc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007ec0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007ec4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007ec8:	d022      	beq.n	8007f10 <HAL_RCCEx_PeriphCLKConfig+0x844>
 8007eca:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007ece:	d81b      	bhi.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8007ed0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ed4:	d011      	beq.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8007ed6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007eda:	d815      	bhi.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d019      	beq.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8007ee0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007ee4:	d110      	bne.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007ee6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007eea:	3308      	adds	r3, #8
 8007eec:	4618      	mov	r0, r3
 8007eee:	f000 f991 	bl	8008214 <RCCEx_PLL2_Config>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007ef8:	e00d      	b.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007efa:	4b2e      	ldr	r3, [pc, #184]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007efe:	4a2d      	ldr	r2, [pc, #180]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007f00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f04:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007f06:	e006      	b.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007f0e:	e002      	b.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8007f10:	bf00      	nop
 8007f12:	e000      	b.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8007f14:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007f16:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d10d      	bne.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8007f1e:	4b25      	ldr	r3, [pc, #148]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007f20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f24:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007f28:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007f2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f30:	4a20      	ldr	r2, [pc, #128]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007f32:	430b      	orrs	r3, r1
 8007f34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007f38:	e003      	b.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f3a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007f3e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007f42:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007f4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007f50:	2300      	movs	r3, #0
 8007f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f54:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007f58:	460b      	mov	r3, r1
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	d032      	beq.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8007f5e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007f62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007f66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f6a:	d00b      	beq.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8007f6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f70:	d804      	bhi.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d008      	beq.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8007f76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f7a:	d007      	beq.n	8007f8c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007f82:	e004      	b.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8007f84:	bf00      	nop
 8007f86:	e002      	b.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8007f88:	bf00      	nop
 8007f8a:	e000      	b.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8007f8c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007f8e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d112      	bne.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8007f96:	4b07      	ldr	r3, [pc, #28]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007f98:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f9c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007fa0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007fa4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007fa8:	4a02      	ldr	r2, [pc, #8]	@ (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007faa:	430b      	orrs	r3, r1
 8007fac:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007fb0:	e008      	b.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 8007fb2:	bf00      	nop
 8007fb4:	46020c00 	.word	0x46020c00
 8007fb8:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fbc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007fc0:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8007fc4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fcc:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007fd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fd6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007fda:	460b      	mov	r3, r1
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	d019      	beq.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8007fe0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007fe4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007fe8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007fec:	d105      	bne.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007fee:	4b88      	ldr	r3, [pc, #544]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ff2:	4a87      	ldr	r2, [pc, #540]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007ff4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ff8:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8007ffa:	4b85      	ldr	r3, [pc, #532]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007ffc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008000:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008004:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008008:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800800c:	4a80      	ldr	r2, [pc, #512]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800800e:	430b      	orrs	r3, r1
 8008010:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008014:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800801c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008020:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008022:	2300      	movs	r3, #0
 8008024:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008026:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800802a:	460b      	mov	r3, r1
 800802c:	4313      	orrs	r3, r2
 800802e:	d00c      	beq.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8008030:	4b77      	ldr	r3, [pc, #476]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008036:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800803a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800803e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008042:	4973      	ldr	r1, [pc, #460]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008044:	4313      	orrs	r3, r2
 8008046:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800804a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800804e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008052:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008056:	623b      	str	r3, [r7, #32]
 8008058:	2300      	movs	r3, #0
 800805a:	627b      	str	r3, [r7, #36]	@ 0x24
 800805c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008060:	460b      	mov	r3, r1
 8008062:	4313      	orrs	r3, r2
 8008064:	d00c      	beq.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8008066:	4b6a      	ldr	r3, [pc, #424]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008068:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800806c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008070:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008074:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008078:	4965      	ldr	r1, [pc, #404]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800807a:	4313      	orrs	r3, r2
 800807c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008080:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008088:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800808c:	61bb      	str	r3, [r7, #24]
 800808e:	2300      	movs	r3, #0
 8008090:	61fb      	str	r3, [r7, #28]
 8008092:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008096:	460b      	mov	r3, r1
 8008098:	4313      	orrs	r3, r2
 800809a:	d00c      	beq.n	80080b6 <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800809c:	4b5c      	ldr	r3, [pc, #368]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800809e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80080a2:	f023 0218 	bic.w	r2, r3, #24
 80080a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080aa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80080ae:	4958      	ldr	r1, [pc, #352]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80080b0:	4313      	orrs	r3, r2
 80080b2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80080b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080be:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80080c2:	613b      	str	r3, [r7, #16]
 80080c4:	2300      	movs	r3, #0
 80080c6:	617b      	str	r3, [r7, #20]
 80080c8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80080cc:	460b      	mov	r3, r1
 80080ce:	4313      	orrs	r3, r2
 80080d0:	d032      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80080d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080d6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80080da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80080de:	d105      	bne.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080e0:	4b4b      	ldr	r3, [pc, #300]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80080e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080e4:	4a4a      	ldr	r2, [pc, #296]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80080e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080ea:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 80080ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080f0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80080f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80080f8:	d108      	bne.n	800810c <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80080fa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080fe:	3308      	adds	r3, #8
 8008100:	4618      	mov	r0, r3
 8008102:	f000 f887 	bl	8008214 <RCCEx_PLL2_Config>
 8008106:	4603      	mov	r3, r0
 8008108:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 800810c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008110:	2b00      	cmp	r3, #0
 8008112:	d10d      	bne.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8008114:	4b3e      	ldr	r3, [pc, #248]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008116:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800811a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800811e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008122:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008126:	493a      	ldr	r1, [pc, #232]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008128:	4313      	orrs	r3, r2
 800812a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800812e:	e003      	b.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008130:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008134:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8008138:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800813c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008140:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8008144:	60bb      	str	r3, [r7, #8]
 8008146:	2300      	movs	r3, #0
 8008148:	60fb      	str	r3, [r7, #12]
 800814a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800814e:	460b      	mov	r3, r1
 8008150:	4313      	orrs	r3, r2
 8008152:	d03a      	beq.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8008154:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008158:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800815c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008160:	d00e      	beq.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8008162:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008166:	d815      	bhi.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0xac8>
 8008168:	2b00      	cmp	r3, #0
 800816a:	d017      	beq.n	800819c <HAL_RCCEx_PeriphCLKConfig+0xad0>
 800816c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008170:	d110      	bne.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008172:	4b27      	ldr	r3, [pc, #156]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008176:	4a26      	ldr	r2, [pc, #152]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008178:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800817c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800817e:	e00e      	b.n	800819e <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008180:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008184:	3308      	adds	r3, #8
 8008186:	4618      	mov	r0, r3
 8008188:	f000 f844 	bl	8008214 <RCCEx_PLL2_Config>
 800818c:	4603      	mov	r3, r0
 800818e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008192:	e004      	b.n	800819e <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 8008194:	2301      	movs	r3, #1
 8008196:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800819a:	e000      	b.n	800819e <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 800819c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800819e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d10d      	bne.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 80081a6:	4b1a      	ldr	r3, [pc, #104]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80081a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80081ac:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80081b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80081b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80081b8:	4915      	ldr	r1, [pc, #84]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80081ba:	4313      	orrs	r3, r2
 80081bc:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80081c0:	e003      	b.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081c2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80081c6:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 80081ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80081ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d2:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80081d6:	603b      	str	r3, [r7, #0]
 80081d8:	2300      	movs	r3, #0
 80081da:	607b      	str	r3, [r7, #4]
 80081dc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80081e0:	460b      	mov	r3, r1
 80081e2:	4313      	orrs	r3, r2
 80081e4:	d00c      	beq.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 80081e6:	4b0a      	ldr	r3, [pc, #40]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80081e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80081ec:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80081f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80081f4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80081f8:	4905      	ldr	r1, [pc, #20]	@ (8008210 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80081fa:	4313      	orrs	r3, r2
 80081fc:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8008200:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 8008204:	4618      	mov	r0, r3
 8008206:	37e0      	adds	r7, #224	@ 0xe0
 8008208:	46bd      	mov	sp, r7
 800820a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800820e:	bf00      	nop
 8008210:	46020c00 	.word	0x46020c00

08008214 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b084      	sub	sp, #16
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 800821c:	4b47      	ldr	r3, [pc, #284]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a46      	ldr	r2, [pc, #280]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 8008222:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008226:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008228:	f7fa fea6 	bl	8002f78 <HAL_GetTick>
 800822c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800822e:	e008      	b.n	8008242 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008230:	f7fa fea2 	bl	8002f78 <HAL_GetTick>
 8008234:	4602      	mov	r2, r0
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	1ad3      	subs	r3, r2, r3
 800823a:	2b02      	cmp	r3, #2
 800823c:	d901      	bls.n	8008242 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800823e:	2303      	movs	r3, #3
 8008240:	e077      	b.n	8008332 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008242:	4b3e      	ldr	r3, [pc, #248]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800824a:	2b00      	cmp	r3, #0
 800824c:	d1f0      	bne.n	8008230 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800824e:	4b3b      	ldr	r3, [pc, #236]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 8008250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008252:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008256:	f023 0303 	bic.w	r3, r3, #3
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	6811      	ldr	r1, [r2, #0]
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	6852      	ldr	r2, [r2, #4]
 8008262:	3a01      	subs	r2, #1
 8008264:	0212      	lsls	r2, r2, #8
 8008266:	430a      	orrs	r2, r1
 8008268:	4934      	ldr	r1, [pc, #208]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 800826a:	4313      	orrs	r3, r2
 800826c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800826e:	4b33      	ldr	r3, [pc, #204]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 8008270:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008272:	4b33      	ldr	r3, [pc, #204]	@ (8008340 <RCCEx_PLL2_Config+0x12c>)
 8008274:	4013      	ands	r3, r2
 8008276:	687a      	ldr	r2, [r7, #4]
 8008278:	6892      	ldr	r2, [r2, #8]
 800827a:	3a01      	subs	r2, #1
 800827c:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	68d2      	ldr	r2, [r2, #12]
 8008284:	3a01      	subs	r2, #1
 8008286:	0252      	lsls	r2, r2, #9
 8008288:	b292      	uxth	r2, r2
 800828a:	4311      	orrs	r1, r2
 800828c:	687a      	ldr	r2, [r7, #4]
 800828e:	6912      	ldr	r2, [r2, #16]
 8008290:	3a01      	subs	r2, #1
 8008292:	0412      	lsls	r2, r2, #16
 8008294:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008298:	4311      	orrs	r1, r2
 800829a:	687a      	ldr	r2, [r7, #4]
 800829c:	6952      	ldr	r2, [r2, #20]
 800829e:	3a01      	subs	r2, #1
 80082a0:	0612      	lsls	r2, r2, #24
 80082a2:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80082a6:	430a      	orrs	r2, r1
 80082a8:	4924      	ldr	r1, [pc, #144]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 80082aa:	4313      	orrs	r3, r2
 80082ac:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80082ae:	4b23      	ldr	r3, [pc, #140]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 80082b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082b2:	f023 020c 	bic.w	r2, r3, #12
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	699b      	ldr	r3, [r3, #24]
 80082ba:	4920      	ldr	r1, [pc, #128]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 80082bc:	4313      	orrs	r3, r2
 80082be:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80082c0:	4b1e      	ldr	r3, [pc, #120]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 80082c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6a1b      	ldr	r3, [r3, #32]
 80082c8:	491c      	ldr	r1, [pc, #112]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 80082ca:	4313      	orrs	r3, r2
 80082cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80082ce:	4b1b      	ldr	r3, [pc, #108]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 80082d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d2:	4a1a      	ldr	r2, [pc, #104]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 80082d4:	f023 0310 	bic.w	r3, r3, #16
 80082d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80082da:	4b18      	ldr	r3, [pc, #96]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 80082dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80082e2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80082e6:	687a      	ldr	r2, [r7, #4]
 80082e8:	69d2      	ldr	r2, [r2, #28]
 80082ea:	00d2      	lsls	r2, r2, #3
 80082ec:	4913      	ldr	r1, [pc, #76]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 80082ee:	4313      	orrs	r3, r2
 80082f0:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80082f2:	4b12      	ldr	r3, [pc, #72]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 80082f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082f6:	4a11      	ldr	r2, [pc, #68]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 80082f8:	f043 0310 	orr.w	r3, r3, #16
 80082fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80082fe:	4b0f      	ldr	r3, [pc, #60]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a0e      	ldr	r2, [pc, #56]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 8008304:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008308:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800830a:	f7fa fe35 	bl	8002f78 <HAL_GetTick>
 800830e:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008310:	e008      	b.n	8008324 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008312:	f7fa fe31 	bl	8002f78 <HAL_GetTick>
 8008316:	4602      	mov	r2, r0
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	1ad3      	subs	r3, r2, r3
 800831c:	2b02      	cmp	r3, #2
 800831e:	d901      	bls.n	8008324 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008320:	2303      	movs	r3, #3
 8008322:	e006      	b.n	8008332 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008324:	4b05      	ldr	r3, [pc, #20]	@ (800833c <RCCEx_PLL2_Config+0x128>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800832c:	2b00      	cmp	r3, #0
 800832e:	d0f0      	beq.n	8008312 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8008330:	2300      	movs	r3, #0

}
 8008332:	4618      	mov	r0, r3
 8008334:	3710      	adds	r7, #16
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}
 800833a:	bf00      	nop
 800833c:	46020c00 	.word	0x46020c00
 8008340:	80800000 	.word	0x80800000

08008344 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 800834c:	4b47      	ldr	r3, [pc, #284]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4a46      	ldr	r2, [pc, #280]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 8008352:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008356:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008358:	f7fa fe0e 	bl	8002f78 <HAL_GetTick>
 800835c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800835e:	e008      	b.n	8008372 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008360:	f7fa fe0a 	bl	8002f78 <HAL_GetTick>
 8008364:	4602      	mov	r2, r0
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	1ad3      	subs	r3, r2, r3
 800836a:	2b02      	cmp	r3, #2
 800836c:	d901      	bls.n	8008372 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800836e:	2303      	movs	r3, #3
 8008370:	e077      	b.n	8008462 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008372:	4b3e      	ldr	r3, [pc, #248]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1f0      	bne.n	8008360 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800837e:	4b3b      	ldr	r3, [pc, #236]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 8008380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008382:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008386:	f023 0303 	bic.w	r3, r3, #3
 800838a:	687a      	ldr	r2, [r7, #4]
 800838c:	6811      	ldr	r1, [r2, #0]
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	6852      	ldr	r2, [r2, #4]
 8008392:	3a01      	subs	r2, #1
 8008394:	0212      	lsls	r2, r2, #8
 8008396:	430a      	orrs	r2, r1
 8008398:	4934      	ldr	r1, [pc, #208]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 800839a:	4313      	orrs	r3, r2
 800839c:	630b      	str	r3, [r1, #48]	@ 0x30
 800839e:	4b33      	ldr	r3, [pc, #204]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 80083a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083a2:	4b33      	ldr	r3, [pc, #204]	@ (8008470 <RCCEx_PLL3_Config+0x12c>)
 80083a4:	4013      	ands	r3, r2
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	6892      	ldr	r2, [r2, #8]
 80083aa:	3a01      	subs	r2, #1
 80083ac:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	68d2      	ldr	r2, [r2, #12]
 80083b4:	3a01      	subs	r2, #1
 80083b6:	0252      	lsls	r2, r2, #9
 80083b8:	b292      	uxth	r2, r2
 80083ba:	4311      	orrs	r1, r2
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	6912      	ldr	r2, [r2, #16]
 80083c0:	3a01      	subs	r2, #1
 80083c2:	0412      	lsls	r2, r2, #16
 80083c4:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80083c8:	4311      	orrs	r1, r2
 80083ca:	687a      	ldr	r2, [r7, #4]
 80083cc:	6952      	ldr	r2, [r2, #20]
 80083ce:	3a01      	subs	r2, #1
 80083d0:	0612      	lsls	r2, r2, #24
 80083d2:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80083d6:	430a      	orrs	r2, r1
 80083d8:	4924      	ldr	r1, [pc, #144]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 80083da:	4313      	orrs	r3, r2
 80083dc:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80083de:	4b23      	ldr	r3, [pc, #140]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 80083e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083e2:	f023 020c 	bic.w	r2, r3, #12
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	699b      	ldr	r3, [r3, #24]
 80083ea:	4920      	ldr	r1, [pc, #128]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 80083ec:	4313      	orrs	r3, r2
 80083ee:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80083f0:	4b1e      	ldr	r3, [pc, #120]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 80083f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6a1b      	ldr	r3, [r3, #32]
 80083f8:	491c      	ldr	r1, [pc, #112]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 80083fa:	4313      	orrs	r3, r2
 80083fc:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80083fe:	4b1b      	ldr	r3, [pc, #108]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 8008400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008402:	4a1a      	ldr	r2, [pc, #104]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 8008404:	f023 0310 	bic.w	r3, r3, #16
 8008408:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800840a:	4b18      	ldr	r3, [pc, #96]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 800840c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800840e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008412:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008416:	687a      	ldr	r2, [r7, #4]
 8008418:	69d2      	ldr	r2, [r2, #28]
 800841a:	00d2      	lsls	r2, r2, #3
 800841c:	4913      	ldr	r1, [pc, #76]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 800841e:	4313      	orrs	r3, r2
 8008420:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8008422:	4b12      	ldr	r3, [pc, #72]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 8008424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008426:	4a11      	ldr	r2, [pc, #68]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 8008428:	f043 0310 	orr.w	r3, r3, #16
 800842c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800842e:	4b0f      	ldr	r3, [pc, #60]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a0e      	ldr	r2, [pc, #56]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 8008434:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008438:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800843a:	f7fa fd9d 	bl	8002f78 <HAL_GetTick>
 800843e:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008440:	e008      	b.n	8008454 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008442:	f7fa fd99 	bl	8002f78 <HAL_GetTick>
 8008446:	4602      	mov	r2, r0
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	1ad3      	subs	r3, r2, r3
 800844c:	2b02      	cmp	r3, #2
 800844e:	d901      	bls.n	8008454 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008450:	2303      	movs	r3, #3
 8008452:	e006      	b.n	8008462 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008454:	4b05      	ldr	r3, [pc, #20]	@ (800846c <RCCEx_PLL3_Config+0x128>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800845c:	2b00      	cmp	r3, #0
 800845e:	d0f0      	beq.n	8008442 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8008460:	2300      	movs	r3, #0
}
 8008462:	4618      	mov	r0, r3
 8008464:	3710      	adds	r7, #16
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
 800846a:	bf00      	nop
 800846c:	46020c00 	.word	0x46020c00
 8008470:	80800000 	.word	0x80800000

08008474 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b084      	sub	sp, #16
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d101      	bne.n	8008486 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e0fb      	b.n	800867e <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a7f      	ldr	r2, [pc, #508]	@ (8008688 <HAL_SPI_Init+0x214>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d004      	beq.n	800849a <HAL_SPI_Init+0x26>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a7d      	ldr	r2, [pc, #500]	@ (800868c <HAL_SPI_Init+0x218>)
 8008496:	4293      	cmp	r3, r2
 8008498:	e000      	b.n	800849c <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800849a:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4a78      	ldr	r2, [pc, #480]	@ (8008688 <HAL_SPI_Init+0x214>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d004      	beq.n	80084b6 <HAL_SPI_Init+0x42>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a76      	ldr	r2, [pc, #472]	@ (800868c <HAL_SPI_Init+0x218>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d105      	bne.n	80084c2 <HAL_SPI_Init+0x4e>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	68db      	ldr	r3, [r3, #12]
 80084ba:	2b0f      	cmp	r3, #15
 80084bc:	d901      	bls.n	80084c2 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 80084be:	2301      	movs	r3, #1
 80084c0:	e0dd      	b.n	800867e <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 fbce 	bl	8008c64 <SPI_GetPacketSize>
 80084c8:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a6e      	ldr	r2, [pc, #440]	@ (8008688 <HAL_SPI_Init+0x214>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d004      	beq.n	80084de <HAL_SPI_Init+0x6a>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a6c      	ldr	r2, [pc, #432]	@ (800868c <HAL_SPI_Init+0x218>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d102      	bne.n	80084e4 <HAL_SPI_Init+0x70>
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	2b08      	cmp	r3, #8
 80084e2:	d816      	bhi.n	8008512 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80084e8:	4a69      	ldr	r2, [pc, #420]	@ (8008690 <HAL_SPI_Init+0x21c>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d00e      	beq.n	800850c <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4a68      	ldr	r2, [pc, #416]	@ (8008694 <HAL_SPI_Init+0x220>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d009      	beq.n	800850c <HAL_SPI_Init+0x98>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a66      	ldr	r2, [pc, #408]	@ (8008698 <HAL_SPI_Init+0x224>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d004      	beq.n	800850c <HAL_SPI_Init+0x98>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a65      	ldr	r2, [pc, #404]	@ (800869c <HAL_SPI_Init+0x228>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d104      	bne.n	8008516 <HAL_SPI_Init+0xa2>
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2b10      	cmp	r3, #16
 8008510:	d901      	bls.n	8008516 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8008512:	2301      	movs	r3, #1
 8008514:	e0b3      	b.n	800867e <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800851c:	b2db      	uxtb	r3, r3
 800851e:	2b00      	cmp	r3, #0
 8008520:	d106      	bne.n	8008530 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2200      	movs	r2, #0
 8008526:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f7f9 f86e 	bl	800160c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2202      	movs	r2, #2
 8008534:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	681a      	ldr	r2, [r3, #0]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f022 0201 	bic.w	r2, r2, #1
 8008546:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	689b      	ldr	r3, [r3, #8]
 800854e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008552:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	699b      	ldr	r3, [r3, #24]
 8008558:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800855c:	d119      	bne.n	8008592 <HAL_SPI_Init+0x11e>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008566:	d103      	bne.n	8008570 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800856c:	2b00      	cmp	r3, #0
 800856e:	d008      	beq.n	8008582 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008574:	2b00      	cmp	r3, #0
 8008576:	d10c      	bne.n	8008592 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800857c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008580:	d107      	bne.n	8008592 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008590:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00f      	beq.n	80085be <HAL_SPI_Init+0x14a>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	68db      	ldr	r3, [r3, #12]
 80085a2:	2b06      	cmp	r3, #6
 80085a4:	d90b      	bls.n	80085be <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	430a      	orrs	r2, r1
 80085ba:	601a      	str	r2, [r3, #0]
 80085bc:	e007      	b.n	80085ce <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	681a      	ldr	r2, [r3, #0]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80085cc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	69da      	ldr	r2, [r3, #28]
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085d6:	431a      	orrs	r2, r3
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	431a      	orrs	r2, r3
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085e0:	ea42 0103 	orr.w	r1, r2, r3
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	68da      	ldr	r2, [r3, #12]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	430a      	orrs	r2, r1
 80085ee:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085f8:	431a      	orrs	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085fe:	431a      	orrs	r2, r3
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	699b      	ldr	r3, [r3, #24]
 8008604:	431a      	orrs	r2, r3
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	691b      	ldr	r3, [r3, #16]
 800860a:	431a      	orrs	r2, r3
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	695b      	ldr	r3, [r3, #20]
 8008610:	431a      	orrs	r2, r3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6a1b      	ldr	r3, [r3, #32]
 8008616:	431a      	orrs	r2, r3
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	431a      	orrs	r2, r3
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008622:	431a      	orrs	r2, r3
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	689b      	ldr	r3, [r3, #8]
 8008628:	431a      	orrs	r2, r3
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800862e:	431a      	orrs	r2, r3
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008634:	431a      	orrs	r2, r3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800863a:	ea42 0103 	orr.w	r1, r2, r3
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	430a      	orrs	r2, r1
 8008648:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008652:	2b00      	cmp	r3, #0
 8008654:	d00a      	beq.n	800866c <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68db      	ldr	r3, [r3, #12]
 800865c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	430a      	orrs	r2, r1
 800866a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2201      	movs	r2, #1
 8008678:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 800867c:	2300      	movs	r3, #0
}
 800867e:	4618      	mov	r0, r3
 8008680:	3710      	adds	r7, #16
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}
 8008686:	bf00      	nop
 8008688:	46002000 	.word	0x46002000
 800868c:	56002000 	.word	0x56002000
 8008690:	40013000 	.word	0x40013000
 8008694:	50013000 	.word	0x50013000
 8008698:	40003800 	.word	0x40003800
 800869c:	50003800 	.word	0x50003800

080086a0 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b088      	sub	sp, #32
 80086a4:	af02      	add	r7, sp, #8
 80086a6:	60f8      	str	r0, [r7, #12]
 80086a8:	60b9      	str	r1, [r7, #8]
 80086aa:	603b      	str	r3, [r7, #0]
 80086ac:	4613      	mov	r3, r2
 80086ae:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	3320      	adds	r3, #32
 80086b6:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a90      	ldr	r2, [pc, #576]	@ (8008900 <HAL_SPI_Transmit+0x260>)
 80086be:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80086c0:	f7fa fc5a 	bl	8002f78 <HAL_GetTick>
 80086c4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80086cc:	b2db      	uxtb	r3, r3
 80086ce:	2b01      	cmp	r3, #1
 80086d0:	d001      	beq.n	80086d6 <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 80086d2:	2302      	movs	r3, #2
 80086d4:	e1f4      	b.n	8008ac0 <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d002      	beq.n	80086e2 <HAL_SPI_Transmit+0x42>
 80086dc:	88fb      	ldrh	r3, [r7, #6]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d101      	bne.n	80086e6 <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 80086e2:	2301      	movs	r3, #1
 80086e4:	e1ec      	b.n	8008ac0 <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80086ec:	2b01      	cmp	r3, #1
 80086ee:	d101      	bne.n	80086f4 <HAL_SPI_Transmit+0x54>
 80086f0:	2302      	movs	r3, #2
 80086f2:	e1e5      	b.n	8008ac0 <HAL_SPI_Transmit+0x420>
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2201      	movs	r2, #1
 80086f8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2203      	movs	r2, #3
 8008700:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2200      	movs	r2, #0
 8008708:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	68ba      	ldr	r2, [r7, #8]
 8008710:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	88fa      	ldrh	r2, [r7, #6]
 8008716:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	88fa      	ldrh	r2, [r7, #6]
 800871e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2200      	movs	r2, #0
 8008726:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2200      	movs	r2, #0
 800872c:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	2200      	movs	r2, #0
 8008734:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2200      	movs	r2, #0
 800873c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2200      	movs	r2, #0
 8008742:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800874c:	d108      	bne.n	8008760 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800875c:	601a      	str	r2, [r3, #0]
 800875e:	e009      	b.n	8008774 <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	68db      	ldr	r3, [r3, #12]
 8008766:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8008772:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	685b      	ldr	r3, [r3, #4]
 800877a:	0c1b      	lsrs	r3, r3, #16
 800877c:	041b      	lsls	r3, r3, #16
 800877e:	88f9      	ldrh	r1, [r7, #6]
 8008780:	68fa      	ldr	r2, [r7, #12]
 8008782:	6812      	ldr	r2, [r2, #0]
 8008784:	430b      	orrs	r3, r1
 8008786:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	681a      	ldr	r2, [r3, #0]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f042 0201 	orr.w	r2, r2, #1
 8008796:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	69db      	ldr	r3, [r3, #28]
 800879e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d10c      	bne.n	80087c0 <HAL_SPI_Transmit+0x120>
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80087ae:	d107      	bne.n	80087c0 <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	68db      	ldr	r3, [r3, #12]
 80087c4:	2b0f      	cmp	r3, #15
 80087c6:	d95b      	bls.n	8008880 <HAL_SPI_Transmit+0x1e0>
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4a4d      	ldr	r2, [pc, #308]	@ (8008904 <HAL_SPI_Transmit+0x264>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d04f      	beq.n	8008872 <HAL_SPI_Transmit+0x1d2>
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4a4c      	ldr	r2, [pc, #304]	@ (8008908 <HAL_SPI_Transmit+0x268>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d04a      	beq.n	8008872 <HAL_SPI_Transmit+0x1d2>
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a4a      	ldr	r2, [pc, #296]	@ (800890c <HAL_SPI_Transmit+0x26c>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d045      	beq.n	8008872 <HAL_SPI_Transmit+0x1d2>
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4a49      	ldr	r2, [pc, #292]	@ (8008910 <HAL_SPI_Transmit+0x270>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d147      	bne.n	8008880 <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80087f0:	e03f      	b.n	8008872 <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	695b      	ldr	r3, [r3, #20]
 80087f8:	f003 0302 	and.w	r3, r3, #2
 80087fc:	2b02      	cmp	r3, #2
 80087fe:	d114      	bne.n	800882a <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	6812      	ldr	r2, [r2, #0]
 800880a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008810:	1d1a      	adds	r2, r3, #4
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800881c:	b29b      	uxth	r3, r3
 800881e:	3b01      	subs	r3, #1
 8008820:	b29a      	uxth	r2, r3
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008828:	e023      	b.n	8008872 <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800882a:	f7fa fba5 	bl	8002f78 <HAL_GetTick>
 800882e:	4602      	mov	r2, r0
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	1ad3      	subs	r3, r2, r3
 8008834:	683a      	ldr	r2, [r7, #0]
 8008836:	429a      	cmp	r2, r3
 8008838:	d803      	bhi.n	8008842 <HAL_SPI_Transmit+0x1a2>
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008840:	d102      	bne.n	8008848 <HAL_SPI_Transmit+0x1a8>
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d114      	bne.n	8008872 <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008848:	68f8      	ldr	r0, [r7, #12]
 800884a:	f000 f93d 	bl	8008ac8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008854:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2201      	movs	r2, #1
 8008862:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	2200      	movs	r2, #0
 800886a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800886e:	2303      	movs	r3, #3
 8008870:	e126      	b.n	8008ac0 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008878:	b29b      	uxth	r3, r3
 800887a:	2b00      	cmp	r3, #0
 800887c:	d1b9      	bne.n	80087f2 <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800887e:	e0f9      	b.n	8008a74 <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	68db      	ldr	r3, [r3, #12]
 8008884:	2b07      	cmp	r3, #7
 8008886:	f240 80ee 	bls.w	8008a66 <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800888a:	e067      	b.n	800895c <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	695b      	ldr	r3, [r3, #20]
 8008892:	f003 0302 	and.w	r3, r3, #2
 8008896:	2b02      	cmp	r3, #2
 8008898:	d13c      	bne.n	8008914 <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	2b01      	cmp	r3, #1
 80088a4:	d918      	bls.n	80088d8 <HAL_SPI_Transmit+0x238>
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d014      	beq.n	80088d8 <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	6812      	ldr	r2, [r2, #0]
 80088b8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088be:	1d1a      	adds	r2, r3, #4
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80088ca:	b29b      	uxth	r3, r3
 80088cc:	3b02      	subs	r3, #2
 80088ce:	b29a      	uxth	r2, r3
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80088d6:	e041      	b.n	800895c <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088dc:	881a      	ldrh	r2, [r3, #0]
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088e6:	1c9a      	adds	r2, r3, #2
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	3b01      	subs	r3, #1
 80088f6:	b29a      	uxth	r2, r3
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80088fe:	e02d      	b.n	800895c <HAL_SPI_Transmit+0x2bc>
 8008900:	46002000 	.word	0x46002000
 8008904:	40013000 	.word	0x40013000
 8008908:	50013000 	.word	0x50013000
 800890c:	40003800 	.word	0x40003800
 8008910:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008914:	f7fa fb30 	bl	8002f78 <HAL_GetTick>
 8008918:	4602      	mov	r2, r0
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	1ad3      	subs	r3, r2, r3
 800891e:	683a      	ldr	r2, [r7, #0]
 8008920:	429a      	cmp	r2, r3
 8008922:	d803      	bhi.n	800892c <HAL_SPI_Transmit+0x28c>
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800892a:	d102      	bne.n	8008932 <HAL_SPI_Transmit+0x292>
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d114      	bne.n	800895c <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008932:	68f8      	ldr	r0, [r7, #12]
 8008934:	f000 f8c8 	bl	8008ac8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800893e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2201      	movs	r2, #1
 800894c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	2200      	movs	r2, #0
 8008954:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008958:	2303      	movs	r3, #3
 800895a:	e0b1      	b.n	8008ac0 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008962:	b29b      	uxth	r3, r3
 8008964:	2b00      	cmp	r3, #0
 8008966:	d191      	bne.n	800888c <HAL_SPI_Transmit+0x1ec>
 8008968:	e084      	b.n	8008a74 <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	695b      	ldr	r3, [r3, #20]
 8008970:	f003 0302 	and.w	r3, r3, #2
 8008974:	2b02      	cmp	r3, #2
 8008976:	d152      	bne.n	8008a1e <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800897e:	b29b      	uxth	r3, r3
 8008980:	2b03      	cmp	r3, #3
 8008982:	d918      	bls.n	80089b6 <HAL_SPI_Transmit+0x316>
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008988:	2b40      	cmp	r3, #64	@ 0x40
 800898a:	d914      	bls.n	80089b6 <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	6812      	ldr	r2, [r2, #0]
 8008996:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800899c:	1d1a      	adds	r2, r3, #4
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	3b04      	subs	r3, #4
 80089ac:	b29a      	uxth	r2, r3
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80089b4:	e057      	b.n	8008a66 <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80089bc:	b29b      	uxth	r3, r3
 80089be:	2b01      	cmp	r3, #1
 80089c0:	d917      	bls.n	80089f2 <HAL_SPI_Transmit+0x352>
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d013      	beq.n	80089f2 <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089ce:	881a      	ldrh	r2, [r3, #0]
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089d8:	1c9a      	adds	r2, r3, #2
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	3b02      	subs	r3, #2
 80089e8:	b29a      	uxth	r2, r3
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80089f0:	e039      	b.n	8008a66 <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	3320      	adds	r3, #32
 80089fc:	7812      	ldrb	r2, [r2, #0]
 80089fe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a04:	1c5a      	adds	r2, r3, #1
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a10:	b29b      	uxth	r3, r3
 8008a12:	3b01      	subs	r3, #1
 8008a14:	b29a      	uxth	r2, r3
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008a1c:	e023      	b.n	8008a66 <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a1e:	f7fa faab 	bl	8002f78 <HAL_GetTick>
 8008a22:	4602      	mov	r2, r0
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	1ad3      	subs	r3, r2, r3
 8008a28:	683a      	ldr	r2, [r7, #0]
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d803      	bhi.n	8008a36 <HAL_SPI_Transmit+0x396>
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a34:	d102      	bne.n	8008a3c <HAL_SPI_Transmit+0x39c>
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d114      	bne.n	8008a66 <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008a3c:	68f8      	ldr	r0, [r7, #12]
 8008a3e:	f000 f843 	bl	8008ac8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a48:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2201      	movs	r2, #1
 8008a56:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008a62:	2303      	movs	r3, #3
 8008a64:	e02c      	b.n	8008ac0 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	f47f af7b 	bne.w	800896a <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	9300      	str	r3, [sp, #0]
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	2108      	movs	r1, #8
 8008a7e:	68f8      	ldr	r0, [r7, #12]
 8008a80:	f000 f8c2 	bl	8008c08 <SPI_WaitOnFlagUntilTimeout>
 8008a84:	4603      	mov	r3, r0
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d007      	beq.n	8008a9a <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a90:	f043 0220 	orr.w	r2, r3, #32
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008a9a:	68f8      	ldr	r0, [r7, #12]
 8008a9c:	f000 f814 	bl	8008ac8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d001      	beq.n	8008abe <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 8008aba:	2301      	movs	r3, #1
 8008abc:	e000      	b.n	8008ac0 <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 8008abe:	2300      	movs	r3, #0
  }
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	3718      	adds	r7, #24
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}

08008ac8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b085      	sub	sp, #20
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	695b      	ldr	r3, [r3, #20]
 8008ad6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	699a      	ldr	r2, [r3, #24]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f042 0208 	orr.w	r2, r2, #8
 8008ae6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	699a      	ldr	r2, [r3, #24]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f042 0210 	orr.w	r2, r2, #16
 8008af6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	681a      	ldr	r2, [r3, #0]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f022 0201 	bic.w	r2, r2, #1
 8008b06:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	691b      	ldr	r3, [r3, #16]
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	6812      	ldr	r2, [r2, #0]
 8008b12:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8008b16:	f023 0303 	bic.w	r3, r3, #3
 8008b1a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	689a      	ldr	r2, [r3, #8]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008b2a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008b32:	b2db      	uxtb	r3, r3
 8008b34:	2b04      	cmp	r3, #4
 8008b36:	d014      	beq.n	8008b62 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	f003 0320 	and.w	r3, r3, #32
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d00f      	beq.n	8008b62 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b48:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	699a      	ldr	r2, [r3, #24]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f042 0220 	orr.w	r2, r2, #32
 8008b60:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008b68:	b2db      	uxtb	r3, r3
 8008b6a:	2b03      	cmp	r3, #3
 8008b6c:	d014      	beq.n	8008b98 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d00f      	beq.n	8008b98 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b7e:	f043 0204 	orr.w	r2, r3, #4
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	699a      	ldr	r2, [r3, #24]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b96:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d00f      	beq.n	8008bc2 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ba8:	f043 0201 	orr.w	r2, r3, #1
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	699a      	ldr	r2, [r3, #24]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008bc0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d00f      	beq.n	8008bec <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008bd2:	f043 0208 	orr.w	r2, r3, #8
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	699a      	ldr	r2, [r3, #24]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008bea:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8008bfc:	bf00      	nop
 8008bfe:	3714      	adds	r7, #20
 8008c00:	46bd      	mov	sp, r7
 8008c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c06:	4770      	bx	lr

08008c08 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b084      	sub	sp, #16
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	60f8      	str	r0, [r7, #12]
 8008c10:	60b9      	str	r1, [r7, #8]
 8008c12:	603b      	str	r3, [r7, #0]
 8008c14:	4613      	mov	r3, r2
 8008c16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008c18:	e010      	b.n	8008c3c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c1a:	f7fa f9ad 	bl	8002f78 <HAL_GetTick>
 8008c1e:	4602      	mov	r2, r0
 8008c20:	69bb      	ldr	r3, [r7, #24]
 8008c22:	1ad3      	subs	r3, r2, r3
 8008c24:	683a      	ldr	r2, [r7, #0]
 8008c26:	429a      	cmp	r2, r3
 8008c28:	d803      	bhi.n	8008c32 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c30:	d102      	bne.n	8008c38 <SPI_WaitOnFlagUntilTimeout+0x30>
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d101      	bne.n	8008c3c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008c38:	2303      	movs	r3, #3
 8008c3a:	e00f      	b.n	8008c5c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	695a      	ldr	r2, [r3, #20]
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	4013      	ands	r3, r2
 8008c46:	68ba      	ldr	r2, [r7, #8]
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	bf0c      	ite	eq
 8008c4c:	2301      	moveq	r3, #1
 8008c4e:	2300      	movne	r3, #0
 8008c50:	b2db      	uxtb	r3, r3
 8008c52:	461a      	mov	r2, r3
 8008c54:	79fb      	ldrb	r3, [r7, #7]
 8008c56:	429a      	cmp	r2, r3
 8008c58:	d0df      	beq.n	8008c1a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8008c5a:	2300      	movs	r3, #0
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3710      	adds	r7, #16
 8008c60:	46bd      	mov	sp, r7
 8008c62:	bd80      	pop	{r7, pc}

08008c64 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b085      	sub	sp, #20
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c70:	095b      	lsrs	r3, r3, #5
 8008c72:	3301      	adds	r3, #1
 8008c74:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	68db      	ldr	r3, [r3, #12]
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	3307      	adds	r3, #7
 8008c82:	08db      	lsrs	r3, r3, #3
 8008c84:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	68fa      	ldr	r2, [r7, #12]
 8008c8a:	fb02 f303 	mul.w	r3, r2, r3
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	3714      	adds	r7, #20
 8008c92:	46bd      	mov	sp, r7
 8008c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c98:	4770      	bx	lr

08008c9a <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8008c9a:	b480      	push	{r7}
 8008c9c:	b083      	sub	sp, #12
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
 8008ca2:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008caa:	b2db      	uxtb	r3, r3
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d12e      	bne.n	8008d0e <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d101      	bne.n	8008cbe <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8008cba:	2302      	movs	r3, #2
 8008cbc:	e028      	b.n	8008d10 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2202      	movs	r2, #2
 8008cca:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	681a      	ldr	r2, [r3, #0]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f022 0201 	bic.w	r2, r2, #1
 8008cdc:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	681a      	ldr	r2, [r3, #0]
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8008cea:	ea42 0103 	orr.w	r1, r2, r3
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	689a      	ldr	r2, [r3, #8]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	430a      	orrs	r2, r1
 8008cf8:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2201      	movs	r2, #1
 8008cfe:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2200      	movs	r2, #0
 8008d06:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	e000      	b.n	8008d10 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8008d0e:	2301      	movs	r3, #1
  }
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	370c      	adds	r7, #12
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr

08008d1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b082      	sub	sp, #8
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d101      	bne.n	8008d2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	e049      	b.n	8008dc2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d34:	b2db      	uxtb	r3, r3
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d106      	bne.n	8008d48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f7f8 fd58 	bl	80017f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2202      	movs	r2, #2
 8008d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681a      	ldr	r2, [r3, #0]
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	3304      	adds	r3, #4
 8008d58:	4619      	mov	r1, r3
 8008d5a:	4610      	mov	r0, r2
 8008d5c:	f000 fe1a 	bl	8009994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2201      	movs	r2, #1
 8008d74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2201      	movs	r2, #1
 8008d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2201      	movs	r2, #1
 8008d94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2201      	movs	r2, #1
 8008dac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2201      	movs	r2, #1
 8008db4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008dc0:	2300      	movs	r3, #0
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3708      	adds	r7, #8
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}
	...

08008dcc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b085      	sub	sp, #20
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008dda:	b2db      	uxtb	r3, r3
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d001      	beq.n	8008de4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008de0:	2301      	movs	r3, #1
 8008de2:	e06a      	b.n	8008eba <HAL_TIM_Base_Start+0xee>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2202      	movs	r2, #2
 8008de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a35      	ldr	r2, [pc, #212]	@ (8008ec8 <HAL_TIM_Base_Start+0xfc>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d040      	beq.n	8008e78 <HAL_TIM_Base_Start+0xac>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4a34      	ldr	r2, [pc, #208]	@ (8008ecc <HAL_TIM_Base_Start+0x100>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d03b      	beq.n	8008e78 <HAL_TIM_Base_Start+0xac>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e08:	d036      	beq.n	8008e78 <HAL_TIM_Base_Start+0xac>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e12:	d031      	beq.n	8008e78 <HAL_TIM_Base_Start+0xac>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a2d      	ldr	r2, [pc, #180]	@ (8008ed0 <HAL_TIM_Base_Start+0x104>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d02c      	beq.n	8008e78 <HAL_TIM_Base_Start+0xac>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4a2c      	ldr	r2, [pc, #176]	@ (8008ed4 <HAL_TIM_Base_Start+0x108>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d027      	beq.n	8008e78 <HAL_TIM_Base_Start+0xac>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a2a      	ldr	r2, [pc, #168]	@ (8008ed8 <HAL_TIM_Base_Start+0x10c>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d022      	beq.n	8008e78 <HAL_TIM_Base_Start+0xac>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a29      	ldr	r2, [pc, #164]	@ (8008edc <HAL_TIM_Base_Start+0x110>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d01d      	beq.n	8008e78 <HAL_TIM_Base_Start+0xac>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a27      	ldr	r2, [pc, #156]	@ (8008ee0 <HAL_TIM_Base_Start+0x114>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d018      	beq.n	8008e78 <HAL_TIM_Base_Start+0xac>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a26      	ldr	r2, [pc, #152]	@ (8008ee4 <HAL_TIM_Base_Start+0x118>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d013      	beq.n	8008e78 <HAL_TIM_Base_Start+0xac>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a24      	ldr	r2, [pc, #144]	@ (8008ee8 <HAL_TIM_Base_Start+0x11c>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d00e      	beq.n	8008e78 <HAL_TIM_Base_Start+0xac>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a23      	ldr	r2, [pc, #140]	@ (8008eec <HAL_TIM_Base_Start+0x120>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d009      	beq.n	8008e78 <HAL_TIM_Base_Start+0xac>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	4a21      	ldr	r2, [pc, #132]	@ (8008ef0 <HAL_TIM_Base_Start+0x124>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d004      	beq.n	8008e78 <HAL_TIM_Base_Start+0xac>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4a20      	ldr	r2, [pc, #128]	@ (8008ef4 <HAL_TIM_Base_Start+0x128>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d115      	bne.n	8008ea4 <HAL_TIM_Base_Start+0xd8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	689a      	ldr	r2, [r3, #8]
 8008e7e:	4b1e      	ldr	r3, [pc, #120]	@ (8008ef8 <HAL_TIM_Base_Start+0x12c>)
 8008e80:	4013      	ands	r3, r2
 8008e82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2b06      	cmp	r3, #6
 8008e88:	d015      	beq.n	8008eb6 <HAL_TIM_Base_Start+0xea>
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e90:	d011      	beq.n	8008eb6 <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f042 0201 	orr.w	r2, r2, #1
 8008ea0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ea2:	e008      	b.n	8008eb6 <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	681a      	ldr	r2, [r3, #0]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f042 0201 	orr.w	r2, r2, #1
 8008eb2:	601a      	str	r2, [r3, #0]
 8008eb4:	e000      	b.n	8008eb8 <HAL_TIM_Base_Start+0xec>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008eb6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008eb8:	2300      	movs	r3, #0
}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	3714      	adds	r7, #20
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec4:	4770      	bx	lr
 8008ec6:	bf00      	nop
 8008ec8:	40012c00 	.word	0x40012c00
 8008ecc:	50012c00 	.word	0x50012c00
 8008ed0:	40000400 	.word	0x40000400
 8008ed4:	50000400 	.word	0x50000400
 8008ed8:	40000800 	.word	0x40000800
 8008edc:	50000800 	.word	0x50000800
 8008ee0:	40000c00 	.word	0x40000c00
 8008ee4:	50000c00 	.word	0x50000c00
 8008ee8:	40013400 	.word	0x40013400
 8008eec:	50013400 	.word	0x50013400
 8008ef0:	40014000 	.word	0x40014000
 8008ef4:	50014000 	.word	0x50014000
 8008ef8:	00010007 	.word	0x00010007

08008efc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b082      	sub	sp, #8
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d101      	bne.n	8008f0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	e049      	b.n	8008fa2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d106      	bne.n	8008f28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f000 f841 	bl	8008faa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2202      	movs	r2, #2
 8008f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681a      	ldr	r2, [r3, #0]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	3304      	adds	r3, #4
 8008f38:	4619      	mov	r1, r3
 8008f3a:	4610      	mov	r0, r2
 8008f3c:	f000 fd2a 	bl	8009994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2201      	movs	r2, #1
 8008f44:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2201      	movs	r2, #1
 8008f54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2201      	movs	r2, #1
 8008f5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2201      	movs	r2, #1
 8008f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2201      	movs	r2, #1
 8008f74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2201      	movs	r2, #1
 8008f84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2201      	movs	r2, #1
 8008f94:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008fa0:	2300      	movs	r3, #0
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3708      	adds	r7, #8
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}

08008faa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008faa:	b480      	push	{r7}
 8008fac:	b083      	sub	sp, #12
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008fb2:	bf00      	nop
 8008fb4:	370c      	adds	r7, #12
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbc:	4770      	bx	lr
	...

08008fc0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
 8008fc8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d109      	bne.n	8008fe4 <HAL_TIM_PWM_Start+0x24>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008fd6:	b2db      	uxtb	r3, r3
 8008fd8:	2b01      	cmp	r3, #1
 8008fda:	bf14      	ite	ne
 8008fdc:	2301      	movne	r3, #1
 8008fde:	2300      	moveq	r3, #0
 8008fe0:	b2db      	uxtb	r3, r3
 8008fe2:	e03c      	b.n	800905e <HAL_TIM_PWM_Start+0x9e>
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	2b04      	cmp	r3, #4
 8008fe8:	d109      	bne.n	8008ffe <HAL_TIM_PWM_Start+0x3e>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	2b01      	cmp	r3, #1
 8008ff4:	bf14      	ite	ne
 8008ff6:	2301      	movne	r3, #1
 8008ff8:	2300      	moveq	r3, #0
 8008ffa:	b2db      	uxtb	r3, r3
 8008ffc:	e02f      	b.n	800905e <HAL_TIM_PWM_Start+0x9e>
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	2b08      	cmp	r3, #8
 8009002:	d109      	bne.n	8009018 <HAL_TIM_PWM_Start+0x58>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800900a:	b2db      	uxtb	r3, r3
 800900c:	2b01      	cmp	r3, #1
 800900e:	bf14      	ite	ne
 8009010:	2301      	movne	r3, #1
 8009012:	2300      	moveq	r3, #0
 8009014:	b2db      	uxtb	r3, r3
 8009016:	e022      	b.n	800905e <HAL_TIM_PWM_Start+0x9e>
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	2b0c      	cmp	r3, #12
 800901c:	d109      	bne.n	8009032 <HAL_TIM_PWM_Start+0x72>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009024:	b2db      	uxtb	r3, r3
 8009026:	2b01      	cmp	r3, #1
 8009028:	bf14      	ite	ne
 800902a:	2301      	movne	r3, #1
 800902c:	2300      	moveq	r3, #0
 800902e:	b2db      	uxtb	r3, r3
 8009030:	e015      	b.n	800905e <HAL_TIM_PWM_Start+0x9e>
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	2b10      	cmp	r3, #16
 8009036:	d109      	bne.n	800904c <HAL_TIM_PWM_Start+0x8c>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b01      	cmp	r3, #1
 8009042:	bf14      	ite	ne
 8009044:	2301      	movne	r3, #1
 8009046:	2300      	moveq	r3, #0
 8009048:	b2db      	uxtb	r3, r3
 800904a:	e008      	b.n	800905e <HAL_TIM_PWM_Start+0x9e>
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009052:	b2db      	uxtb	r3, r3
 8009054:	2b01      	cmp	r3, #1
 8009056:	bf14      	ite	ne
 8009058:	2301      	movne	r3, #1
 800905a:	2300      	moveq	r3, #0
 800905c:	b2db      	uxtb	r3, r3
 800905e:	2b00      	cmp	r3, #0
 8009060:	d001      	beq.n	8009066 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009062:	2301      	movs	r3, #1
 8009064:	e0d8      	b.n	8009218 <HAL_TIM_PWM_Start+0x258>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d104      	bne.n	8009076 <HAL_TIM_PWM_Start+0xb6>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2202      	movs	r2, #2
 8009070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009074:	e023      	b.n	80090be <HAL_TIM_PWM_Start+0xfe>
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	2b04      	cmp	r3, #4
 800907a:	d104      	bne.n	8009086 <HAL_TIM_PWM_Start+0xc6>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2202      	movs	r2, #2
 8009080:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009084:	e01b      	b.n	80090be <HAL_TIM_PWM_Start+0xfe>
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	2b08      	cmp	r3, #8
 800908a:	d104      	bne.n	8009096 <HAL_TIM_PWM_Start+0xd6>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2202      	movs	r2, #2
 8009090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009094:	e013      	b.n	80090be <HAL_TIM_PWM_Start+0xfe>
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	2b0c      	cmp	r3, #12
 800909a:	d104      	bne.n	80090a6 <HAL_TIM_PWM_Start+0xe6>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2202      	movs	r2, #2
 80090a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80090a4:	e00b      	b.n	80090be <HAL_TIM_PWM_Start+0xfe>
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	2b10      	cmp	r3, #16
 80090aa:	d104      	bne.n	80090b6 <HAL_TIM_PWM_Start+0xf6>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2202      	movs	r2, #2
 80090b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80090b4:	e003      	b.n	80090be <HAL_TIM_PWM_Start+0xfe>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2202      	movs	r2, #2
 80090ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	2201      	movs	r2, #1
 80090c4:	6839      	ldr	r1, [r7, #0]
 80090c6:	4618      	mov	r0, r3
 80090c8:	f001 f9d6 	bl	800a478 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a53      	ldr	r2, [pc, #332]	@ (8009220 <HAL_TIM_PWM_Start+0x260>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d02c      	beq.n	8009130 <HAL_TIM_PWM_Start+0x170>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4a52      	ldr	r2, [pc, #328]	@ (8009224 <HAL_TIM_PWM_Start+0x264>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d027      	beq.n	8009130 <HAL_TIM_PWM_Start+0x170>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a50      	ldr	r2, [pc, #320]	@ (8009228 <HAL_TIM_PWM_Start+0x268>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d022      	beq.n	8009130 <HAL_TIM_PWM_Start+0x170>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4a4f      	ldr	r2, [pc, #316]	@ (800922c <HAL_TIM_PWM_Start+0x26c>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d01d      	beq.n	8009130 <HAL_TIM_PWM_Start+0x170>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a4d      	ldr	r2, [pc, #308]	@ (8009230 <HAL_TIM_PWM_Start+0x270>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d018      	beq.n	8009130 <HAL_TIM_PWM_Start+0x170>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	4a4c      	ldr	r2, [pc, #304]	@ (8009234 <HAL_TIM_PWM_Start+0x274>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d013      	beq.n	8009130 <HAL_TIM_PWM_Start+0x170>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a4a      	ldr	r2, [pc, #296]	@ (8009238 <HAL_TIM_PWM_Start+0x278>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d00e      	beq.n	8009130 <HAL_TIM_PWM_Start+0x170>
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	4a49      	ldr	r2, [pc, #292]	@ (800923c <HAL_TIM_PWM_Start+0x27c>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d009      	beq.n	8009130 <HAL_TIM_PWM_Start+0x170>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	4a47      	ldr	r2, [pc, #284]	@ (8009240 <HAL_TIM_PWM_Start+0x280>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d004      	beq.n	8009130 <HAL_TIM_PWM_Start+0x170>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a46      	ldr	r2, [pc, #280]	@ (8009244 <HAL_TIM_PWM_Start+0x284>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d101      	bne.n	8009134 <HAL_TIM_PWM_Start+0x174>
 8009130:	2301      	movs	r3, #1
 8009132:	e000      	b.n	8009136 <HAL_TIM_PWM_Start+0x176>
 8009134:	2300      	movs	r3, #0
 8009136:	2b00      	cmp	r3, #0
 8009138:	d007      	beq.n	800914a <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009148:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4a34      	ldr	r2, [pc, #208]	@ (8009220 <HAL_TIM_PWM_Start+0x260>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d040      	beq.n	80091d6 <HAL_TIM_PWM_Start+0x216>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	4a32      	ldr	r2, [pc, #200]	@ (8009224 <HAL_TIM_PWM_Start+0x264>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d03b      	beq.n	80091d6 <HAL_TIM_PWM_Start+0x216>
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009166:	d036      	beq.n	80091d6 <HAL_TIM_PWM_Start+0x216>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009170:	d031      	beq.n	80091d6 <HAL_TIM_PWM_Start+0x216>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4a34      	ldr	r2, [pc, #208]	@ (8009248 <HAL_TIM_PWM_Start+0x288>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d02c      	beq.n	80091d6 <HAL_TIM_PWM_Start+0x216>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a32      	ldr	r2, [pc, #200]	@ (800924c <HAL_TIM_PWM_Start+0x28c>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d027      	beq.n	80091d6 <HAL_TIM_PWM_Start+0x216>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	4a31      	ldr	r2, [pc, #196]	@ (8009250 <HAL_TIM_PWM_Start+0x290>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d022      	beq.n	80091d6 <HAL_TIM_PWM_Start+0x216>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	4a2f      	ldr	r2, [pc, #188]	@ (8009254 <HAL_TIM_PWM_Start+0x294>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d01d      	beq.n	80091d6 <HAL_TIM_PWM_Start+0x216>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	4a2e      	ldr	r2, [pc, #184]	@ (8009258 <HAL_TIM_PWM_Start+0x298>)
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d018      	beq.n	80091d6 <HAL_TIM_PWM_Start+0x216>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	4a2c      	ldr	r2, [pc, #176]	@ (800925c <HAL_TIM_PWM_Start+0x29c>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d013      	beq.n	80091d6 <HAL_TIM_PWM_Start+0x216>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4a1d      	ldr	r2, [pc, #116]	@ (8009228 <HAL_TIM_PWM_Start+0x268>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d00e      	beq.n	80091d6 <HAL_TIM_PWM_Start+0x216>
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4a1b      	ldr	r2, [pc, #108]	@ (800922c <HAL_TIM_PWM_Start+0x26c>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d009      	beq.n	80091d6 <HAL_TIM_PWM_Start+0x216>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4a1a      	ldr	r2, [pc, #104]	@ (8009230 <HAL_TIM_PWM_Start+0x270>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d004      	beq.n	80091d6 <HAL_TIM_PWM_Start+0x216>
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a18      	ldr	r2, [pc, #96]	@ (8009234 <HAL_TIM_PWM_Start+0x274>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d115      	bne.n	8009202 <HAL_TIM_PWM_Start+0x242>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	689a      	ldr	r2, [r3, #8]
 80091dc:	4b20      	ldr	r3, [pc, #128]	@ (8009260 <HAL_TIM_PWM_Start+0x2a0>)
 80091de:	4013      	ands	r3, r2
 80091e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	2b06      	cmp	r3, #6
 80091e6:	d015      	beq.n	8009214 <HAL_TIM_PWM_Start+0x254>
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091ee:	d011      	beq.n	8009214 <HAL_TIM_PWM_Start+0x254>
    {
      __HAL_TIM_ENABLE(htim);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	681a      	ldr	r2, [r3, #0]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f042 0201 	orr.w	r2, r2, #1
 80091fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009200:	e008      	b.n	8009214 <HAL_TIM_PWM_Start+0x254>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	681a      	ldr	r2, [r3, #0]
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f042 0201 	orr.w	r2, r2, #1
 8009210:	601a      	str	r2, [r3, #0]
 8009212:	e000      	b.n	8009216 <HAL_TIM_PWM_Start+0x256>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009214:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009216:	2300      	movs	r3, #0
}
 8009218:	4618      	mov	r0, r3
 800921a:	3710      	adds	r7, #16
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}
 8009220:	40012c00 	.word	0x40012c00
 8009224:	50012c00 	.word	0x50012c00
 8009228:	40013400 	.word	0x40013400
 800922c:	50013400 	.word	0x50013400
 8009230:	40014000 	.word	0x40014000
 8009234:	50014000 	.word	0x50014000
 8009238:	40014400 	.word	0x40014400
 800923c:	50014400 	.word	0x50014400
 8009240:	40014800 	.word	0x40014800
 8009244:	50014800 	.word	0x50014800
 8009248:	40000400 	.word	0x40000400
 800924c:	50000400 	.word	0x50000400
 8009250:	40000800 	.word	0x40000800
 8009254:	50000800 	.word	0x50000800
 8009258:	40000c00 	.word	0x40000c00
 800925c:	50000c00 	.word	0x50000c00
 8009260:	00010007 	.word	0x00010007

08009264 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b084      	sub	sp, #16
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	68db      	ldr	r3, [r3, #12]
 8009272:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	691b      	ldr	r3, [r3, #16]
 800927a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	f003 0302 	and.w	r3, r3, #2
 8009282:	2b00      	cmp	r3, #0
 8009284:	d020      	beq.n	80092c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	f003 0302 	and.w	r3, r3, #2
 800928c:	2b00      	cmp	r3, #0
 800928e:	d01b      	beq.n	80092c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f06f 0202 	mvn.w	r2, #2
 8009298:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2201      	movs	r2, #1
 800929e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	699b      	ldr	r3, [r3, #24]
 80092a6:	f003 0303 	and.w	r3, r3, #3
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d003      	beq.n	80092b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f000 fb52 	bl	8009958 <HAL_TIM_IC_CaptureCallback>
 80092b4:	e005      	b.n	80092c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 fb44 	bl	8009944 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f000 fb55 	bl	800996c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2200      	movs	r2, #0
 80092c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	f003 0304 	and.w	r3, r3, #4
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d020      	beq.n	8009314 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	f003 0304 	and.w	r3, r3, #4
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d01b      	beq.n	8009314 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f06f 0204 	mvn.w	r2, #4
 80092e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2202      	movs	r2, #2
 80092ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	699b      	ldr	r3, [r3, #24]
 80092f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d003      	beq.n	8009302 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	f000 fb2c 	bl	8009958 <HAL_TIM_IC_CaptureCallback>
 8009300:	e005      	b.n	800930e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f000 fb1e 	bl	8009944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f000 fb2f 	bl	800996c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2200      	movs	r2, #0
 8009312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	f003 0308 	and.w	r3, r3, #8
 800931a:	2b00      	cmp	r3, #0
 800931c:	d020      	beq.n	8009360 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	f003 0308 	and.w	r3, r3, #8
 8009324:	2b00      	cmp	r3, #0
 8009326:	d01b      	beq.n	8009360 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f06f 0208 	mvn.w	r2, #8
 8009330:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2204      	movs	r2, #4
 8009336:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	69db      	ldr	r3, [r3, #28]
 800933e:	f003 0303 	and.w	r3, r3, #3
 8009342:	2b00      	cmp	r3, #0
 8009344:	d003      	beq.n	800934e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f000 fb06 	bl	8009958 <HAL_TIM_IC_CaptureCallback>
 800934c:	e005      	b.n	800935a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f000 faf8 	bl	8009944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f000 fb09 	bl	800996c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2200      	movs	r2, #0
 800935e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	f003 0310 	and.w	r3, r3, #16
 8009366:	2b00      	cmp	r3, #0
 8009368:	d020      	beq.n	80093ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f003 0310 	and.w	r3, r3, #16
 8009370:	2b00      	cmp	r3, #0
 8009372:	d01b      	beq.n	80093ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f06f 0210 	mvn.w	r2, #16
 800937c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2208      	movs	r2, #8
 8009382:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	69db      	ldr	r3, [r3, #28]
 800938a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800938e:	2b00      	cmp	r3, #0
 8009390:	d003      	beq.n	800939a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f000 fae0 	bl	8009958 <HAL_TIM_IC_CaptureCallback>
 8009398:	e005      	b.n	80093a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f000 fad2 	bl	8009944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f000 fae3 	bl	800996c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2200      	movs	r2, #0
 80093aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	f003 0301 	and.w	r3, r3, #1
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d00c      	beq.n	80093d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	f003 0301 	and.w	r3, r3, #1
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d007      	beq.n	80093d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	f06f 0201 	mvn.w	r2, #1
 80093c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f000 fab0 	bl	8009930 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d104      	bne.n	80093e4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d00c      	beq.n	80093fe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d007      	beq.n	80093fe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80093f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f001 f9c9 	bl	800a790 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009404:	2b00      	cmp	r3, #0
 8009406:	d00c      	beq.n	8009422 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800940e:	2b00      	cmp	r3, #0
 8009410:	d007      	beq.n	8009422 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800941a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f001 f9c1 	bl	800a7a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009428:	2b00      	cmp	r3, #0
 800942a:	d00c      	beq.n	8009446 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009432:	2b00      	cmp	r3, #0
 8009434:	d007      	beq.n	8009446 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800943e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f000 fa9d 	bl	8009980 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	f003 0320 	and.w	r3, r3, #32
 800944c:	2b00      	cmp	r3, #0
 800944e:	d00c      	beq.n	800946a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f003 0320 	and.w	r3, r3, #32
 8009456:	2b00      	cmp	r3, #0
 8009458:	d007      	beq.n	800946a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f06f 0220 	mvn.w	r2, #32
 8009462:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f001 f989 	bl	800a77c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009470:	2b00      	cmp	r3, #0
 8009472:	d00c      	beq.n	800948e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800947a:	2b00      	cmp	r3, #0
 800947c:	d007      	beq.n	800948e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8009486:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009488:	6878      	ldr	r0, [r7, #4]
 800948a:	f001 f995 	bl	800a7b8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009494:	2b00      	cmp	r3, #0
 8009496:	d00c      	beq.n	80094b2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d007      	beq.n	80094b2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80094aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f001 f98d 	bl	800a7cc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d00c      	beq.n	80094d6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d007      	beq.n	80094d6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80094ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f001 f985 	bl	800a7e0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d00c      	beq.n	80094fa <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d007      	beq.n	80094fa <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80094f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f001 f97d 	bl	800a7f4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80094fa:	bf00      	nop
 80094fc:	3710      	adds	r7, #16
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}
	...

08009504 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b086      	sub	sp, #24
 8009508:	af00      	add	r7, sp, #0
 800950a:	60f8      	str	r0, [r7, #12]
 800950c:	60b9      	str	r1, [r7, #8]
 800950e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009510:	2300      	movs	r3, #0
 8009512:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800951a:	2b01      	cmp	r3, #1
 800951c:	d101      	bne.n	8009522 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800951e:	2302      	movs	r3, #2
 8009520:	e0ff      	b.n	8009722 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2201      	movs	r2, #1
 8009526:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2b14      	cmp	r3, #20
 800952e:	f200 80f0 	bhi.w	8009712 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009532:	a201      	add	r2, pc, #4	@ (adr r2, 8009538 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009538:	0800958d 	.word	0x0800958d
 800953c:	08009713 	.word	0x08009713
 8009540:	08009713 	.word	0x08009713
 8009544:	08009713 	.word	0x08009713
 8009548:	080095cd 	.word	0x080095cd
 800954c:	08009713 	.word	0x08009713
 8009550:	08009713 	.word	0x08009713
 8009554:	08009713 	.word	0x08009713
 8009558:	0800960f 	.word	0x0800960f
 800955c:	08009713 	.word	0x08009713
 8009560:	08009713 	.word	0x08009713
 8009564:	08009713 	.word	0x08009713
 8009568:	0800964f 	.word	0x0800964f
 800956c:	08009713 	.word	0x08009713
 8009570:	08009713 	.word	0x08009713
 8009574:	08009713 	.word	0x08009713
 8009578:	08009691 	.word	0x08009691
 800957c:	08009713 	.word	0x08009713
 8009580:	08009713 	.word	0x08009713
 8009584:	08009713 	.word	0x08009713
 8009588:	080096d1 	.word	0x080096d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	68b9      	ldr	r1, [r7, #8]
 8009592:	4618      	mov	r0, r3
 8009594:	f000 fafe 	bl	8009b94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	699a      	ldr	r2, [r3, #24]
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f042 0208 	orr.w	r2, r2, #8
 80095a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	699a      	ldr	r2, [r3, #24]
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f022 0204 	bic.w	r2, r2, #4
 80095b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	6999      	ldr	r1, [r3, #24]
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	691a      	ldr	r2, [r3, #16]
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	430a      	orrs	r2, r1
 80095c8:	619a      	str	r2, [r3, #24]
      break;
 80095ca:	e0a5      	b.n	8009718 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	68b9      	ldr	r1, [r7, #8]
 80095d2:	4618      	mov	r0, r3
 80095d4:	f000 fba0 	bl	8009d18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	699a      	ldr	r2, [r3, #24]
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80095e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	699a      	ldr	r2, [r3, #24]
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80095f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	6999      	ldr	r1, [r3, #24]
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	691b      	ldr	r3, [r3, #16]
 8009602:	021a      	lsls	r2, r3, #8
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	430a      	orrs	r2, r1
 800960a:	619a      	str	r2, [r3, #24]
      break;
 800960c:	e084      	b.n	8009718 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	68b9      	ldr	r1, [r7, #8]
 8009614:	4618      	mov	r0, r3
 8009616:	f000 fc2f 	bl	8009e78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	69da      	ldr	r2, [r3, #28]
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f042 0208 	orr.w	r2, r2, #8
 8009628:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	69da      	ldr	r2, [r3, #28]
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f022 0204 	bic.w	r2, r2, #4
 8009638:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	69d9      	ldr	r1, [r3, #28]
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	691a      	ldr	r2, [r3, #16]
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	430a      	orrs	r2, r1
 800964a:	61da      	str	r2, [r3, #28]
      break;
 800964c:	e064      	b.n	8009718 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	68b9      	ldr	r1, [r7, #8]
 8009654:	4618      	mov	r0, r3
 8009656:	f000 fcbd 	bl	8009fd4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	69da      	ldr	r2, [r3, #28]
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009668:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	69da      	ldr	r2, [r3, #28]
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009678:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	69d9      	ldr	r1, [r3, #28]
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	691b      	ldr	r3, [r3, #16]
 8009684:	021a      	lsls	r2, r3, #8
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	430a      	orrs	r2, r1
 800968c:	61da      	str	r2, [r3, #28]
      break;
 800968e:	e043      	b.n	8009718 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	68b9      	ldr	r1, [r7, #8]
 8009696:	4618      	mov	r0, r3
 8009698:	f000 fd4c 	bl	800a134 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f042 0208 	orr.w	r2, r2, #8
 80096aa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f022 0204 	bic.w	r2, r2, #4
 80096ba:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	691a      	ldr	r2, [r3, #16]
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	430a      	orrs	r2, r1
 80096cc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80096ce:	e023      	b.n	8009718 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	68b9      	ldr	r1, [r7, #8]
 80096d6:	4618      	mov	r0, r3
 80096d8:	f000 fdae 	bl	800a238 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80096ea:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80096fa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	691b      	ldr	r3, [r3, #16]
 8009706:	021a      	lsls	r2, r3, #8
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	430a      	orrs	r2, r1
 800970e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009710:	e002      	b.n	8009718 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009712:	2301      	movs	r3, #1
 8009714:	75fb      	strb	r3, [r7, #23]
      break;
 8009716:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	2200      	movs	r2, #0
 800971c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009720:	7dfb      	ldrb	r3, [r7, #23]
}
 8009722:	4618      	mov	r0, r3
 8009724:	3718      	adds	r7, #24
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}
 800972a:	bf00      	nop

0800972c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b084      	sub	sp, #16
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
 8009734:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009736:	2300      	movs	r3, #0
 8009738:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009740:	2b01      	cmp	r3, #1
 8009742:	d101      	bne.n	8009748 <HAL_TIM_ConfigClockSource+0x1c>
 8009744:	2302      	movs	r3, #2
 8009746:	e0e6      	b.n	8009916 <HAL_TIM_ConfigClockSource+0x1ea>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2201      	movs	r2, #1
 800974c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2202      	movs	r2, #2
 8009754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	689b      	ldr	r3, [r3, #8]
 800975e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8009766:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800976a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009772:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	68ba      	ldr	r2, [r7, #8]
 800977a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	4a67      	ldr	r2, [pc, #412]	@ (8009920 <HAL_TIM_ConfigClockSource+0x1f4>)
 8009782:	4293      	cmp	r3, r2
 8009784:	f000 80b1 	beq.w	80098ea <HAL_TIM_ConfigClockSource+0x1be>
 8009788:	4a65      	ldr	r2, [pc, #404]	@ (8009920 <HAL_TIM_ConfigClockSource+0x1f4>)
 800978a:	4293      	cmp	r3, r2
 800978c:	f200 80b6 	bhi.w	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 8009790:	4a64      	ldr	r2, [pc, #400]	@ (8009924 <HAL_TIM_ConfigClockSource+0x1f8>)
 8009792:	4293      	cmp	r3, r2
 8009794:	f000 80a9 	beq.w	80098ea <HAL_TIM_ConfigClockSource+0x1be>
 8009798:	4a62      	ldr	r2, [pc, #392]	@ (8009924 <HAL_TIM_ConfigClockSource+0x1f8>)
 800979a:	4293      	cmp	r3, r2
 800979c:	f200 80ae 	bhi.w	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 80097a0:	4a61      	ldr	r2, [pc, #388]	@ (8009928 <HAL_TIM_ConfigClockSource+0x1fc>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	f000 80a1 	beq.w	80098ea <HAL_TIM_ConfigClockSource+0x1be>
 80097a8:	4a5f      	ldr	r2, [pc, #380]	@ (8009928 <HAL_TIM_ConfigClockSource+0x1fc>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	f200 80a6 	bhi.w	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 80097b0:	4a5e      	ldr	r2, [pc, #376]	@ (800992c <HAL_TIM_ConfigClockSource+0x200>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	f000 8099 	beq.w	80098ea <HAL_TIM_ConfigClockSource+0x1be>
 80097b8:	4a5c      	ldr	r2, [pc, #368]	@ (800992c <HAL_TIM_ConfigClockSource+0x200>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	f200 809e 	bhi.w	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 80097c0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80097c4:	f000 8091 	beq.w	80098ea <HAL_TIM_ConfigClockSource+0x1be>
 80097c8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80097cc:	f200 8096 	bhi.w	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 80097d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097d4:	f000 8089 	beq.w	80098ea <HAL_TIM_ConfigClockSource+0x1be>
 80097d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097dc:	f200 808e 	bhi.w	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 80097e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097e4:	d03e      	beq.n	8009864 <HAL_TIM_ConfigClockSource+0x138>
 80097e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097ea:	f200 8087 	bhi.w	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 80097ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097f2:	f000 8086 	beq.w	8009902 <HAL_TIM_ConfigClockSource+0x1d6>
 80097f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097fa:	d87f      	bhi.n	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 80097fc:	2b70      	cmp	r3, #112	@ 0x70
 80097fe:	d01a      	beq.n	8009836 <HAL_TIM_ConfigClockSource+0x10a>
 8009800:	2b70      	cmp	r3, #112	@ 0x70
 8009802:	d87b      	bhi.n	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 8009804:	2b60      	cmp	r3, #96	@ 0x60
 8009806:	d050      	beq.n	80098aa <HAL_TIM_ConfigClockSource+0x17e>
 8009808:	2b60      	cmp	r3, #96	@ 0x60
 800980a:	d877      	bhi.n	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 800980c:	2b50      	cmp	r3, #80	@ 0x50
 800980e:	d03c      	beq.n	800988a <HAL_TIM_ConfigClockSource+0x15e>
 8009810:	2b50      	cmp	r3, #80	@ 0x50
 8009812:	d873      	bhi.n	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 8009814:	2b40      	cmp	r3, #64	@ 0x40
 8009816:	d058      	beq.n	80098ca <HAL_TIM_ConfigClockSource+0x19e>
 8009818:	2b40      	cmp	r3, #64	@ 0x40
 800981a:	d86f      	bhi.n	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 800981c:	2b30      	cmp	r3, #48	@ 0x30
 800981e:	d064      	beq.n	80098ea <HAL_TIM_ConfigClockSource+0x1be>
 8009820:	2b30      	cmp	r3, #48	@ 0x30
 8009822:	d86b      	bhi.n	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 8009824:	2b20      	cmp	r3, #32
 8009826:	d060      	beq.n	80098ea <HAL_TIM_ConfigClockSource+0x1be>
 8009828:	2b20      	cmp	r3, #32
 800982a:	d867      	bhi.n	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
 800982c:	2b00      	cmp	r3, #0
 800982e:	d05c      	beq.n	80098ea <HAL_TIM_ConfigClockSource+0x1be>
 8009830:	2b10      	cmp	r3, #16
 8009832:	d05a      	beq.n	80098ea <HAL_TIM_ConfigClockSource+0x1be>
 8009834:	e062      	b.n	80098fc <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009846:	f000 fdf7 	bl	800a438 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	689b      	ldr	r3, [r3, #8]
 8009850:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009858:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	68ba      	ldr	r2, [r7, #8]
 8009860:	609a      	str	r2, [r3, #8]
      break;
 8009862:	e04f      	b.n	8009904 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009874:	f000 fde0 	bl	800a438 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	689a      	ldr	r2, [r3, #8]
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009886:	609a      	str	r2, [r3, #8]
      break;
 8009888:	e03c      	b.n	8009904 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009896:	461a      	mov	r2, r3
 8009898:	f000 fd52 	bl	800a340 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	2150      	movs	r1, #80	@ 0x50
 80098a2:	4618      	mov	r0, r3
 80098a4:	f000 fdab 	bl	800a3fe <TIM_ITRx_SetConfig>
      break;
 80098a8:	e02c      	b.n	8009904 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80098b6:	461a      	mov	r2, r3
 80098b8:	f000 fd71 	bl	800a39e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	2160      	movs	r1, #96	@ 0x60
 80098c2:	4618      	mov	r0, r3
 80098c4:	f000 fd9b 	bl	800a3fe <TIM_ITRx_SetConfig>
      break;
 80098c8:	e01c      	b.n	8009904 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80098d6:	461a      	mov	r2, r3
 80098d8:	f000 fd32 	bl	800a340 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	2140      	movs	r1, #64	@ 0x40
 80098e2:	4618      	mov	r0, r3
 80098e4:	f000 fd8b 	bl	800a3fe <TIM_ITRx_SetConfig>
      break;
 80098e8:	e00c      	b.n	8009904 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681a      	ldr	r2, [r3, #0]
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4619      	mov	r1, r3
 80098f4:	4610      	mov	r0, r2
 80098f6:	f000 fd82 	bl	800a3fe <TIM_ITRx_SetConfig>
      break;
 80098fa:	e003      	b.n	8009904 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 80098fc:	2301      	movs	r3, #1
 80098fe:	73fb      	strb	r3, [r7, #15]
      break;
 8009900:	e000      	b.n	8009904 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 8009902:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2201      	movs	r2, #1
 8009908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2200      	movs	r2, #0
 8009910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009914:	7bfb      	ldrb	r3, [r7, #15]
}
 8009916:	4618      	mov	r0, r3
 8009918:	3710      	adds	r7, #16
 800991a:	46bd      	mov	sp, r7
 800991c:	bd80      	pop	{r7, pc}
 800991e:	bf00      	nop
 8009920:	00100070 	.word	0x00100070
 8009924:	00100040 	.word	0x00100040
 8009928:	00100030 	.word	0x00100030
 800992c:	00100020 	.word	0x00100020

08009930 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009930:	b480      	push	{r7}
 8009932:	b083      	sub	sp, #12
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009938:	bf00      	nop
 800993a:	370c      	adds	r7, #12
 800993c:	46bd      	mov	sp, r7
 800993e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009942:	4770      	bx	lr

08009944 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009944:	b480      	push	{r7}
 8009946:	b083      	sub	sp, #12
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800994c:	bf00      	nop
 800994e:	370c      	adds	r7, #12
 8009950:	46bd      	mov	sp, r7
 8009952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009956:	4770      	bx	lr

08009958 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009958:	b480      	push	{r7}
 800995a:	b083      	sub	sp, #12
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009960:	bf00      	nop
 8009962:	370c      	adds	r7, #12
 8009964:	46bd      	mov	sp, r7
 8009966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996a:	4770      	bx	lr

0800996c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800996c:	b480      	push	{r7}
 800996e:	b083      	sub	sp, #12
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009974:	bf00      	nop
 8009976:	370c      	adds	r7, #12
 8009978:	46bd      	mov	sp, r7
 800997a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997e:	4770      	bx	lr

08009980 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009980:	b480      	push	{r7}
 8009982:	b083      	sub	sp, #12
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009988:	bf00      	nop
 800998a:	370c      	adds	r7, #12
 800998c:	46bd      	mov	sp, r7
 800998e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009992:	4770      	bx	lr

08009994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009994:	b480      	push	{r7}
 8009996:	b085      	sub	sp, #20
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
 800999c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	4a6b      	ldr	r2, [pc, #428]	@ (8009b54 <TIM_Base_SetConfig+0x1c0>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d02b      	beq.n	8009a04 <TIM_Base_SetConfig+0x70>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	4a6a      	ldr	r2, [pc, #424]	@ (8009b58 <TIM_Base_SetConfig+0x1c4>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d027      	beq.n	8009a04 <TIM_Base_SetConfig+0x70>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099ba:	d023      	beq.n	8009a04 <TIM_Base_SetConfig+0x70>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80099c2:	d01f      	beq.n	8009a04 <TIM_Base_SetConfig+0x70>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	4a65      	ldr	r2, [pc, #404]	@ (8009b5c <TIM_Base_SetConfig+0x1c8>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d01b      	beq.n	8009a04 <TIM_Base_SetConfig+0x70>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	4a64      	ldr	r2, [pc, #400]	@ (8009b60 <TIM_Base_SetConfig+0x1cc>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d017      	beq.n	8009a04 <TIM_Base_SetConfig+0x70>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	4a63      	ldr	r2, [pc, #396]	@ (8009b64 <TIM_Base_SetConfig+0x1d0>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d013      	beq.n	8009a04 <TIM_Base_SetConfig+0x70>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	4a62      	ldr	r2, [pc, #392]	@ (8009b68 <TIM_Base_SetConfig+0x1d4>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d00f      	beq.n	8009a04 <TIM_Base_SetConfig+0x70>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	4a61      	ldr	r2, [pc, #388]	@ (8009b6c <TIM_Base_SetConfig+0x1d8>)
 80099e8:	4293      	cmp	r3, r2
 80099ea:	d00b      	beq.n	8009a04 <TIM_Base_SetConfig+0x70>
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	4a60      	ldr	r2, [pc, #384]	@ (8009b70 <TIM_Base_SetConfig+0x1dc>)
 80099f0:	4293      	cmp	r3, r2
 80099f2:	d007      	beq.n	8009a04 <TIM_Base_SetConfig+0x70>
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	4a5f      	ldr	r2, [pc, #380]	@ (8009b74 <TIM_Base_SetConfig+0x1e0>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d003      	beq.n	8009a04 <TIM_Base_SetConfig+0x70>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	4a5e      	ldr	r2, [pc, #376]	@ (8009b78 <TIM_Base_SetConfig+0x1e4>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d108      	bne.n	8009a16 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	68fa      	ldr	r2, [r7, #12]
 8009a12:	4313      	orrs	r3, r2
 8009a14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	4a4e      	ldr	r2, [pc, #312]	@ (8009b54 <TIM_Base_SetConfig+0x1c0>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d043      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	4a4d      	ldr	r2, [pc, #308]	@ (8009b58 <TIM_Base_SetConfig+0x1c4>)
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d03f      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a2c:	d03b      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009a34:	d037      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	4a48      	ldr	r2, [pc, #288]	@ (8009b5c <TIM_Base_SetConfig+0x1c8>)
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d033      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	4a47      	ldr	r2, [pc, #284]	@ (8009b60 <TIM_Base_SetConfig+0x1cc>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d02f      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	4a46      	ldr	r2, [pc, #280]	@ (8009b64 <TIM_Base_SetConfig+0x1d0>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d02b      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	4a45      	ldr	r2, [pc, #276]	@ (8009b68 <TIM_Base_SetConfig+0x1d4>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d027      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	4a44      	ldr	r2, [pc, #272]	@ (8009b6c <TIM_Base_SetConfig+0x1d8>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d023      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	4a43      	ldr	r2, [pc, #268]	@ (8009b70 <TIM_Base_SetConfig+0x1dc>)
 8009a62:	4293      	cmp	r3, r2
 8009a64:	d01f      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	4a42      	ldr	r2, [pc, #264]	@ (8009b74 <TIM_Base_SetConfig+0x1e0>)
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d01b      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	4a41      	ldr	r2, [pc, #260]	@ (8009b78 <TIM_Base_SetConfig+0x1e4>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d017      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	4a40      	ldr	r2, [pc, #256]	@ (8009b7c <TIM_Base_SetConfig+0x1e8>)
 8009a7a:	4293      	cmp	r3, r2
 8009a7c:	d013      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	4a3f      	ldr	r2, [pc, #252]	@ (8009b80 <TIM_Base_SetConfig+0x1ec>)
 8009a82:	4293      	cmp	r3, r2
 8009a84:	d00f      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	4a3e      	ldr	r2, [pc, #248]	@ (8009b84 <TIM_Base_SetConfig+0x1f0>)
 8009a8a:	4293      	cmp	r3, r2
 8009a8c:	d00b      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	4a3d      	ldr	r2, [pc, #244]	@ (8009b88 <TIM_Base_SetConfig+0x1f4>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d007      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	4a3c      	ldr	r2, [pc, #240]	@ (8009b8c <TIM_Base_SetConfig+0x1f8>)
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	d003      	beq.n	8009aa6 <TIM_Base_SetConfig+0x112>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	4a3b      	ldr	r2, [pc, #236]	@ (8009b90 <TIM_Base_SetConfig+0x1fc>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d108      	bne.n	8009ab8 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009aac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	68db      	ldr	r3, [r3, #12]
 8009ab2:	68fa      	ldr	r2, [r7, #12]
 8009ab4:	4313      	orrs	r3, r2
 8009ab6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	695b      	ldr	r3, [r3, #20]
 8009ac2:	4313      	orrs	r3, r2
 8009ac4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	689a      	ldr	r2, [r3, #8]
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	681a      	ldr	r2, [r3, #0]
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8009b54 <TIM_Base_SetConfig+0x1c0>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d023      	beq.n	8009b26 <TIM_Base_SetConfig+0x192>
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	4a1d      	ldr	r2, [pc, #116]	@ (8009b58 <TIM_Base_SetConfig+0x1c4>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d01f      	beq.n	8009b26 <TIM_Base_SetConfig+0x192>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	4a22      	ldr	r2, [pc, #136]	@ (8009b74 <TIM_Base_SetConfig+0x1e0>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d01b      	beq.n	8009b26 <TIM_Base_SetConfig+0x192>
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	4a21      	ldr	r2, [pc, #132]	@ (8009b78 <TIM_Base_SetConfig+0x1e4>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d017      	beq.n	8009b26 <TIM_Base_SetConfig+0x192>
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	4a20      	ldr	r2, [pc, #128]	@ (8009b7c <TIM_Base_SetConfig+0x1e8>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d013      	beq.n	8009b26 <TIM_Base_SetConfig+0x192>
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	4a1f      	ldr	r2, [pc, #124]	@ (8009b80 <TIM_Base_SetConfig+0x1ec>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d00f      	beq.n	8009b26 <TIM_Base_SetConfig+0x192>
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	4a1e      	ldr	r2, [pc, #120]	@ (8009b84 <TIM_Base_SetConfig+0x1f0>)
 8009b0a:	4293      	cmp	r3, r2
 8009b0c:	d00b      	beq.n	8009b26 <TIM_Base_SetConfig+0x192>
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	4a1d      	ldr	r2, [pc, #116]	@ (8009b88 <TIM_Base_SetConfig+0x1f4>)
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d007      	beq.n	8009b26 <TIM_Base_SetConfig+0x192>
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	4a1c      	ldr	r2, [pc, #112]	@ (8009b8c <TIM_Base_SetConfig+0x1f8>)
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	d003      	beq.n	8009b26 <TIM_Base_SetConfig+0x192>
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	4a1b      	ldr	r2, [pc, #108]	@ (8009b90 <TIM_Base_SetConfig+0x1fc>)
 8009b22:	4293      	cmp	r3, r2
 8009b24:	d103      	bne.n	8009b2e <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	691a      	ldr	r2, [r3, #16]
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f043 0204 	orr.w	r2, r3, #4
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	68fa      	ldr	r2, [r7, #12]
 8009b44:	601a      	str	r2, [r3, #0]
}
 8009b46:	bf00      	nop
 8009b48:	3714      	adds	r7, #20
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b50:	4770      	bx	lr
 8009b52:	bf00      	nop
 8009b54:	40012c00 	.word	0x40012c00
 8009b58:	50012c00 	.word	0x50012c00
 8009b5c:	40000400 	.word	0x40000400
 8009b60:	50000400 	.word	0x50000400
 8009b64:	40000800 	.word	0x40000800
 8009b68:	50000800 	.word	0x50000800
 8009b6c:	40000c00 	.word	0x40000c00
 8009b70:	50000c00 	.word	0x50000c00
 8009b74:	40013400 	.word	0x40013400
 8009b78:	50013400 	.word	0x50013400
 8009b7c:	40014000 	.word	0x40014000
 8009b80:	50014000 	.word	0x50014000
 8009b84:	40014400 	.word	0x40014400
 8009b88:	50014400 	.word	0x50014400
 8009b8c:	40014800 	.word	0x40014800
 8009b90:	50014800 	.word	0x50014800

08009b94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b087      	sub	sp, #28
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6a1b      	ldr	r3, [r3, #32]
 8009ba2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6a1b      	ldr	r3, [r3, #32]
 8009ba8:	f023 0201 	bic.w	r2, r3, #1
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	685b      	ldr	r3, [r3, #4]
 8009bb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	699b      	ldr	r3, [r3, #24]
 8009bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009bc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	f023 0303 	bic.w	r3, r3, #3
 8009bce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	68fa      	ldr	r2, [r7, #12]
 8009bd6:	4313      	orrs	r3, r2
 8009bd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009bda:	697b      	ldr	r3, [r7, #20]
 8009bdc:	f023 0302 	bic.w	r3, r3, #2
 8009be0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	689b      	ldr	r3, [r3, #8]
 8009be6:	697a      	ldr	r2, [r7, #20]
 8009be8:	4313      	orrs	r3, r2
 8009bea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	4a40      	ldr	r2, [pc, #256]	@ (8009cf0 <TIM_OC1_SetConfig+0x15c>)
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d023      	beq.n	8009c3c <TIM_OC1_SetConfig+0xa8>
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	4a3f      	ldr	r2, [pc, #252]	@ (8009cf4 <TIM_OC1_SetConfig+0x160>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d01f      	beq.n	8009c3c <TIM_OC1_SetConfig+0xa8>
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	4a3e      	ldr	r2, [pc, #248]	@ (8009cf8 <TIM_OC1_SetConfig+0x164>)
 8009c00:	4293      	cmp	r3, r2
 8009c02:	d01b      	beq.n	8009c3c <TIM_OC1_SetConfig+0xa8>
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	4a3d      	ldr	r2, [pc, #244]	@ (8009cfc <TIM_OC1_SetConfig+0x168>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d017      	beq.n	8009c3c <TIM_OC1_SetConfig+0xa8>
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	4a3c      	ldr	r2, [pc, #240]	@ (8009d00 <TIM_OC1_SetConfig+0x16c>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d013      	beq.n	8009c3c <TIM_OC1_SetConfig+0xa8>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	4a3b      	ldr	r2, [pc, #236]	@ (8009d04 <TIM_OC1_SetConfig+0x170>)
 8009c18:	4293      	cmp	r3, r2
 8009c1a:	d00f      	beq.n	8009c3c <TIM_OC1_SetConfig+0xa8>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	4a3a      	ldr	r2, [pc, #232]	@ (8009d08 <TIM_OC1_SetConfig+0x174>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d00b      	beq.n	8009c3c <TIM_OC1_SetConfig+0xa8>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	4a39      	ldr	r2, [pc, #228]	@ (8009d0c <TIM_OC1_SetConfig+0x178>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d007      	beq.n	8009c3c <TIM_OC1_SetConfig+0xa8>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	4a38      	ldr	r2, [pc, #224]	@ (8009d10 <TIM_OC1_SetConfig+0x17c>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d003      	beq.n	8009c3c <TIM_OC1_SetConfig+0xa8>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	4a37      	ldr	r2, [pc, #220]	@ (8009d14 <TIM_OC1_SetConfig+0x180>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d10c      	bne.n	8009c56 <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	f023 0308 	bic.w	r3, r3, #8
 8009c42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	68db      	ldr	r3, [r3, #12]
 8009c48:	697a      	ldr	r2, [r7, #20]
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	f023 0304 	bic.w	r3, r3, #4
 8009c54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	4a25      	ldr	r2, [pc, #148]	@ (8009cf0 <TIM_OC1_SetConfig+0x15c>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d023      	beq.n	8009ca6 <TIM_OC1_SetConfig+0x112>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	4a24      	ldr	r2, [pc, #144]	@ (8009cf4 <TIM_OC1_SetConfig+0x160>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d01f      	beq.n	8009ca6 <TIM_OC1_SetConfig+0x112>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	4a23      	ldr	r2, [pc, #140]	@ (8009cf8 <TIM_OC1_SetConfig+0x164>)
 8009c6a:	4293      	cmp	r3, r2
 8009c6c:	d01b      	beq.n	8009ca6 <TIM_OC1_SetConfig+0x112>
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	4a22      	ldr	r2, [pc, #136]	@ (8009cfc <TIM_OC1_SetConfig+0x168>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d017      	beq.n	8009ca6 <TIM_OC1_SetConfig+0x112>
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	4a21      	ldr	r2, [pc, #132]	@ (8009d00 <TIM_OC1_SetConfig+0x16c>)
 8009c7a:	4293      	cmp	r3, r2
 8009c7c:	d013      	beq.n	8009ca6 <TIM_OC1_SetConfig+0x112>
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	4a20      	ldr	r2, [pc, #128]	@ (8009d04 <TIM_OC1_SetConfig+0x170>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d00f      	beq.n	8009ca6 <TIM_OC1_SetConfig+0x112>
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	4a1f      	ldr	r2, [pc, #124]	@ (8009d08 <TIM_OC1_SetConfig+0x174>)
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	d00b      	beq.n	8009ca6 <TIM_OC1_SetConfig+0x112>
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	4a1e      	ldr	r2, [pc, #120]	@ (8009d0c <TIM_OC1_SetConfig+0x178>)
 8009c92:	4293      	cmp	r3, r2
 8009c94:	d007      	beq.n	8009ca6 <TIM_OC1_SetConfig+0x112>
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	4a1d      	ldr	r2, [pc, #116]	@ (8009d10 <TIM_OC1_SetConfig+0x17c>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d003      	beq.n	8009ca6 <TIM_OC1_SetConfig+0x112>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	4a1c      	ldr	r2, [pc, #112]	@ (8009d14 <TIM_OC1_SetConfig+0x180>)
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	d111      	bne.n	8009cca <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009cac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009cae:	693b      	ldr	r3, [r7, #16]
 8009cb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009cb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	695b      	ldr	r3, [r3, #20]
 8009cba:	693a      	ldr	r2, [r7, #16]
 8009cbc:	4313      	orrs	r3, r2
 8009cbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	699b      	ldr	r3, [r3, #24]
 8009cc4:	693a      	ldr	r2, [r7, #16]
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	693a      	ldr	r2, [r7, #16]
 8009cce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	68fa      	ldr	r2, [r7, #12]
 8009cd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	685a      	ldr	r2, [r3, #4]
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	697a      	ldr	r2, [r7, #20]
 8009ce2:	621a      	str	r2, [r3, #32]
}
 8009ce4:	bf00      	nop
 8009ce6:	371c      	adds	r7, #28
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr
 8009cf0:	40012c00 	.word	0x40012c00
 8009cf4:	50012c00 	.word	0x50012c00
 8009cf8:	40013400 	.word	0x40013400
 8009cfc:	50013400 	.word	0x50013400
 8009d00:	40014000 	.word	0x40014000
 8009d04:	50014000 	.word	0x50014000
 8009d08:	40014400 	.word	0x40014400
 8009d0c:	50014400 	.word	0x50014400
 8009d10:	40014800 	.word	0x40014800
 8009d14:	50014800 	.word	0x50014800

08009d18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d18:	b480      	push	{r7}
 8009d1a:	b087      	sub	sp, #28
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
 8009d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6a1b      	ldr	r3, [r3, #32]
 8009d26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6a1b      	ldr	r3, [r3, #32]
 8009d2c:	f023 0210 	bic.w	r2, r3, #16
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	685b      	ldr	r3, [r3, #4]
 8009d38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	699b      	ldr	r3, [r3, #24]
 8009d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009d46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	021b      	lsls	r3, r3, #8
 8009d5a:	68fa      	ldr	r2, [r7, #12]
 8009d5c:	4313      	orrs	r3, r2
 8009d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009d60:	697b      	ldr	r3, [r7, #20]
 8009d62:	f023 0320 	bic.w	r3, r3, #32
 8009d66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	011b      	lsls	r3, r3, #4
 8009d6e:	697a      	ldr	r2, [r7, #20]
 8009d70:	4313      	orrs	r3, r2
 8009d72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	4a36      	ldr	r2, [pc, #216]	@ (8009e50 <TIM_OC2_SetConfig+0x138>)
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d00b      	beq.n	8009d94 <TIM_OC2_SetConfig+0x7c>
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	4a35      	ldr	r2, [pc, #212]	@ (8009e54 <TIM_OC2_SetConfig+0x13c>)
 8009d80:	4293      	cmp	r3, r2
 8009d82:	d007      	beq.n	8009d94 <TIM_OC2_SetConfig+0x7c>
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	4a34      	ldr	r2, [pc, #208]	@ (8009e58 <TIM_OC2_SetConfig+0x140>)
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d003      	beq.n	8009d94 <TIM_OC2_SetConfig+0x7c>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	4a33      	ldr	r2, [pc, #204]	@ (8009e5c <TIM_OC2_SetConfig+0x144>)
 8009d90:	4293      	cmp	r3, r2
 8009d92:	d10d      	bne.n	8009db0 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009d94:	697b      	ldr	r3, [r7, #20]
 8009d96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	68db      	ldr	r3, [r3, #12]
 8009da0:	011b      	lsls	r3, r3, #4
 8009da2:	697a      	ldr	r2, [r7, #20]
 8009da4:	4313      	orrs	r3, r2
 8009da6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009dae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	4a27      	ldr	r2, [pc, #156]	@ (8009e50 <TIM_OC2_SetConfig+0x138>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d023      	beq.n	8009e00 <TIM_OC2_SetConfig+0xe8>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	4a26      	ldr	r2, [pc, #152]	@ (8009e54 <TIM_OC2_SetConfig+0x13c>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d01f      	beq.n	8009e00 <TIM_OC2_SetConfig+0xe8>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	4a25      	ldr	r2, [pc, #148]	@ (8009e58 <TIM_OC2_SetConfig+0x140>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d01b      	beq.n	8009e00 <TIM_OC2_SetConfig+0xe8>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	4a24      	ldr	r2, [pc, #144]	@ (8009e5c <TIM_OC2_SetConfig+0x144>)
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d017      	beq.n	8009e00 <TIM_OC2_SetConfig+0xe8>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	4a23      	ldr	r2, [pc, #140]	@ (8009e60 <TIM_OC2_SetConfig+0x148>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d013      	beq.n	8009e00 <TIM_OC2_SetConfig+0xe8>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4a22      	ldr	r2, [pc, #136]	@ (8009e64 <TIM_OC2_SetConfig+0x14c>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d00f      	beq.n	8009e00 <TIM_OC2_SetConfig+0xe8>
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4a21      	ldr	r2, [pc, #132]	@ (8009e68 <TIM_OC2_SetConfig+0x150>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d00b      	beq.n	8009e00 <TIM_OC2_SetConfig+0xe8>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	4a20      	ldr	r2, [pc, #128]	@ (8009e6c <TIM_OC2_SetConfig+0x154>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d007      	beq.n	8009e00 <TIM_OC2_SetConfig+0xe8>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	4a1f      	ldr	r2, [pc, #124]	@ (8009e70 <TIM_OC2_SetConfig+0x158>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d003      	beq.n	8009e00 <TIM_OC2_SetConfig+0xe8>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8009e74 <TIM_OC2_SetConfig+0x15c>)
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	d113      	bne.n	8009e28 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009e06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009e08:	693b      	ldr	r3, [r7, #16]
 8009e0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009e0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	695b      	ldr	r3, [r3, #20]
 8009e14:	009b      	lsls	r3, r3, #2
 8009e16:	693a      	ldr	r2, [r7, #16]
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	699b      	ldr	r3, [r3, #24]
 8009e20:	009b      	lsls	r3, r3, #2
 8009e22:	693a      	ldr	r2, [r7, #16]
 8009e24:	4313      	orrs	r3, r2
 8009e26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	693a      	ldr	r2, [r7, #16]
 8009e2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	68fa      	ldr	r2, [r7, #12]
 8009e32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	685a      	ldr	r2, [r3, #4]
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	697a      	ldr	r2, [r7, #20]
 8009e40:	621a      	str	r2, [r3, #32]
}
 8009e42:	bf00      	nop
 8009e44:	371c      	adds	r7, #28
 8009e46:	46bd      	mov	sp, r7
 8009e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4c:	4770      	bx	lr
 8009e4e:	bf00      	nop
 8009e50:	40012c00 	.word	0x40012c00
 8009e54:	50012c00 	.word	0x50012c00
 8009e58:	40013400 	.word	0x40013400
 8009e5c:	50013400 	.word	0x50013400
 8009e60:	40014000 	.word	0x40014000
 8009e64:	50014000 	.word	0x50014000
 8009e68:	40014400 	.word	0x40014400
 8009e6c:	50014400 	.word	0x50014400
 8009e70:	40014800 	.word	0x40014800
 8009e74:	50014800 	.word	0x50014800

08009e78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b087      	sub	sp, #28
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
 8009e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6a1b      	ldr	r3, [r3, #32]
 8009e86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	6a1b      	ldr	r3, [r3, #32]
 8009e8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	685b      	ldr	r3, [r3, #4]
 8009e98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	69db      	ldr	r3, [r3, #28]
 8009e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ea6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	f023 0303 	bic.w	r3, r3, #3
 8009eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	68fa      	ldr	r2, [r7, #12]
 8009eba:	4313      	orrs	r3, r2
 8009ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009ec4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	021b      	lsls	r3, r3, #8
 8009ecc:	697a      	ldr	r2, [r7, #20]
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	4a35      	ldr	r2, [pc, #212]	@ (8009fac <TIM_OC3_SetConfig+0x134>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d00b      	beq.n	8009ef2 <TIM_OC3_SetConfig+0x7a>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	4a34      	ldr	r2, [pc, #208]	@ (8009fb0 <TIM_OC3_SetConfig+0x138>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d007      	beq.n	8009ef2 <TIM_OC3_SetConfig+0x7a>
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	4a33      	ldr	r2, [pc, #204]	@ (8009fb4 <TIM_OC3_SetConfig+0x13c>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d003      	beq.n	8009ef2 <TIM_OC3_SetConfig+0x7a>
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	4a32      	ldr	r2, [pc, #200]	@ (8009fb8 <TIM_OC3_SetConfig+0x140>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d10d      	bne.n	8009f0e <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009ef8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	68db      	ldr	r3, [r3, #12]
 8009efe:	021b      	lsls	r3, r3, #8
 8009f00:	697a      	ldr	r2, [r7, #20]
 8009f02:	4313      	orrs	r3, r2
 8009f04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009f06:	697b      	ldr	r3, [r7, #20]
 8009f08:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009f0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	4a26      	ldr	r2, [pc, #152]	@ (8009fac <TIM_OC3_SetConfig+0x134>)
 8009f12:	4293      	cmp	r3, r2
 8009f14:	d023      	beq.n	8009f5e <TIM_OC3_SetConfig+0xe6>
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	4a25      	ldr	r2, [pc, #148]	@ (8009fb0 <TIM_OC3_SetConfig+0x138>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d01f      	beq.n	8009f5e <TIM_OC3_SetConfig+0xe6>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	4a24      	ldr	r2, [pc, #144]	@ (8009fb4 <TIM_OC3_SetConfig+0x13c>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d01b      	beq.n	8009f5e <TIM_OC3_SetConfig+0xe6>
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	4a23      	ldr	r2, [pc, #140]	@ (8009fb8 <TIM_OC3_SetConfig+0x140>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d017      	beq.n	8009f5e <TIM_OC3_SetConfig+0xe6>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	4a22      	ldr	r2, [pc, #136]	@ (8009fbc <TIM_OC3_SetConfig+0x144>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d013      	beq.n	8009f5e <TIM_OC3_SetConfig+0xe6>
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	4a21      	ldr	r2, [pc, #132]	@ (8009fc0 <TIM_OC3_SetConfig+0x148>)
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	d00f      	beq.n	8009f5e <TIM_OC3_SetConfig+0xe6>
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	4a20      	ldr	r2, [pc, #128]	@ (8009fc4 <TIM_OC3_SetConfig+0x14c>)
 8009f42:	4293      	cmp	r3, r2
 8009f44:	d00b      	beq.n	8009f5e <TIM_OC3_SetConfig+0xe6>
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	4a1f      	ldr	r2, [pc, #124]	@ (8009fc8 <TIM_OC3_SetConfig+0x150>)
 8009f4a:	4293      	cmp	r3, r2
 8009f4c:	d007      	beq.n	8009f5e <TIM_OC3_SetConfig+0xe6>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	4a1e      	ldr	r2, [pc, #120]	@ (8009fcc <TIM_OC3_SetConfig+0x154>)
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d003      	beq.n	8009f5e <TIM_OC3_SetConfig+0xe6>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	4a1d      	ldr	r2, [pc, #116]	@ (8009fd0 <TIM_OC3_SetConfig+0x158>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d113      	bne.n	8009f86 <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009f5e:	693b      	ldr	r3, [r7, #16]
 8009f60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009f64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009f6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	695b      	ldr	r3, [r3, #20]
 8009f72:	011b      	lsls	r3, r3, #4
 8009f74:	693a      	ldr	r2, [r7, #16]
 8009f76:	4313      	orrs	r3, r2
 8009f78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	699b      	ldr	r3, [r3, #24]
 8009f7e:	011b      	lsls	r3, r3, #4
 8009f80:	693a      	ldr	r2, [r7, #16]
 8009f82:	4313      	orrs	r3, r2
 8009f84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	693a      	ldr	r2, [r7, #16]
 8009f8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	68fa      	ldr	r2, [r7, #12]
 8009f90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	685a      	ldr	r2, [r3, #4]
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	697a      	ldr	r2, [r7, #20]
 8009f9e:	621a      	str	r2, [r3, #32]
}
 8009fa0:	bf00      	nop
 8009fa2:	371c      	adds	r7, #28
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr
 8009fac:	40012c00 	.word	0x40012c00
 8009fb0:	50012c00 	.word	0x50012c00
 8009fb4:	40013400 	.word	0x40013400
 8009fb8:	50013400 	.word	0x50013400
 8009fbc:	40014000 	.word	0x40014000
 8009fc0:	50014000 	.word	0x50014000
 8009fc4:	40014400 	.word	0x40014400
 8009fc8:	50014400 	.word	0x50014400
 8009fcc:	40014800 	.word	0x40014800
 8009fd0:	50014800 	.word	0x50014800

08009fd4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b087      	sub	sp, #28
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
 8009fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6a1b      	ldr	r3, [r3, #32]
 8009fe2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6a1b      	ldr	r3, [r3, #32]
 8009fe8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	685b      	ldr	r3, [r3, #4]
 8009ff4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	69db      	ldr	r3, [r3, #28]
 8009ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a002:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a006:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a00e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	021b      	lsls	r3, r3, #8
 800a016:	68fa      	ldr	r2, [r7, #12]
 800a018:	4313      	orrs	r3, r2
 800a01a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a01c:	697b      	ldr	r3, [r7, #20]
 800a01e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a022:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	689b      	ldr	r3, [r3, #8]
 800a028:	031b      	lsls	r3, r3, #12
 800a02a:	697a      	ldr	r2, [r7, #20]
 800a02c:	4313      	orrs	r3, r2
 800a02e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	4a36      	ldr	r2, [pc, #216]	@ (800a10c <TIM_OC4_SetConfig+0x138>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d00b      	beq.n	800a050 <TIM_OC4_SetConfig+0x7c>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	4a35      	ldr	r2, [pc, #212]	@ (800a110 <TIM_OC4_SetConfig+0x13c>)
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d007      	beq.n	800a050 <TIM_OC4_SetConfig+0x7c>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	4a34      	ldr	r2, [pc, #208]	@ (800a114 <TIM_OC4_SetConfig+0x140>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d003      	beq.n	800a050 <TIM_OC4_SetConfig+0x7c>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	4a33      	ldr	r2, [pc, #204]	@ (800a118 <TIM_OC4_SetConfig+0x144>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d10d      	bne.n	800a06c <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a056:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	68db      	ldr	r3, [r3, #12]
 800a05c:	031b      	lsls	r3, r3, #12
 800a05e:	697a      	ldr	r2, [r7, #20]
 800a060:	4313      	orrs	r3, r2
 800a062:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a06a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	4a27      	ldr	r2, [pc, #156]	@ (800a10c <TIM_OC4_SetConfig+0x138>)
 800a070:	4293      	cmp	r3, r2
 800a072:	d023      	beq.n	800a0bc <TIM_OC4_SetConfig+0xe8>
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	4a26      	ldr	r2, [pc, #152]	@ (800a110 <TIM_OC4_SetConfig+0x13c>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d01f      	beq.n	800a0bc <TIM_OC4_SetConfig+0xe8>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	4a25      	ldr	r2, [pc, #148]	@ (800a114 <TIM_OC4_SetConfig+0x140>)
 800a080:	4293      	cmp	r3, r2
 800a082:	d01b      	beq.n	800a0bc <TIM_OC4_SetConfig+0xe8>
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	4a24      	ldr	r2, [pc, #144]	@ (800a118 <TIM_OC4_SetConfig+0x144>)
 800a088:	4293      	cmp	r3, r2
 800a08a:	d017      	beq.n	800a0bc <TIM_OC4_SetConfig+0xe8>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	4a23      	ldr	r2, [pc, #140]	@ (800a11c <TIM_OC4_SetConfig+0x148>)
 800a090:	4293      	cmp	r3, r2
 800a092:	d013      	beq.n	800a0bc <TIM_OC4_SetConfig+0xe8>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	4a22      	ldr	r2, [pc, #136]	@ (800a120 <TIM_OC4_SetConfig+0x14c>)
 800a098:	4293      	cmp	r3, r2
 800a09a:	d00f      	beq.n	800a0bc <TIM_OC4_SetConfig+0xe8>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	4a21      	ldr	r2, [pc, #132]	@ (800a124 <TIM_OC4_SetConfig+0x150>)
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	d00b      	beq.n	800a0bc <TIM_OC4_SetConfig+0xe8>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	4a20      	ldr	r2, [pc, #128]	@ (800a128 <TIM_OC4_SetConfig+0x154>)
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d007      	beq.n	800a0bc <TIM_OC4_SetConfig+0xe8>
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	4a1f      	ldr	r2, [pc, #124]	@ (800a12c <TIM_OC4_SetConfig+0x158>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d003      	beq.n	800a0bc <TIM_OC4_SetConfig+0xe8>
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	4a1e      	ldr	r2, [pc, #120]	@ (800a130 <TIM_OC4_SetConfig+0x15c>)
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	d113      	bne.n	800a0e4 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a0c2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a0c4:	693b      	ldr	r3, [r7, #16]
 800a0c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a0ca:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	695b      	ldr	r3, [r3, #20]
 800a0d0:	019b      	lsls	r3, r3, #6
 800a0d2:	693a      	ldr	r2, [r7, #16]
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	699b      	ldr	r3, [r3, #24]
 800a0dc:	019b      	lsls	r3, r3, #6
 800a0de:	693a      	ldr	r2, [r7, #16]
 800a0e0:	4313      	orrs	r3, r2
 800a0e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	693a      	ldr	r2, [r7, #16]
 800a0e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	68fa      	ldr	r2, [r7, #12]
 800a0ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a0f0:	683b      	ldr	r3, [r7, #0]
 800a0f2:	685a      	ldr	r2, [r3, #4]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	697a      	ldr	r2, [r7, #20]
 800a0fc:	621a      	str	r2, [r3, #32]
}
 800a0fe:	bf00      	nop
 800a100:	371c      	adds	r7, #28
 800a102:	46bd      	mov	sp, r7
 800a104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a108:	4770      	bx	lr
 800a10a:	bf00      	nop
 800a10c:	40012c00 	.word	0x40012c00
 800a110:	50012c00 	.word	0x50012c00
 800a114:	40013400 	.word	0x40013400
 800a118:	50013400 	.word	0x50013400
 800a11c:	40014000 	.word	0x40014000
 800a120:	50014000 	.word	0x50014000
 800a124:	40014400 	.word	0x40014400
 800a128:	50014400 	.word	0x50014400
 800a12c:	40014800 	.word	0x40014800
 800a130:	50014800 	.word	0x50014800

0800a134 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a134:	b480      	push	{r7}
 800a136:	b087      	sub	sp, #28
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
 800a13c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6a1b      	ldr	r3, [r3, #32]
 800a142:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6a1b      	ldr	r3, [r3, #32]
 800a148:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	685b      	ldr	r3, [r3, #4]
 800a154:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a15a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a162:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a166:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	68fa      	ldr	r2, [r7, #12]
 800a16e:	4313      	orrs	r3, r2
 800a170:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a172:	693b      	ldr	r3, [r7, #16]
 800a174:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a178:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	689b      	ldr	r3, [r3, #8]
 800a17e:	041b      	lsls	r3, r3, #16
 800a180:	693a      	ldr	r2, [r7, #16]
 800a182:	4313      	orrs	r3, r2
 800a184:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	4a21      	ldr	r2, [pc, #132]	@ (800a210 <TIM_OC5_SetConfig+0xdc>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d023      	beq.n	800a1d6 <TIM_OC5_SetConfig+0xa2>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	4a20      	ldr	r2, [pc, #128]	@ (800a214 <TIM_OC5_SetConfig+0xe0>)
 800a192:	4293      	cmp	r3, r2
 800a194:	d01f      	beq.n	800a1d6 <TIM_OC5_SetConfig+0xa2>
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	4a1f      	ldr	r2, [pc, #124]	@ (800a218 <TIM_OC5_SetConfig+0xe4>)
 800a19a:	4293      	cmp	r3, r2
 800a19c:	d01b      	beq.n	800a1d6 <TIM_OC5_SetConfig+0xa2>
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	4a1e      	ldr	r2, [pc, #120]	@ (800a21c <TIM_OC5_SetConfig+0xe8>)
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	d017      	beq.n	800a1d6 <TIM_OC5_SetConfig+0xa2>
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	4a1d      	ldr	r2, [pc, #116]	@ (800a220 <TIM_OC5_SetConfig+0xec>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d013      	beq.n	800a1d6 <TIM_OC5_SetConfig+0xa2>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	4a1c      	ldr	r2, [pc, #112]	@ (800a224 <TIM_OC5_SetConfig+0xf0>)
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d00f      	beq.n	800a1d6 <TIM_OC5_SetConfig+0xa2>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	4a1b      	ldr	r2, [pc, #108]	@ (800a228 <TIM_OC5_SetConfig+0xf4>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d00b      	beq.n	800a1d6 <TIM_OC5_SetConfig+0xa2>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	4a1a      	ldr	r2, [pc, #104]	@ (800a22c <TIM_OC5_SetConfig+0xf8>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d007      	beq.n	800a1d6 <TIM_OC5_SetConfig+0xa2>
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	4a19      	ldr	r2, [pc, #100]	@ (800a230 <TIM_OC5_SetConfig+0xfc>)
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	d003      	beq.n	800a1d6 <TIM_OC5_SetConfig+0xa2>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	4a18      	ldr	r2, [pc, #96]	@ (800a234 <TIM_OC5_SetConfig+0x100>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d109      	bne.n	800a1ea <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a1d6:	697b      	ldr	r3, [r7, #20]
 800a1d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a1dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	695b      	ldr	r3, [r3, #20]
 800a1e2:	021b      	lsls	r3, r3, #8
 800a1e4:	697a      	ldr	r2, [r7, #20]
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	697a      	ldr	r2, [r7, #20]
 800a1ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	68fa      	ldr	r2, [r7, #12]
 800a1f4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	685a      	ldr	r2, [r3, #4]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	693a      	ldr	r2, [r7, #16]
 800a202:	621a      	str	r2, [r3, #32]
}
 800a204:	bf00      	nop
 800a206:	371c      	adds	r7, #28
 800a208:	46bd      	mov	sp, r7
 800a20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20e:	4770      	bx	lr
 800a210:	40012c00 	.word	0x40012c00
 800a214:	50012c00 	.word	0x50012c00
 800a218:	40013400 	.word	0x40013400
 800a21c:	50013400 	.word	0x50013400
 800a220:	40014000 	.word	0x40014000
 800a224:	50014000 	.word	0x50014000
 800a228:	40014400 	.word	0x40014400
 800a22c:	50014400 	.word	0x50014400
 800a230:	40014800 	.word	0x40014800
 800a234:	50014800 	.word	0x50014800

0800a238 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a238:	b480      	push	{r7}
 800a23a:	b087      	sub	sp, #28
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
 800a240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6a1b      	ldr	r3, [r3, #32]
 800a246:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	6a1b      	ldr	r3, [r3, #32]
 800a24c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	685b      	ldr	r3, [r3, #4]
 800a258:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a25e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a266:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a26a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	021b      	lsls	r3, r3, #8
 800a272:	68fa      	ldr	r2, [r7, #12]
 800a274:	4313      	orrs	r3, r2
 800a276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a278:	693b      	ldr	r3, [r7, #16]
 800a27a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a27e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	689b      	ldr	r3, [r3, #8]
 800a284:	051b      	lsls	r3, r3, #20
 800a286:	693a      	ldr	r2, [r7, #16]
 800a288:	4313      	orrs	r3, r2
 800a28a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	4a22      	ldr	r2, [pc, #136]	@ (800a318 <TIM_OC6_SetConfig+0xe0>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d023      	beq.n	800a2dc <TIM_OC6_SetConfig+0xa4>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	4a21      	ldr	r2, [pc, #132]	@ (800a31c <TIM_OC6_SetConfig+0xe4>)
 800a298:	4293      	cmp	r3, r2
 800a29a:	d01f      	beq.n	800a2dc <TIM_OC6_SetConfig+0xa4>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	4a20      	ldr	r2, [pc, #128]	@ (800a320 <TIM_OC6_SetConfig+0xe8>)
 800a2a0:	4293      	cmp	r3, r2
 800a2a2:	d01b      	beq.n	800a2dc <TIM_OC6_SetConfig+0xa4>
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	4a1f      	ldr	r2, [pc, #124]	@ (800a324 <TIM_OC6_SetConfig+0xec>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d017      	beq.n	800a2dc <TIM_OC6_SetConfig+0xa4>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	4a1e      	ldr	r2, [pc, #120]	@ (800a328 <TIM_OC6_SetConfig+0xf0>)
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d013      	beq.n	800a2dc <TIM_OC6_SetConfig+0xa4>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	4a1d      	ldr	r2, [pc, #116]	@ (800a32c <TIM_OC6_SetConfig+0xf4>)
 800a2b8:	4293      	cmp	r3, r2
 800a2ba:	d00f      	beq.n	800a2dc <TIM_OC6_SetConfig+0xa4>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	4a1c      	ldr	r2, [pc, #112]	@ (800a330 <TIM_OC6_SetConfig+0xf8>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d00b      	beq.n	800a2dc <TIM_OC6_SetConfig+0xa4>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	4a1b      	ldr	r2, [pc, #108]	@ (800a334 <TIM_OC6_SetConfig+0xfc>)
 800a2c8:	4293      	cmp	r3, r2
 800a2ca:	d007      	beq.n	800a2dc <TIM_OC6_SetConfig+0xa4>
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	4a1a      	ldr	r2, [pc, #104]	@ (800a338 <TIM_OC6_SetConfig+0x100>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d003      	beq.n	800a2dc <TIM_OC6_SetConfig+0xa4>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	4a19      	ldr	r2, [pc, #100]	@ (800a33c <TIM_OC6_SetConfig+0x104>)
 800a2d8:	4293      	cmp	r3, r2
 800a2da:	d109      	bne.n	800a2f0 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a2dc:	697b      	ldr	r3, [r7, #20]
 800a2de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a2e2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	695b      	ldr	r3, [r3, #20]
 800a2e8:	029b      	lsls	r3, r3, #10
 800a2ea:	697a      	ldr	r2, [r7, #20]
 800a2ec:	4313      	orrs	r3, r2
 800a2ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	697a      	ldr	r2, [r7, #20]
 800a2f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	68fa      	ldr	r2, [r7, #12]
 800a2fa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	685a      	ldr	r2, [r3, #4]
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	693a      	ldr	r2, [r7, #16]
 800a308:	621a      	str	r2, [r3, #32]
}
 800a30a:	bf00      	nop
 800a30c:	371c      	adds	r7, #28
 800a30e:	46bd      	mov	sp, r7
 800a310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a314:	4770      	bx	lr
 800a316:	bf00      	nop
 800a318:	40012c00 	.word	0x40012c00
 800a31c:	50012c00 	.word	0x50012c00
 800a320:	40013400 	.word	0x40013400
 800a324:	50013400 	.word	0x50013400
 800a328:	40014000 	.word	0x40014000
 800a32c:	50014000 	.word	0x50014000
 800a330:	40014400 	.word	0x40014400
 800a334:	50014400 	.word	0x50014400
 800a338:	40014800 	.word	0x40014800
 800a33c:	50014800 	.word	0x50014800

0800a340 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a340:	b480      	push	{r7}
 800a342:	b087      	sub	sp, #28
 800a344:	af00      	add	r7, sp, #0
 800a346:	60f8      	str	r0, [r7, #12]
 800a348:	60b9      	str	r1, [r7, #8]
 800a34a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	6a1b      	ldr	r3, [r3, #32]
 800a350:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	6a1b      	ldr	r3, [r3, #32]
 800a356:	f023 0201 	bic.w	r2, r3, #1
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	699b      	ldr	r3, [r3, #24]
 800a362:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a36a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	011b      	lsls	r3, r3, #4
 800a370:	693a      	ldr	r2, [r7, #16]
 800a372:	4313      	orrs	r3, r2
 800a374:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a376:	697b      	ldr	r3, [r7, #20]
 800a378:	f023 030a 	bic.w	r3, r3, #10
 800a37c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a37e:	697a      	ldr	r2, [r7, #20]
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	4313      	orrs	r3, r2
 800a384:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	693a      	ldr	r2, [r7, #16]
 800a38a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	697a      	ldr	r2, [r7, #20]
 800a390:	621a      	str	r2, [r3, #32]
}
 800a392:	bf00      	nop
 800a394:	371c      	adds	r7, #28
 800a396:	46bd      	mov	sp, r7
 800a398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39c:	4770      	bx	lr

0800a39e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a39e:	b480      	push	{r7}
 800a3a0:	b087      	sub	sp, #28
 800a3a2:	af00      	add	r7, sp, #0
 800a3a4:	60f8      	str	r0, [r7, #12]
 800a3a6:	60b9      	str	r1, [r7, #8]
 800a3a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	6a1b      	ldr	r3, [r3, #32]
 800a3ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	6a1b      	ldr	r3, [r3, #32]
 800a3b4:	f023 0210 	bic.w	r2, r3, #16
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	699b      	ldr	r3, [r3, #24]
 800a3c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a3c2:	693b      	ldr	r3, [r7, #16]
 800a3c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a3c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	031b      	lsls	r3, r3, #12
 800a3ce:	693a      	ldr	r2, [r7, #16]
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a3d4:	697b      	ldr	r3, [r7, #20]
 800a3d6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a3da:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	011b      	lsls	r3, r3, #4
 800a3e0:	697a      	ldr	r2, [r7, #20]
 800a3e2:	4313      	orrs	r3, r2
 800a3e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	693a      	ldr	r2, [r7, #16]
 800a3ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	697a      	ldr	r2, [r7, #20]
 800a3f0:	621a      	str	r2, [r3, #32]
}
 800a3f2:	bf00      	nop
 800a3f4:	371c      	adds	r7, #28
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fc:	4770      	bx	lr

0800a3fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a3fe:	b480      	push	{r7}
 800a400:	b085      	sub	sp, #20
 800a402:	af00      	add	r7, sp, #0
 800a404:	6078      	str	r0, [r7, #4]
 800a406:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	689b      	ldr	r3, [r3, #8]
 800a40c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800a414:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a418:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a41a:	683a      	ldr	r2, [r7, #0]
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	4313      	orrs	r3, r2
 800a420:	f043 0307 	orr.w	r3, r3, #7
 800a424:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	68fa      	ldr	r2, [r7, #12]
 800a42a:	609a      	str	r2, [r3, #8]
}
 800a42c:	bf00      	nop
 800a42e:	3714      	adds	r7, #20
 800a430:	46bd      	mov	sp, r7
 800a432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a436:	4770      	bx	lr

0800a438 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a438:	b480      	push	{r7}
 800a43a:	b087      	sub	sp, #28
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	60f8      	str	r0, [r7, #12]
 800a440:	60b9      	str	r1, [r7, #8]
 800a442:	607a      	str	r2, [r7, #4]
 800a444:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	689b      	ldr	r3, [r3, #8]
 800a44a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a44c:	697b      	ldr	r3, [r7, #20]
 800a44e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a452:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	021a      	lsls	r2, r3, #8
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	431a      	orrs	r2, r3
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	4313      	orrs	r3, r2
 800a460:	697a      	ldr	r2, [r7, #20]
 800a462:	4313      	orrs	r3, r2
 800a464:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	697a      	ldr	r2, [r7, #20]
 800a46a:	609a      	str	r2, [r3, #8]
}
 800a46c:	bf00      	nop
 800a46e:	371c      	adds	r7, #28
 800a470:	46bd      	mov	sp, r7
 800a472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a476:	4770      	bx	lr

0800a478 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a478:	b480      	push	{r7}
 800a47a:	b087      	sub	sp, #28
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	60f8      	str	r0, [r7, #12]
 800a480:	60b9      	str	r1, [r7, #8]
 800a482:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a484:	68bb      	ldr	r3, [r7, #8]
 800a486:	f003 031f 	and.w	r3, r3, #31
 800a48a:	2201      	movs	r2, #1
 800a48c:	fa02 f303 	lsl.w	r3, r2, r3
 800a490:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	6a1a      	ldr	r2, [r3, #32]
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	43db      	mvns	r3, r3
 800a49a:	401a      	ands	r2, r3
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	6a1a      	ldr	r2, [r3, #32]
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	f003 031f 	and.w	r3, r3, #31
 800a4aa:	6879      	ldr	r1, [r7, #4]
 800a4ac:	fa01 f303 	lsl.w	r3, r1, r3
 800a4b0:	431a      	orrs	r2, r3
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	621a      	str	r2, [r3, #32]
}
 800a4b6:	bf00      	nop
 800a4b8:	371c      	adds	r7, #28
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c0:	4770      	bx	lr
	...

0800a4c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b085      	sub	sp, #20
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
 800a4cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a4d4:	2b01      	cmp	r3, #1
 800a4d6:	d101      	bne.n	800a4dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a4d8:	2302      	movs	r3, #2
 800a4da:	e097      	b.n	800a60c <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2201      	movs	r2, #1
 800a4e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2202      	movs	r2, #2
 800a4e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	689b      	ldr	r3, [r3, #8]
 800a4fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	4a45      	ldr	r2, [pc, #276]	@ (800a618 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a502:	4293      	cmp	r3, r2
 800a504:	d00e      	beq.n	800a524 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	4a44      	ldr	r2, [pc, #272]	@ (800a61c <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d009      	beq.n	800a524 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	4a42      	ldr	r2, [pc, #264]	@ (800a620 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a516:	4293      	cmp	r3, r2
 800a518:	d004      	beq.n	800a524 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	4a41      	ldr	r2, [pc, #260]	@ (800a624 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d108      	bne.n	800a536 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a52a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	68fa      	ldr	r2, [r7, #12]
 800a532:	4313      	orrs	r3, r2
 800a534:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a53c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a540:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	68fa      	ldr	r2, [r7, #12]
 800a548:	4313      	orrs	r3, r2
 800a54a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	68fa      	ldr	r2, [r7, #12]
 800a552:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	4a2f      	ldr	r2, [pc, #188]	@ (800a618 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d040      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	4a2e      	ldr	r2, [pc, #184]	@ (800a61c <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a564:	4293      	cmp	r3, r2
 800a566:	d03b      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a570:	d036      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a57a:	d031      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a29      	ldr	r2, [pc, #164]	@ (800a628 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d02c      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	4a28      	ldr	r2, [pc, #160]	@ (800a62c <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d027      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	4a26      	ldr	r2, [pc, #152]	@ (800a630 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d022      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	4a25      	ldr	r2, [pc, #148]	@ (800a634 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d01d      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	4a23      	ldr	r2, [pc, #140]	@ (800a638 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d018      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	4a22      	ldr	r2, [pc, #136]	@ (800a63c <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d013      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	4a18      	ldr	r2, [pc, #96]	@ (800a620 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d00e      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	4a17      	ldr	r2, [pc, #92]	@ (800a624 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	d009      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	4a1b      	ldr	r2, [pc, #108]	@ (800a640 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d004      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	4a1a      	ldr	r2, [pc, #104]	@ (800a644 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d10c      	bne.n	800a5fa <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a5e0:	68bb      	ldr	r3, [r7, #8]
 800a5e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a5e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	68ba      	ldr	r2, [r7, #8]
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	68ba      	ldr	r2, [r7, #8]
 800a5f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2201      	movs	r2, #1
 800a5fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2200      	movs	r2, #0
 800a606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a60a:	2300      	movs	r3, #0
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3714      	adds	r7, #20
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr
 800a618:	40012c00 	.word	0x40012c00
 800a61c:	50012c00 	.word	0x50012c00
 800a620:	40013400 	.word	0x40013400
 800a624:	50013400 	.word	0x50013400
 800a628:	40000400 	.word	0x40000400
 800a62c:	50000400 	.word	0x50000400
 800a630:	40000800 	.word	0x40000800
 800a634:	50000800 	.word	0x50000800
 800a638:	40000c00 	.word	0x40000c00
 800a63c:	50000c00 	.word	0x50000c00
 800a640:	40014000 	.word	0x40014000
 800a644:	50014000 	.word	0x50014000

0800a648 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a648:	b480      	push	{r7}
 800a64a:	b085      	sub	sp, #20
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
 800a650:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a652:	2300      	movs	r3, #0
 800a654:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a65c:	2b01      	cmp	r3, #1
 800a65e:	d101      	bne.n	800a664 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a660:	2302      	movs	r3, #2
 800a662:	e07d      	b.n	800a760 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2201      	movs	r2, #1
 800a668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	68db      	ldr	r3, [r3, #12]
 800a676:	4313      	orrs	r3, r2
 800a678:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	689b      	ldr	r3, [r3, #8]
 800a684:	4313      	orrs	r3, r2
 800a686:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	685b      	ldr	r3, [r3, #4]
 800a692:	4313      	orrs	r3, r2
 800a694:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	691b      	ldr	r3, [r3, #16]
 800a6ae:	4313      	orrs	r3, r2
 800a6b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	695b      	ldr	r3, [r3, #20]
 800a6bc:	4313      	orrs	r3, r2
 800a6be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6ca:	4313      	orrs	r3, r2
 800a6cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	699b      	ldr	r3, [r3, #24]
 800a6d8:	041b      	lsls	r3, r3, #16
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	69db      	ldr	r3, [r3, #28]
 800a6e8:	4313      	orrs	r3, r2
 800a6ea:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4a1e      	ldr	r2, [pc, #120]	@ (800a76c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d00e      	beq.n	800a714 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	4a1d      	ldr	r2, [pc, #116]	@ (800a770 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d009      	beq.n	800a714 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	4a1b      	ldr	r2, [pc, #108]	@ (800a774 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d004      	beq.n	800a714 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a1a      	ldr	r2, [pc, #104]	@ (800a778 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d11c      	bne.n	800a74e <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a71e:	051b      	lsls	r3, r3, #20
 800a720:	4313      	orrs	r3, r2
 800a722:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	6a1b      	ldr	r3, [r3, #32]
 800a72e:	4313      	orrs	r3, r2
 800a730:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a73c:	4313      	orrs	r3, r2
 800a73e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a74a:	4313      	orrs	r3, r2
 800a74c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	68fa      	ldr	r2, [r7, #12]
 800a754:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2200      	movs	r2, #0
 800a75a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a75e:	2300      	movs	r3, #0
}
 800a760:	4618      	mov	r0, r3
 800a762:	3714      	adds	r7, #20
 800a764:	46bd      	mov	sp, r7
 800a766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76a:	4770      	bx	lr
 800a76c:	40012c00 	.word	0x40012c00
 800a770:	50012c00 	.word	0x50012c00
 800a774:	40013400 	.word	0x40013400
 800a778:	50013400 	.word	0x50013400

0800a77c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a77c:	b480      	push	{r7}
 800a77e:	b083      	sub	sp, #12
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a784:	bf00      	nop
 800a786:	370c      	adds	r7, #12
 800a788:	46bd      	mov	sp, r7
 800a78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78e:	4770      	bx	lr

0800a790 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a790:	b480      	push	{r7}
 800a792:	b083      	sub	sp, #12
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a798:	bf00      	nop
 800a79a:	370c      	adds	r7, #12
 800a79c:	46bd      	mov	sp, r7
 800a79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a2:	4770      	bx	lr

0800a7a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b083      	sub	sp, #12
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a7ac:	bf00      	nop
 800a7ae:	370c      	adds	r7, #12
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b6:	4770      	bx	lr

0800a7b8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a7b8:	b480      	push	{r7}
 800a7ba:	b083      	sub	sp, #12
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a7c0:	bf00      	nop
 800a7c2:	370c      	adds	r7, #12
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ca:	4770      	bx	lr

0800a7cc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b083      	sub	sp, #12
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a7d4:	bf00      	nop
 800a7d6:	370c      	adds	r7, #12
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7de:	4770      	bx	lr

0800a7e0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	b083      	sub	sp, #12
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a7e8:	bf00      	nop
 800a7ea:	370c      	adds	r7, #12
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f2:	4770      	bx	lr

0800a7f4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b083      	sub	sp, #12
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a7fc:	bf00      	nop
 800a7fe:	370c      	adds	r7, #12
 800a800:	46bd      	mov	sp, r7
 800a802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a806:	4770      	bx	lr

0800a808 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a808:	b084      	sub	sp, #16
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b084      	sub	sp, #16
 800a80e:	af00      	add	r7, sp, #0
 800a810:	6078      	str	r0, [r7, #4]
 800a812:	f107 001c 	add.w	r0, r7, #28
 800a816:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  }

#else

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	68db      	ldr	r3, [r3, #12]
 800a81e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f001 fab6 	bl	800bd98 <USB_CoreReset>
 800a82c:	4603      	mov	r3, r0
 800a82e:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800a830:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a834:	2b00      	cmp	r3, #0
 800a836:	d106      	bne.n	800a846 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a83c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	639a      	str	r2, [r3, #56]	@ 0x38
 800a844:	e005      	b.n	800a852 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a84a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 800a852:	7bfb      	ldrb	r3, [r7, #15]
}
 800a854:	4618      	mov	r0, r3
 800a856:	3710      	adds	r7, #16
 800a858:	46bd      	mov	sp, r7
 800a85a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a85e:	b004      	add	sp, #16
 800a860:	4770      	bx	lr
	...

0800a864 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a864:	b480      	push	{r7}
 800a866:	b087      	sub	sp, #28
 800a868:	af00      	add	r7, sp, #0
 800a86a:	60f8      	str	r0, [r7, #12]
 800a86c:	60b9      	str	r1, [r7, #8]
 800a86e:	4613      	mov	r3, r2
 800a870:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a872:	79fb      	ldrb	r3, [r7, #7]
 800a874:	2b02      	cmp	r3, #2
 800a876:	d165      	bne.n	800a944 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	4a41      	ldr	r2, [pc, #260]	@ (800a980 <USB_SetTurnaroundTime+0x11c>)
 800a87c:	4293      	cmp	r3, r2
 800a87e:	d906      	bls.n	800a88e <USB_SetTurnaroundTime+0x2a>
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	4a40      	ldr	r2, [pc, #256]	@ (800a984 <USB_SetTurnaroundTime+0x120>)
 800a884:	4293      	cmp	r3, r2
 800a886:	d202      	bcs.n	800a88e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a888:	230f      	movs	r3, #15
 800a88a:	617b      	str	r3, [r7, #20]
 800a88c:	e062      	b.n	800a954 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	4a3c      	ldr	r2, [pc, #240]	@ (800a984 <USB_SetTurnaroundTime+0x120>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d306      	bcc.n	800a8a4 <USB_SetTurnaroundTime+0x40>
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	4a3b      	ldr	r2, [pc, #236]	@ (800a988 <USB_SetTurnaroundTime+0x124>)
 800a89a:	4293      	cmp	r3, r2
 800a89c:	d202      	bcs.n	800a8a4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a89e:	230e      	movs	r3, #14
 800a8a0:	617b      	str	r3, [r7, #20]
 800a8a2:	e057      	b.n	800a954 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	4a38      	ldr	r2, [pc, #224]	@ (800a988 <USB_SetTurnaroundTime+0x124>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d306      	bcc.n	800a8ba <USB_SetTurnaroundTime+0x56>
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	4a37      	ldr	r2, [pc, #220]	@ (800a98c <USB_SetTurnaroundTime+0x128>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d202      	bcs.n	800a8ba <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a8b4:	230d      	movs	r3, #13
 800a8b6:	617b      	str	r3, [r7, #20]
 800a8b8:	e04c      	b.n	800a954 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	4a33      	ldr	r2, [pc, #204]	@ (800a98c <USB_SetTurnaroundTime+0x128>)
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	d306      	bcc.n	800a8d0 <USB_SetTurnaroundTime+0x6c>
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	4a32      	ldr	r2, [pc, #200]	@ (800a990 <USB_SetTurnaroundTime+0x12c>)
 800a8c6:	4293      	cmp	r3, r2
 800a8c8:	d802      	bhi.n	800a8d0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a8ca:	230c      	movs	r3, #12
 800a8cc:	617b      	str	r3, [r7, #20]
 800a8ce:	e041      	b.n	800a954 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	4a2f      	ldr	r2, [pc, #188]	@ (800a990 <USB_SetTurnaroundTime+0x12c>)
 800a8d4:	4293      	cmp	r3, r2
 800a8d6:	d906      	bls.n	800a8e6 <USB_SetTurnaroundTime+0x82>
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	4a2e      	ldr	r2, [pc, #184]	@ (800a994 <USB_SetTurnaroundTime+0x130>)
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	d802      	bhi.n	800a8e6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a8e0:	230b      	movs	r3, #11
 800a8e2:	617b      	str	r3, [r7, #20]
 800a8e4:	e036      	b.n	800a954 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a8e6:	68bb      	ldr	r3, [r7, #8]
 800a8e8:	4a2a      	ldr	r2, [pc, #168]	@ (800a994 <USB_SetTurnaroundTime+0x130>)
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d906      	bls.n	800a8fc <USB_SetTurnaroundTime+0x98>
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	4a29      	ldr	r2, [pc, #164]	@ (800a998 <USB_SetTurnaroundTime+0x134>)
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d802      	bhi.n	800a8fc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a8f6:	230a      	movs	r3, #10
 800a8f8:	617b      	str	r3, [r7, #20]
 800a8fa:	e02b      	b.n	800a954 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a8fc:	68bb      	ldr	r3, [r7, #8]
 800a8fe:	4a26      	ldr	r2, [pc, #152]	@ (800a998 <USB_SetTurnaroundTime+0x134>)
 800a900:	4293      	cmp	r3, r2
 800a902:	d906      	bls.n	800a912 <USB_SetTurnaroundTime+0xae>
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	4a25      	ldr	r2, [pc, #148]	@ (800a99c <USB_SetTurnaroundTime+0x138>)
 800a908:	4293      	cmp	r3, r2
 800a90a:	d202      	bcs.n	800a912 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a90c:	2309      	movs	r3, #9
 800a90e:	617b      	str	r3, [r7, #20]
 800a910:	e020      	b.n	800a954 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	4a21      	ldr	r2, [pc, #132]	@ (800a99c <USB_SetTurnaroundTime+0x138>)
 800a916:	4293      	cmp	r3, r2
 800a918:	d306      	bcc.n	800a928 <USB_SetTurnaroundTime+0xc4>
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	4a20      	ldr	r2, [pc, #128]	@ (800a9a0 <USB_SetTurnaroundTime+0x13c>)
 800a91e:	4293      	cmp	r3, r2
 800a920:	d802      	bhi.n	800a928 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a922:	2308      	movs	r3, #8
 800a924:	617b      	str	r3, [r7, #20]
 800a926:	e015      	b.n	800a954 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	4a1d      	ldr	r2, [pc, #116]	@ (800a9a0 <USB_SetTurnaroundTime+0x13c>)
 800a92c:	4293      	cmp	r3, r2
 800a92e:	d906      	bls.n	800a93e <USB_SetTurnaroundTime+0xda>
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	4a1c      	ldr	r2, [pc, #112]	@ (800a9a4 <USB_SetTurnaroundTime+0x140>)
 800a934:	4293      	cmp	r3, r2
 800a936:	d202      	bcs.n	800a93e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a938:	2307      	movs	r3, #7
 800a93a:	617b      	str	r3, [r7, #20]
 800a93c:	e00a      	b.n	800a954 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a93e:	2306      	movs	r3, #6
 800a940:	617b      	str	r3, [r7, #20]
 800a942:	e007      	b.n	800a954 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a944:	79fb      	ldrb	r3, [r7, #7]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d102      	bne.n	800a950 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a94a:	2309      	movs	r3, #9
 800a94c:	617b      	str	r3, [r7, #20]
 800a94e:	e001      	b.n	800a954 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a950:	2309      	movs	r3, #9
 800a952:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	68db      	ldr	r3, [r3, #12]
 800a958:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	68da      	ldr	r2, [r3, #12]
 800a964:	697b      	ldr	r3, [r7, #20]
 800a966:	029b      	lsls	r3, r3, #10
 800a968:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800a96c:	431a      	orrs	r2, r3
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a972:	2300      	movs	r3, #0
}
 800a974:	4618      	mov	r0, r3
 800a976:	371c      	adds	r7, #28
 800a978:	46bd      	mov	sp, r7
 800a97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97e:	4770      	bx	lr
 800a980:	00d8acbf 	.word	0x00d8acbf
 800a984:	00e4e1c0 	.word	0x00e4e1c0
 800a988:	00f42400 	.word	0x00f42400
 800a98c:	01067380 	.word	0x01067380
 800a990:	011a499f 	.word	0x011a499f
 800a994:	01312cff 	.word	0x01312cff
 800a998:	014ca43f 	.word	0x014ca43f
 800a99c:	016e3600 	.word	0x016e3600
 800a9a0:	01a6ab1f 	.word	0x01a6ab1f
 800a9a4:	01e84800 	.word	0x01e84800

0800a9a8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b083      	sub	sp, #12
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	689b      	ldr	r3, [r3, #8]
 800a9b4:	f043 0201 	orr.w	r2, r3, #1
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a9bc:	2300      	movs	r3, #0
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	370c      	adds	r7, #12
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c8:	4770      	bx	lr

0800a9ca <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a9ca:	b480      	push	{r7}
 800a9cc:	b083      	sub	sp, #12
 800a9ce:	af00      	add	r7, sp, #0
 800a9d0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	689b      	ldr	r3, [r3, #8]
 800a9d6:	f023 0201 	bic.w	r2, r3, #1
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a9de:	2300      	movs	r3, #0
}
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	370c      	adds	r7, #12
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ea:	4770      	bx	lr

0800a9ec <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b084      	sub	sp, #16
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]
 800a9f4:	460b      	mov	r3, r1
 800a9f6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	68db      	ldr	r3, [r3, #12]
 800aa00:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800aa08:	78fb      	ldrb	r3, [r7, #3]
 800aa0a:	2b01      	cmp	r3, #1
 800aa0c:	d115      	bne.n	800aa3a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	68db      	ldr	r3, [r3, #12]
 800aa12:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800aa1a:	200a      	movs	r0, #10
 800aa1c:	f7f8 fab8 	bl	8002f90 <HAL_Delay>
      ms += 10U;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	330a      	adds	r3, #10
 800aa24:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f001 f927 	bl	800bc7a <USB_GetMode>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	2b01      	cmp	r3, #1
 800aa30:	d01e      	beq.n	800aa70 <USB_SetCurrentMode+0x84>
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	2bc7      	cmp	r3, #199	@ 0xc7
 800aa36:	d9f0      	bls.n	800aa1a <USB_SetCurrentMode+0x2e>
 800aa38:	e01a      	b.n	800aa70 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800aa3a:	78fb      	ldrb	r3, [r7, #3]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d115      	bne.n	800aa6c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	68db      	ldr	r3, [r3, #12]
 800aa44:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800aa4c:	200a      	movs	r0, #10
 800aa4e:	f7f8 fa9f 	bl	8002f90 <HAL_Delay>
      ms += 10U;
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	330a      	adds	r3, #10
 800aa56:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f001 f90e 	bl	800bc7a <USB_GetMode>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d005      	beq.n	800aa70 <USB_SetCurrentMode+0x84>
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	2bc7      	cmp	r3, #199	@ 0xc7
 800aa68:	d9f0      	bls.n	800aa4c <USB_SetCurrentMode+0x60>
 800aa6a:	e001      	b.n	800aa70 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	e005      	b.n	800aa7c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	2bc8      	cmp	r3, #200	@ 0xc8
 800aa74:	d101      	bne.n	800aa7a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800aa76:	2301      	movs	r3, #1
 800aa78:	e000      	b.n	800aa7c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800aa7a:	2300      	movs	r3, #0
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3710      	adds	r7, #16
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}

0800aa84 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aa84:	b084      	sub	sp, #16
 800aa86:	b580      	push	{r7, lr}
 800aa88:	b086      	sub	sp, #24
 800aa8a:	af00      	add	r7, sp, #0
 800aa8c:	6078      	str	r0, [r7, #4]
 800aa8e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800aa92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800aa96:	2300      	movs	r3, #0
 800aa98:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	613b      	str	r3, [r7, #16]
 800aaa2:	e009      	b.n	800aab8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	693b      	ldr	r3, [r7, #16]
 800aaa8:	3340      	adds	r3, #64	@ 0x40
 800aaaa:	009b      	lsls	r3, r3, #2
 800aaac:	4413      	add	r3, r2
 800aaae:	2200      	movs	r2, #0
 800aab0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800aab2:	693b      	ldr	r3, [r7, #16]
 800aab4:	3301      	adds	r3, #1
 800aab6:	613b      	str	r3, [r7, #16]
 800aab8:	693b      	ldr	r3, [r7, #16]
 800aaba:	2b0e      	cmp	r3, #14
 800aabc:	d9f2      	bls.n	800aaa4 <USB_DevInit+0x20>
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800aabe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d11c      	bne.n	800ab00 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aacc:	685b      	ldr	r3, [r3, #4]
 800aace:	68fa      	ldr	r2, [r7, #12]
 800aad0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aad4:	f043 0302 	orr.w	r3, r3, #2
 800aad8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aade:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
#else
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	601a      	str	r2, [r3, #0]
 800aafe:	e005      	b.n	800ab0c <USB_DevInit+0x88>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab04:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ab12:	461a      	mov	r2, r3
 800ab14:	2300      	movs	r3, #0
 800ab16:	6013      	str	r3, [r2, #0]
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ab18:	2103      	movs	r1, #3
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f000 f95e 	bl	800addc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ab20:	2110      	movs	r1, #16
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f000 f8fa 	bl	800ad1c <USB_FlushTxFifo>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d001      	beq.n	800ab32 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800ab2e:	2301      	movs	r3, #1
 800ab30:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f000 f924 	bl	800ad80 <USB_FlushRxFifo>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d001      	beq.n	800ab42 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800ab3e:	2301      	movs	r3, #1
 800ab40:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab48:	461a      	mov	r2, r3
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab54:	461a      	mov	r2, r3
 800ab56:	2300      	movs	r3, #0
 800ab58:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab60:	461a      	mov	r2, r3
 800ab62:	2300      	movs	r3, #0
 800ab64:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ab66:	2300      	movs	r3, #0
 800ab68:	613b      	str	r3, [r7, #16]
 800ab6a:	e043      	b.n	800abf4 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ab6c:	693b      	ldr	r3, [r7, #16]
 800ab6e:	015a      	lsls	r2, r3, #5
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	4413      	add	r3, r2
 800ab74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ab7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ab82:	d118      	bne.n	800abb6 <USB_DevInit+0x132>
    {
      if (i == 0U)
 800ab84:	693b      	ldr	r3, [r7, #16]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d10a      	bne.n	800aba0 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ab8a:	693b      	ldr	r3, [r7, #16]
 800ab8c:	015a      	lsls	r2, r3, #5
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	4413      	add	r3, r2
 800ab92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab96:	461a      	mov	r2, r3
 800ab98:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ab9c:	6013      	str	r3, [r2, #0]
 800ab9e:	e013      	b.n	800abc8 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800aba0:	693b      	ldr	r3, [r7, #16]
 800aba2:	015a      	lsls	r2, r3, #5
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	4413      	add	r3, r2
 800aba8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abac:	461a      	mov	r2, r3
 800abae:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800abb2:	6013      	str	r3, [r2, #0]
 800abb4:	e008      	b.n	800abc8 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800abb6:	693b      	ldr	r3, [r7, #16]
 800abb8:	015a      	lsls	r2, r3, #5
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	4413      	add	r3, r2
 800abbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abc2:	461a      	mov	r2, r3
 800abc4:	2300      	movs	r3, #0
 800abc6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800abc8:	693b      	ldr	r3, [r7, #16]
 800abca:	015a      	lsls	r2, r3, #5
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	4413      	add	r3, r2
 800abd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abd4:	461a      	mov	r2, r3
 800abd6:	2300      	movs	r3, #0
 800abd8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800abda:	693b      	ldr	r3, [r7, #16]
 800abdc:	015a      	lsls	r2, r3, #5
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	4413      	add	r3, r2
 800abe2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abe6:	461a      	mov	r2, r3
 800abe8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800abec:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800abee:	693b      	ldr	r3, [r7, #16]
 800abf0:	3301      	adds	r3, #1
 800abf2:	613b      	str	r3, [r7, #16]
 800abf4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800abf8:	461a      	mov	r2, r3
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d3b5      	bcc.n	800ab6c <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ac00:	2300      	movs	r3, #0
 800ac02:	613b      	str	r3, [r7, #16]
 800ac04:	e043      	b.n	800ac8e <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	015a      	lsls	r2, r3, #5
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	4413      	add	r3, r2
 800ac0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ac18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ac1c:	d118      	bne.n	800ac50 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d10a      	bne.n	800ac3a <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ac24:	693b      	ldr	r3, [r7, #16]
 800ac26:	015a      	lsls	r2, r3, #5
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	4413      	add	r3, r2
 800ac2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac30:	461a      	mov	r2, r3
 800ac32:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ac36:	6013      	str	r3, [r2, #0]
 800ac38:	e013      	b.n	800ac62 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ac3a:	693b      	ldr	r3, [r7, #16]
 800ac3c:	015a      	lsls	r2, r3, #5
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	4413      	add	r3, r2
 800ac42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac46:	461a      	mov	r2, r3
 800ac48:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ac4c:	6013      	str	r3, [r2, #0]
 800ac4e:	e008      	b.n	800ac62 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ac50:	693b      	ldr	r3, [r7, #16]
 800ac52:	015a      	lsls	r2, r3, #5
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	4413      	add	r3, r2
 800ac58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac5c:	461a      	mov	r2, r3
 800ac5e:	2300      	movs	r3, #0
 800ac60:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ac62:	693b      	ldr	r3, [r7, #16]
 800ac64:	015a      	lsls	r2, r3, #5
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	4413      	add	r3, r2
 800ac6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac6e:	461a      	mov	r2, r3
 800ac70:	2300      	movs	r3, #0
 800ac72:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	015a      	lsls	r2, r3, #5
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	4413      	add	r3, r2
 800ac7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac80:	461a      	mov	r2, r3
 800ac82:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ac86:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ac88:	693b      	ldr	r3, [r7, #16]
 800ac8a:	3301      	adds	r3, #1
 800ac8c:	613b      	str	r3, [r7, #16]
 800ac8e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ac92:	461a      	mov	r2, r3
 800ac94:	693b      	ldr	r3, [r7, #16]
 800ac96:	4293      	cmp	r3, r2
 800ac98:	d3b5      	bcc.n	800ac06 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aca0:	691b      	ldr	r3, [r3, #16]
 800aca2:	68fa      	ldr	r2, [r7, #12]
 800aca4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aca8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800acac:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2200      	movs	r2, #0
 800acb2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800acba:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800acbc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d105      	bne.n	800acd0 <USB_DevInit+0x24c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	699b      	ldr	r3, [r3, #24]
 800acc8:	f043 0210 	orr.w	r2, r3, #16
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	699a      	ldr	r2, [r3, #24]
 800acd4:	4b10      	ldr	r3, [pc, #64]	@ (800ad18 <USB_DevInit+0x294>)
 800acd6:	4313      	orrs	r3, r2
 800acd8:	687a      	ldr	r2, [r7, #4]
 800acda:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800acdc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d005      	beq.n	800acf0 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	699b      	ldr	r3, [r3, #24]
 800ace8:	f043 0208 	orr.w	r2, r3, #8
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800acf0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800acf4:	2b01      	cmp	r3, #1
 800acf6:	d107      	bne.n	800ad08 <USB_DevInit+0x284>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	699b      	ldr	r3, [r3, #24]
 800acfc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ad00:	f043 0304 	orr.w	r3, r3, #4
 800ad04:	687a      	ldr	r2, [r7, #4]
 800ad06:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ad08:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	3718      	adds	r7, #24
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ad14:	b004      	add	sp, #16
 800ad16:	4770      	bx	lr
 800ad18:	803c3800 	.word	0x803c3800

0800ad1c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b085      	sub	sp, #20
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
 800ad24:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ad26:	2300      	movs	r3, #0
 800ad28:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	3301      	adds	r3, #1
 800ad2e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ad36:	d901      	bls.n	800ad3c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800ad38:	2303      	movs	r3, #3
 800ad3a:	e01b      	b.n	800ad74 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	691b      	ldr	r3, [r3, #16]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	daf2      	bge.n	800ad2a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800ad44:	2300      	movs	r3, #0
 800ad46:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	019b      	lsls	r3, r3, #6
 800ad4c:	f043 0220 	orr.w	r2, r3, #32
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	3301      	adds	r3, #1
 800ad58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ad60:	d901      	bls.n	800ad66 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800ad62:	2303      	movs	r3, #3
 800ad64:	e006      	b.n	800ad74 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	691b      	ldr	r3, [r3, #16]
 800ad6a:	f003 0320 	and.w	r3, r3, #32
 800ad6e:	2b20      	cmp	r3, #32
 800ad70:	d0f0      	beq.n	800ad54 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ad72:	2300      	movs	r3, #0
}
 800ad74:	4618      	mov	r0, r3
 800ad76:	3714      	adds	r7, #20
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7e:	4770      	bx	lr

0800ad80 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ad80:	b480      	push	{r7}
 800ad82:	b085      	sub	sp, #20
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	3301      	adds	r3, #1
 800ad90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ad98:	d901      	bls.n	800ad9e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ad9a:	2303      	movs	r3, #3
 800ad9c:	e018      	b.n	800add0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	691b      	ldr	r3, [r3, #16]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	daf2      	bge.n	800ad8c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800ada6:	2300      	movs	r3, #0
 800ada8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2210      	movs	r2, #16
 800adae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	3301      	adds	r3, #1
 800adb4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800adbc:	d901      	bls.n	800adc2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800adbe:	2303      	movs	r3, #3
 800adc0:	e006      	b.n	800add0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	691b      	ldr	r3, [r3, #16]
 800adc6:	f003 0310 	and.w	r3, r3, #16
 800adca:	2b10      	cmp	r3, #16
 800adcc:	d0f0      	beq.n	800adb0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800adce:	2300      	movs	r3, #0
}
 800add0:	4618      	mov	r0, r3
 800add2:	3714      	adds	r7, #20
 800add4:	46bd      	mov	sp, r7
 800add6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adda:	4770      	bx	lr

0800addc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800addc:	b480      	push	{r7}
 800adde:	b085      	sub	sp, #20
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
 800ade4:	460b      	mov	r3, r1
 800ade6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800adf2:	681a      	ldr	r2, [r3, #0]
 800adf4:	78fb      	ldrb	r3, [r7, #3]
 800adf6:	68f9      	ldr	r1, [r7, #12]
 800adf8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800adfc:	4313      	orrs	r3, r2
 800adfe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ae00:	2300      	movs	r3, #0
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	3714      	adds	r7, #20
 800ae06:	46bd      	mov	sp, r7
 800ae08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0c:	4770      	bx	lr

0800ae0e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800ae0e:	b480      	push	{r7}
 800ae10:	b087      	sub	sp, #28
 800ae12:	af00      	add	r7, sp, #0
 800ae14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae20:	689b      	ldr	r3, [r3, #8]
 800ae22:	f003 0306 	and.w	r3, r3, #6
 800ae26:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d102      	bne.n	800ae34 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ae2e:	2300      	movs	r3, #0
 800ae30:	75fb      	strb	r3, [r7, #23]
 800ae32:	e00a      	b.n	800ae4a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	2b02      	cmp	r3, #2
 800ae38:	d002      	beq.n	800ae40 <USB_GetDevSpeed+0x32>
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	2b06      	cmp	r3, #6
 800ae3e:	d102      	bne.n	800ae46 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ae40:	2302      	movs	r3, #2
 800ae42:	75fb      	strb	r3, [r7, #23]
 800ae44:	e001      	b.n	800ae4a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ae46:	230f      	movs	r3, #15
 800ae48:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ae4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	371c      	adds	r7, #28
 800ae50:	46bd      	mov	sp, r7
 800ae52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae56:	4770      	bx	lr

0800ae58 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ae58:	b480      	push	{r7}
 800ae5a:	b085      	sub	sp, #20
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
 800ae60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	781b      	ldrb	r3, [r3, #0]
 800ae6a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	785b      	ldrb	r3, [r3, #1]
 800ae70:	2b01      	cmp	r3, #1
 800ae72:	d13a      	bne.n	800aeea <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae7a:	69da      	ldr	r2, [r3, #28]
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	781b      	ldrb	r3, [r3, #0]
 800ae80:	f003 030f 	and.w	r3, r3, #15
 800ae84:	2101      	movs	r1, #1
 800ae86:	fa01 f303 	lsl.w	r3, r1, r3
 800ae8a:	b29b      	uxth	r3, r3
 800ae8c:	68f9      	ldr	r1, [r7, #12]
 800ae8e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ae92:	4313      	orrs	r3, r2
 800ae94:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	015a      	lsls	r2, r3, #5
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	4413      	add	r3, r2
 800ae9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d155      	bne.n	800af58 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	015a      	lsls	r2, r3, #5
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	4413      	add	r3, r2
 800aeb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aeb8:	681a      	ldr	r2, [r3, #0]
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	689b      	ldr	r3, [r3, #8]
 800aebe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	791b      	ldrb	r3, [r3, #4]
 800aec6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aec8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	059b      	lsls	r3, r3, #22
 800aece:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aed0:	4313      	orrs	r3, r2
 800aed2:	68ba      	ldr	r2, [r7, #8]
 800aed4:	0151      	lsls	r1, r2, #5
 800aed6:	68fa      	ldr	r2, [r7, #12]
 800aed8:	440a      	add	r2, r1
 800aeda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aede:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aee2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aee6:	6013      	str	r3, [r2, #0]
 800aee8:	e036      	b.n	800af58 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aef0:	69da      	ldr	r2, [r3, #28]
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	781b      	ldrb	r3, [r3, #0]
 800aef6:	f003 030f 	and.w	r3, r3, #15
 800aefa:	2101      	movs	r1, #1
 800aefc:	fa01 f303 	lsl.w	r3, r1, r3
 800af00:	041b      	lsls	r3, r3, #16
 800af02:	68f9      	ldr	r1, [r7, #12]
 800af04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800af08:	4313      	orrs	r3, r2
 800af0a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800af0c:	68bb      	ldr	r3, [r7, #8]
 800af0e:	015a      	lsls	r2, r3, #5
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	4413      	add	r3, r2
 800af14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d11a      	bne.n	800af58 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	015a      	lsls	r2, r3, #5
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	4413      	add	r3, r2
 800af2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af2e:	681a      	ldr	r2, [r3, #0]
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	689b      	ldr	r3, [r3, #8]
 800af34:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	791b      	ldrb	r3, [r3, #4]
 800af3c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800af3e:	430b      	orrs	r3, r1
 800af40:	4313      	orrs	r3, r2
 800af42:	68ba      	ldr	r2, [r7, #8]
 800af44:	0151      	lsls	r1, r2, #5
 800af46:	68fa      	ldr	r2, [r7, #12]
 800af48:	440a      	add	r2, r1
 800af4a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af56:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800af58:	2300      	movs	r3, #0
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	3714      	adds	r7, #20
 800af5e:	46bd      	mov	sp, r7
 800af60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af64:	4770      	bx	lr
	...

0800af68 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800af68:	b480      	push	{r7}
 800af6a:	b085      	sub	sp, #20
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
 800af70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	781b      	ldrb	r3, [r3, #0]
 800af7a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	785b      	ldrb	r3, [r3, #1]
 800af80:	2b01      	cmp	r3, #1
 800af82:	d161      	bne.n	800b048 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800af84:	68bb      	ldr	r3, [r7, #8]
 800af86:	015a      	lsls	r2, r3, #5
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	4413      	add	r3, r2
 800af8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800af96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af9a:	d11f      	bne.n	800afdc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	015a      	lsls	r2, r3, #5
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	4413      	add	r3, r2
 800afa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	68ba      	ldr	r2, [r7, #8]
 800afac:	0151      	lsls	r1, r2, #5
 800afae:	68fa      	ldr	r2, [r7, #12]
 800afb0:	440a      	add	r2, r1
 800afb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800afb6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800afba:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	015a      	lsls	r2, r3, #5
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	4413      	add	r3, r2
 800afc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	68ba      	ldr	r2, [r7, #8]
 800afcc:	0151      	lsls	r1, r2, #5
 800afce:	68fa      	ldr	r2, [r7, #12]
 800afd0:	440a      	add	r2, r1
 800afd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800afd6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800afda:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800afe2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	781b      	ldrb	r3, [r3, #0]
 800afe8:	f003 030f 	and.w	r3, r3, #15
 800afec:	2101      	movs	r1, #1
 800afee:	fa01 f303 	lsl.w	r3, r1, r3
 800aff2:	b29b      	uxth	r3, r3
 800aff4:	43db      	mvns	r3, r3
 800aff6:	68f9      	ldr	r1, [r7, #12]
 800aff8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800affc:	4013      	ands	r3, r2
 800affe:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b006:	69da      	ldr	r2, [r3, #28]
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	781b      	ldrb	r3, [r3, #0]
 800b00c:	f003 030f 	and.w	r3, r3, #15
 800b010:	2101      	movs	r1, #1
 800b012:	fa01 f303 	lsl.w	r3, r1, r3
 800b016:	b29b      	uxth	r3, r3
 800b018:	43db      	mvns	r3, r3
 800b01a:	68f9      	ldr	r1, [r7, #12]
 800b01c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b020:	4013      	ands	r3, r2
 800b022:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b024:	68bb      	ldr	r3, [r7, #8]
 800b026:	015a      	lsls	r2, r3, #5
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	4413      	add	r3, r2
 800b02c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b030:	681a      	ldr	r2, [r3, #0]
 800b032:	68bb      	ldr	r3, [r7, #8]
 800b034:	0159      	lsls	r1, r3, #5
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	440b      	add	r3, r1
 800b03a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b03e:	4619      	mov	r1, r3
 800b040:	4b35      	ldr	r3, [pc, #212]	@ (800b118 <USB_DeactivateEndpoint+0x1b0>)
 800b042:	4013      	ands	r3, r2
 800b044:	600b      	str	r3, [r1, #0]
 800b046:	e060      	b.n	800b10a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b048:	68bb      	ldr	r3, [r7, #8]
 800b04a:	015a      	lsls	r2, r3, #5
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	4413      	add	r3, r2
 800b050:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b05a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b05e:	d11f      	bne.n	800b0a0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	015a      	lsls	r2, r3, #5
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	4413      	add	r3, r2
 800b068:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	68ba      	ldr	r2, [r7, #8]
 800b070:	0151      	lsls	r1, r2, #5
 800b072:	68fa      	ldr	r2, [r7, #12]
 800b074:	440a      	add	r2, r1
 800b076:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b07a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b07e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b080:	68bb      	ldr	r3, [r7, #8]
 800b082:	015a      	lsls	r2, r3, #5
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	4413      	add	r3, r2
 800b088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	68ba      	ldr	r2, [r7, #8]
 800b090:	0151      	lsls	r1, r2, #5
 800b092:	68fa      	ldr	r2, [r7, #12]
 800b094:	440a      	add	r2, r1
 800b096:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b09a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b09e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b0a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	781b      	ldrb	r3, [r3, #0]
 800b0ac:	f003 030f 	and.w	r3, r3, #15
 800b0b0:	2101      	movs	r1, #1
 800b0b2:	fa01 f303 	lsl.w	r3, r1, r3
 800b0b6:	041b      	lsls	r3, r3, #16
 800b0b8:	43db      	mvns	r3, r3
 800b0ba:	68f9      	ldr	r1, [r7, #12]
 800b0bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b0c0:	4013      	ands	r3, r2
 800b0c2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b0ca:	69da      	ldr	r2, [r3, #28]
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	781b      	ldrb	r3, [r3, #0]
 800b0d0:	f003 030f 	and.w	r3, r3, #15
 800b0d4:	2101      	movs	r1, #1
 800b0d6:	fa01 f303 	lsl.w	r3, r1, r3
 800b0da:	041b      	lsls	r3, r3, #16
 800b0dc:	43db      	mvns	r3, r3
 800b0de:	68f9      	ldr	r1, [r7, #12]
 800b0e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b0e4:	4013      	ands	r3, r2
 800b0e6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b0e8:	68bb      	ldr	r3, [r7, #8]
 800b0ea:	015a      	lsls	r2, r3, #5
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	4413      	add	r3, r2
 800b0f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b0f4:	681a      	ldr	r2, [r3, #0]
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	0159      	lsls	r1, r3, #5
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	440b      	add	r3, r1
 800b0fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b102:	4619      	mov	r1, r3
 800b104:	4b05      	ldr	r3, [pc, #20]	@ (800b11c <USB_DeactivateEndpoint+0x1b4>)
 800b106:	4013      	ands	r3, r2
 800b108:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b10a:	2300      	movs	r3, #0
}
 800b10c:	4618      	mov	r0, r3
 800b10e:	3714      	adds	r7, #20
 800b110:	46bd      	mov	sp, r7
 800b112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b116:	4770      	bx	lr
 800b118:	ec337800 	.word	0xec337800
 800b11c:	eff37800 	.word	0xeff37800

0800b120 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b08a      	sub	sp, #40	@ 0x28
 800b124:	af02      	add	r7, sp, #8
 800b126:	60f8      	str	r0, [r7, #12]
 800b128:	60b9      	str	r1, [r7, #8]
 800b12a:	4613      	mov	r3, r2
 800b12c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	781b      	ldrb	r3, [r3, #0]
 800b136:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b138:	68bb      	ldr	r3, [r7, #8]
 800b13a:	785b      	ldrb	r3, [r3, #1]
 800b13c:	2b01      	cmp	r3, #1
 800b13e:	f040 817f 	bne.w	800b440 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	691b      	ldr	r3, [r3, #16]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d132      	bne.n	800b1b0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b14a:	69bb      	ldr	r3, [r7, #24]
 800b14c:	015a      	lsls	r2, r3, #5
 800b14e:	69fb      	ldr	r3, [r7, #28]
 800b150:	4413      	add	r3, r2
 800b152:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b156:	691b      	ldr	r3, [r3, #16]
 800b158:	69ba      	ldr	r2, [r7, #24]
 800b15a:	0151      	lsls	r1, r2, #5
 800b15c:	69fa      	ldr	r2, [r7, #28]
 800b15e:	440a      	add	r2, r1
 800b160:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b164:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b168:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b16c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b16e:	69bb      	ldr	r3, [r7, #24]
 800b170:	015a      	lsls	r2, r3, #5
 800b172:	69fb      	ldr	r3, [r7, #28]
 800b174:	4413      	add	r3, r2
 800b176:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b17a:	691b      	ldr	r3, [r3, #16]
 800b17c:	69ba      	ldr	r2, [r7, #24]
 800b17e:	0151      	lsls	r1, r2, #5
 800b180:	69fa      	ldr	r2, [r7, #28]
 800b182:	440a      	add	r2, r1
 800b184:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b188:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b18c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b18e:	69bb      	ldr	r3, [r7, #24]
 800b190:	015a      	lsls	r2, r3, #5
 800b192:	69fb      	ldr	r3, [r7, #28]
 800b194:	4413      	add	r3, r2
 800b196:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b19a:	691b      	ldr	r3, [r3, #16]
 800b19c:	69ba      	ldr	r2, [r7, #24]
 800b19e:	0151      	lsls	r1, r2, #5
 800b1a0:	69fa      	ldr	r2, [r7, #28]
 800b1a2:	440a      	add	r2, r1
 800b1a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b1a8:	0cdb      	lsrs	r3, r3, #19
 800b1aa:	04db      	lsls	r3, r3, #19
 800b1ac:	6113      	str	r3, [r2, #16]
 800b1ae:	e097      	b.n	800b2e0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b1b0:	69bb      	ldr	r3, [r7, #24]
 800b1b2:	015a      	lsls	r2, r3, #5
 800b1b4:	69fb      	ldr	r3, [r7, #28]
 800b1b6:	4413      	add	r3, r2
 800b1b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1bc:	691b      	ldr	r3, [r3, #16]
 800b1be:	69ba      	ldr	r2, [r7, #24]
 800b1c0:	0151      	lsls	r1, r2, #5
 800b1c2:	69fa      	ldr	r2, [r7, #28]
 800b1c4:	440a      	add	r2, r1
 800b1c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b1ca:	0cdb      	lsrs	r3, r3, #19
 800b1cc:	04db      	lsls	r3, r3, #19
 800b1ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b1d0:	69bb      	ldr	r3, [r7, #24]
 800b1d2:	015a      	lsls	r2, r3, #5
 800b1d4:	69fb      	ldr	r3, [r7, #28]
 800b1d6:	4413      	add	r3, r2
 800b1d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1dc:	691b      	ldr	r3, [r3, #16]
 800b1de:	69ba      	ldr	r2, [r7, #24]
 800b1e0:	0151      	lsls	r1, r2, #5
 800b1e2:	69fa      	ldr	r2, [r7, #28]
 800b1e4:	440a      	add	r2, r1
 800b1e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b1ea:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b1ee:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b1f2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800b1f4:	69bb      	ldr	r3, [r7, #24]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d11a      	bne.n	800b230 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	691a      	ldr	r2, [r3, #16]
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	689b      	ldr	r3, [r3, #8]
 800b202:	429a      	cmp	r2, r3
 800b204:	d903      	bls.n	800b20e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800b206:	68bb      	ldr	r3, [r7, #8]
 800b208:	689a      	ldr	r2, [r3, #8]
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b20e:	69bb      	ldr	r3, [r7, #24]
 800b210:	015a      	lsls	r2, r3, #5
 800b212:	69fb      	ldr	r3, [r7, #28]
 800b214:	4413      	add	r3, r2
 800b216:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b21a:	691b      	ldr	r3, [r3, #16]
 800b21c:	69ba      	ldr	r2, [r7, #24]
 800b21e:	0151      	lsls	r1, r2, #5
 800b220:	69fa      	ldr	r2, [r7, #28]
 800b222:	440a      	add	r2, r1
 800b224:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b228:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b22c:	6113      	str	r3, [r2, #16]
 800b22e:	e044      	b.n	800b2ba <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	691a      	ldr	r2, [r3, #16]
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	689b      	ldr	r3, [r3, #8]
 800b238:	4413      	add	r3, r2
 800b23a:	1e5a      	subs	r2, r3, #1
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	689b      	ldr	r3, [r3, #8]
 800b240:	fbb2 f3f3 	udiv	r3, r2, r3
 800b244:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800b246:	69bb      	ldr	r3, [r7, #24]
 800b248:	015a      	lsls	r2, r3, #5
 800b24a:	69fb      	ldr	r3, [r7, #28]
 800b24c:	4413      	add	r3, r2
 800b24e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b252:	691a      	ldr	r2, [r3, #16]
 800b254:	8afb      	ldrh	r3, [r7, #22]
 800b256:	04d9      	lsls	r1, r3, #19
 800b258:	4ba4      	ldr	r3, [pc, #656]	@ (800b4ec <USB_EPStartXfer+0x3cc>)
 800b25a:	400b      	ands	r3, r1
 800b25c:	69b9      	ldr	r1, [r7, #24]
 800b25e:	0148      	lsls	r0, r1, #5
 800b260:	69f9      	ldr	r1, [r7, #28]
 800b262:	4401      	add	r1, r0
 800b264:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b268:	4313      	orrs	r3, r2
 800b26a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	791b      	ldrb	r3, [r3, #4]
 800b270:	2b01      	cmp	r3, #1
 800b272:	d122      	bne.n	800b2ba <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b274:	69bb      	ldr	r3, [r7, #24]
 800b276:	015a      	lsls	r2, r3, #5
 800b278:	69fb      	ldr	r3, [r7, #28]
 800b27a:	4413      	add	r3, r2
 800b27c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b280:	691b      	ldr	r3, [r3, #16]
 800b282:	69ba      	ldr	r2, [r7, #24]
 800b284:	0151      	lsls	r1, r2, #5
 800b286:	69fa      	ldr	r2, [r7, #28]
 800b288:	440a      	add	r2, r1
 800b28a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b28e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800b292:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800b294:	69bb      	ldr	r3, [r7, #24]
 800b296:	015a      	lsls	r2, r3, #5
 800b298:	69fb      	ldr	r3, [r7, #28]
 800b29a:	4413      	add	r3, r2
 800b29c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2a0:	691a      	ldr	r2, [r3, #16]
 800b2a2:	8afb      	ldrh	r3, [r7, #22]
 800b2a4:	075b      	lsls	r3, r3, #29
 800b2a6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800b2aa:	69b9      	ldr	r1, [r7, #24]
 800b2ac:	0148      	lsls	r0, r1, #5
 800b2ae:	69f9      	ldr	r1, [r7, #28]
 800b2b0:	4401      	add	r1, r0
 800b2b2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b2b6:	4313      	orrs	r3, r2
 800b2b8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b2ba:	69bb      	ldr	r3, [r7, #24]
 800b2bc:	015a      	lsls	r2, r3, #5
 800b2be:	69fb      	ldr	r3, [r7, #28]
 800b2c0:	4413      	add	r3, r2
 800b2c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2c6:	691a      	ldr	r2, [r3, #16]
 800b2c8:	68bb      	ldr	r3, [r7, #8]
 800b2ca:	691b      	ldr	r3, [r3, #16]
 800b2cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b2d0:	69b9      	ldr	r1, [r7, #24]
 800b2d2:	0148      	lsls	r0, r1, #5
 800b2d4:	69f9      	ldr	r1, [r7, #28]
 800b2d6:	4401      	add	r1, r0
 800b2d8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b2dc:	4313      	orrs	r3, r2
 800b2de:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b2e0:	79fb      	ldrb	r3, [r7, #7]
 800b2e2:	2b01      	cmp	r3, #1
 800b2e4:	d14b      	bne.n	800b37e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b2e6:	68bb      	ldr	r3, [r7, #8]
 800b2e8:	69db      	ldr	r3, [r3, #28]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d009      	beq.n	800b302 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b2ee:	69bb      	ldr	r3, [r7, #24]
 800b2f0:	015a      	lsls	r2, r3, #5
 800b2f2:	69fb      	ldr	r3, [r7, #28]
 800b2f4:	4413      	add	r3, r2
 800b2f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2fa:	461a      	mov	r2, r3
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	69db      	ldr	r3, [r3, #28]
 800b300:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	791b      	ldrb	r3, [r3, #4]
 800b306:	2b01      	cmp	r3, #1
 800b308:	d128      	bne.n	800b35c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b30a:	69fb      	ldr	r3, [r7, #28]
 800b30c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b310:	689b      	ldr	r3, [r3, #8]
 800b312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b316:	2b00      	cmp	r3, #0
 800b318:	d110      	bne.n	800b33c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b31a:	69bb      	ldr	r3, [r7, #24]
 800b31c:	015a      	lsls	r2, r3, #5
 800b31e:	69fb      	ldr	r3, [r7, #28]
 800b320:	4413      	add	r3, r2
 800b322:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	69ba      	ldr	r2, [r7, #24]
 800b32a:	0151      	lsls	r1, r2, #5
 800b32c:	69fa      	ldr	r2, [r7, #28]
 800b32e:	440a      	add	r2, r1
 800b330:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b334:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b338:	6013      	str	r3, [r2, #0]
 800b33a:	e00f      	b.n	800b35c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b33c:	69bb      	ldr	r3, [r7, #24]
 800b33e:	015a      	lsls	r2, r3, #5
 800b340:	69fb      	ldr	r3, [r7, #28]
 800b342:	4413      	add	r3, r2
 800b344:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	69ba      	ldr	r2, [r7, #24]
 800b34c:	0151      	lsls	r1, r2, #5
 800b34e:	69fa      	ldr	r2, [r7, #28]
 800b350:	440a      	add	r2, r1
 800b352:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b356:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b35a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b35c:	69bb      	ldr	r3, [r7, #24]
 800b35e:	015a      	lsls	r2, r3, #5
 800b360:	69fb      	ldr	r3, [r7, #28]
 800b362:	4413      	add	r3, r2
 800b364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	69ba      	ldr	r2, [r7, #24]
 800b36c:	0151      	lsls	r1, r2, #5
 800b36e:	69fa      	ldr	r2, [r7, #28]
 800b370:	440a      	add	r2, r1
 800b372:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b376:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b37a:	6013      	str	r3, [r2, #0]
 800b37c:	e166      	b.n	800b64c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b37e:	69bb      	ldr	r3, [r7, #24]
 800b380:	015a      	lsls	r2, r3, #5
 800b382:	69fb      	ldr	r3, [r7, #28]
 800b384:	4413      	add	r3, r2
 800b386:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	69ba      	ldr	r2, [r7, #24]
 800b38e:	0151      	lsls	r1, r2, #5
 800b390:	69fa      	ldr	r2, [r7, #28]
 800b392:	440a      	add	r2, r1
 800b394:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b398:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b39c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b39e:	68bb      	ldr	r3, [r7, #8]
 800b3a0:	791b      	ldrb	r3, [r3, #4]
 800b3a2:	2b01      	cmp	r3, #1
 800b3a4:	d015      	beq.n	800b3d2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	691b      	ldr	r3, [r3, #16]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	f000 814e 	beq.w	800b64c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b3b0:	69fb      	ldr	r3, [r7, #28]
 800b3b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	781b      	ldrb	r3, [r3, #0]
 800b3bc:	f003 030f 	and.w	r3, r3, #15
 800b3c0:	2101      	movs	r1, #1
 800b3c2:	fa01 f303 	lsl.w	r3, r1, r3
 800b3c6:	69f9      	ldr	r1, [r7, #28]
 800b3c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b3cc:	4313      	orrs	r3, r2
 800b3ce:	634b      	str	r3, [r1, #52]	@ 0x34
 800b3d0:	e13c      	b.n	800b64c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b3d2:	69fb      	ldr	r3, [r7, #28]
 800b3d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3d8:	689b      	ldr	r3, [r3, #8]
 800b3da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d110      	bne.n	800b404 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b3e2:	69bb      	ldr	r3, [r7, #24]
 800b3e4:	015a      	lsls	r2, r3, #5
 800b3e6:	69fb      	ldr	r3, [r7, #28]
 800b3e8:	4413      	add	r3, r2
 800b3ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	69ba      	ldr	r2, [r7, #24]
 800b3f2:	0151      	lsls	r1, r2, #5
 800b3f4:	69fa      	ldr	r2, [r7, #28]
 800b3f6:	440a      	add	r2, r1
 800b3f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b3fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b400:	6013      	str	r3, [r2, #0]
 800b402:	e00f      	b.n	800b424 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b404:	69bb      	ldr	r3, [r7, #24]
 800b406:	015a      	lsls	r2, r3, #5
 800b408:	69fb      	ldr	r3, [r7, #28]
 800b40a:	4413      	add	r3, r2
 800b40c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	69ba      	ldr	r2, [r7, #24]
 800b414:	0151      	lsls	r1, r2, #5
 800b416:	69fa      	ldr	r2, [r7, #28]
 800b418:	440a      	add	r2, r1
 800b41a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b41e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b422:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	68d9      	ldr	r1, [r3, #12]
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	781a      	ldrb	r2, [r3, #0]
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	691b      	ldr	r3, [r3, #16]
 800b430:	b298      	uxth	r0, r3
 800b432:	79fb      	ldrb	r3, [r7, #7]
 800b434:	9300      	str	r3, [sp, #0]
 800b436:	4603      	mov	r3, r0
 800b438:	68f8      	ldr	r0, [r7, #12]
 800b43a:	f000 f9b9 	bl	800b7b0 <USB_WritePacket>
 800b43e:	e105      	b.n	800b64c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b440:	69bb      	ldr	r3, [r7, #24]
 800b442:	015a      	lsls	r2, r3, #5
 800b444:	69fb      	ldr	r3, [r7, #28]
 800b446:	4413      	add	r3, r2
 800b448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b44c:	691b      	ldr	r3, [r3, #16]
 800b44e:	69ba      	ldr	r2, [r7, #24]
 800b450:	0151      	lsls	r1, r2, #5
 800b452:	69fa      	ldr	r2, [r7, #28]
 800b454:	440a      	add	r2, r1
 800b456:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b45a:	0cdb      	lsrs	r3, r3, #19
 800b45c:	04db      	lsls	r3, r3, #19
 800b45e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b460:	69bb      	ldr	r3, [r7, #24]
 800b462:	015a      	lsls	r2, r3, #5
 800b464:	69fb      	ldr	r3, [r7, #28]
 800b466:	4413      	add	r3, r2
 800b468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b46c:	691b      	ldr	r3, [r3, #16]
 800b46e:	69ba      	ldr	r2, [r7, #24]
 800b470:	0151      	lsls	r1, r2, #5
 800b472:	69fa      	ldr	r2, [r7, #28]
 800b474:	440a      	add	r2, r1
 800b476:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b47a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b47e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b482:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800b484:	69bb      	ldr	r3, [r7, #24]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d132      	bne.n	800b4f0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	691b      	ldr	r3, [r3, #16]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d003      	beq.n	800b49a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	689a      	ldr	r2, [r3, #8]
 800b496:	68bb      	ldr	r3, [r7, #8]
 800b498:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800b49a:	68bb      	ldr	r3, [r7, #8]
 800b49c:	689a      	ldr	r2, [r3, #8]
 800b49e:	68bb      	ldr	r3, [r7, #8]
 800b4a0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800b4a2:	69bb      	ldr	r3, [r7, #24]
 800b4a4:	015a      	lsls	r2, r3, #5
 800b4a6:	69fb      	ldr	r3, [r7, #28]
 800b4a8:	4413      	add	r3, r2
 800b4aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4ae:	691a      	ldr	r2, [r3, #16]
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	6a1b      	ldr	r3, [r3, #32]
 800b4b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b4b8:	69b9      	ldr	r1, [r7, #24]
 800b4ba:	0148      	lsls	r0, r1, #5
 800b4bc:	69f9      	ldr	r1, [r7, #28]
 800b4be:	4401      	add	r1, r0
 800b4c0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b4c4:	4313      	orrs	r3, r2
 800b4c6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b4c8:	69bb      	ldr	r3, [r7, #24]
 800b4ca:	015a      	lsls	r2, r3, #5
 800b4cc:	69fb      	ldr	r3, [r7, #28]
 800b4ce:	4413      	add	r3, r2
 800b4d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4d4:	691b      	ldr	r3, [r3, #16]
 800b4d6:	69ba      	ldr	r2, [r7, #24]
 800b4d8:	0151      	lsls	r1, r2, #5
 800b4da:	69fa      	ldr	r2, [r7, #28]
 800b4dc:	440a      	add	r2, r1
 800b4de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b4e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b4e6:	6113      	str	r3, [r2, #16]
 800b4e8:	e062      	b.n	800b5b0 <USB_EPStartXfer+0x490>
 800b4ea:	bf00      	nop
 800b4ec:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800b4f0:	68bb      	ldr	r3, [r7, #8]
 800b4f2:	691b      	ldr	r3, [r3, #16]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d123      	bne.n	800b540 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b4f8:	69bb      	ldr	r3, [r7, #24]
 800b4fa:	015a      	lsls	r2, r3, #5
 800b4fc:	69fb      	ldr	r3, [r7, #28]
 800b4fe:	4413      	add	r3, r2
 800b500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b504:	691a      	ldr	r2, [r3, #16]
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	689b      	ldr	r3, [r3, #8]
 800b50a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b50e:	69b9      	ldr	r1, [r7, #24]
 800b510:	0148      	lsls	r0, r1, #5
 800b512:	69f9      	ldr	r1, [r7, #28]
 800b514:	4401      	add	r1, r0
 800b516:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b51a:	4313      	orrs	r3, r2
 800b51c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b51e:	69bb      	ldr	r3, [r7, #24]
 800b520:	015a      	lsls	r2, r3, #5
 800b522:	69fb      	ldr	r3, [r7, #28]
 800b524:	4413      	add	r3, r2
 800b526:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b52a:	691b      	ldr	r3, [r3, #16]
 800b52c:	69ba      	ldr	r2, [r7, #24]
 800b52e:	0151      	lsls	r1, r2, #5
 800b530:	69fa      	ldr	r2, [r7, #28]
 800b532:	440a      	add	r2, r1
 800b534:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b538:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b53c:	6113      	str	r3, [r2, #16]
 800b53e:	e037      	b.n	800b5b0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b540:	68bb      	ldr	r3, [r7, #8]
 800b542:	691a      	ldr	r2, [r3, #16]
 800b544:	68bb      	ldr	r3, [r7, #8]
 800b546:	689b      	ldr	r3, [r3, #8]
 800b548:	4413      	add	r3, r2
 800b54a:	1e5a      	subs	r2, r3, #1
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	689b      	ldr	r3, [r3, #8]
 800b550:	fbb2 f3f3 	udiv	r3, r2, r3
 800b554:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	689b      	ldr	r3, [r3, #8]
 800b55a:	8afa      	ldrh	r2, [r7, #22]
 800b55c:	fb03 f202 	mul.w	r2, r3, r2
 800b560:	68bb      	ldr	r3, [r7, #8]
 800b562:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b564:	69bb      	ldr	r3, [r7, #24]
 800b566:	015a      	lsls	r2, r3, #5
 800b568:	69fb      	ldr	r3, [r7, #28]
 800b56a:	4413      	add	r3, r2
 800b56c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b570:	691a      	ldr	r2, [r3, #16]
 800b572:	8afb      	ldrh	r3, [r7, #22]
 800b574:	04d9      	lsls	r1, r3, #19
 800b576:	4b38      	ldr	r3, [pc, #224]	@ (800b658 <USB_EPStartXfer+0x538>)
 800b578:	400b      	ands	r3, r1
 800b57a:	69b9      	ldr	r1, [r7, #24]
 800b57c:	0148      	lsls	r0, r1, #5
 800b57e:	69f9      	ldr	r1, [r7, #28]
 800b580:	4401      	add	r1, r0
 800b582:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b586:	4313      	orrs	r3, r2
 800b588:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800b58a:	69bb      	ldr	r3, [r7, #24]
 800b58c:	015a      	lsls	r2, r3, #5
 800b58e:	69fb      	ldr	r3, [r7, #28]
 800b590:	4413      	add	r3, r2
 800b592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b596:	691a      	ldr	r2, [r3, #16]
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	6a1b      	ldr	r3, [r3, #32]
 800b59c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5a0:	69b9      	ldr	r1, [r7, #24]
 800b5a2:	0148      	lsls	r0, r1, #5
 800b5a4:	69f9      	ldr	r1, [r7, #28]
 800b5a6:	4401      	add	r1, r0
 800b5a8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b5ac:	4313      	orrs	r3, r2
 800b5ae:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800b5b0:	79fb      	ldrb	r3, [r7, #7]
 800b5b2:	2b01      	cmp	r3, #1
 800b5b4:	d10d      	bne.n	800b5d2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b5b6:	68bb      	ldr	r3, [r7, #8]
 800b5b8:	68db      	ldr	r3, [r3, #12]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d009      	beq.n	800b5d2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	68d9      	ldr	r1, [r3, #12]
 800b5c2:	69bb      	ldr	r3, [r7, #24]
 800b5c4:	015a      	lsls	r2, r3, #5
 800b5c6:	69fb      	ldr	r3, [r7, #28]
 800b5c8:	4413      	add	r3, r2
 800b5ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5ce:	460a      	mov	r2, r1
 800b5d0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b5d2:	68bb      	ldr	r3, [r7, #8]
 800b5d4:	791b      	ldrb	r3, [r3, #4]
 800b5d6:	2b01      	cmp	r3, #1
 800b5d8:	d128      	bne.n	800b62c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b5da:	69fb      	ldr	r3, [r7, #28]
 800b5dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5e0:	689b      	ldr	r3, [r3, #8]
 800b5e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d110      	bne.n	800b60c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b5ea:	69bb      	ldr	r3, [r7, #24]
 800b5ec:	015a      	lsls	r2, r3, #5
 800b5ee:	69fb      	ldr	r3, [r7, #28]
 800b5f0:	4413      	add	r3, r2
 800b5f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	69ba      	ldr	r2, [r7, #24]
 800b5fa:	0151      	lsls	r1, r2, #5
 800b5fc:	69fa      	ldr	r2, [r7, #28]
 800b5fe:	440a      	add	r2, r1
 800b600:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b604:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b608:	6013      	str	r3, [r2, #0]
 800b60a:	e00f      	b.n	800b62c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b60c:	69bb      	ldr	r3, [r7, #24]
 800b60e:	015a      	lsls	r2, r3, #5
 800b610:	69fb      	ldr	r3, [r7, #28]
 800b612:	4413      	add	r3, r2
 800b614:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	69ba      	ldr	r2, [r7, #24]
 800b61c:	0151      	lsls	r1, r2, #5
 800b61e:	69fa      	ldr	r2, [r7, #28]
 800b620:	440a      	add	r2, r1
 800b622:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b626:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b62a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b62c:	69bb      	ldr	r3, [r7, #24]
 800b62e:	015a      	lsls	r2, r3, #5
 800b630:	69fb      	ldr	r3, [r7, #28]
 800b632:	4413      	add	r3, r2
 800b634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	69ba      	ldr	r2, [r7, #24]
 800b63c:	0151      	lsls	r1, r2, #5
 800b63e:	69fa      	ldr	r2, [r7, #28]
 800b640:	440a      	add	r2, r1
 800b642:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b646:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b64a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b64c:	2300      	movs	r3, #0
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3720      	adds	r7, #32
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}
 800b656:	bf00      	nop
 800b658:	1ff80000 	.word	0x1ff80000

0800b65c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b65c:	b480      	push	{r7}
 800b65e:	b087      	sub	sp, #28
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
 800b664:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b666:	2300      	movs	r3, #0
 800b668:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b66a:	2300      	movs	r3, #0
 800b66c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	785b      	ldrb	r3, [r3, #1]
 800b676:	2b01      	cmp	r3, #1
 800b678:	d14a      	bne.n	800b710 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b67a:	683b      	ldr	r3, [r7, #0]
 800b67c:	781b      	ldrb	r3, [r3, #0]
 800b67e:	015a      	lsls	r2, r3, #5
 800b680:	693b      	ldr	r3, [r7, #16]
 800b682:	4413      	add	r3, r2
 800b684:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b68e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b692:	f040 8086 	bne.w	800b7a2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	781b      	ldrb	r3, [r3, #0]
 800b69a:	015a      	lsls	r2, r3, #5
 800b69c:	693b      	ldr	r3, [r7, #16]
 800b69e:	4413      	add	r3, r2
 800b6a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	683a      	ldr	r2, [r7, #0]
 800b6a8:	7812      	ldrb	r2, [r2, #0]
 800b6aa:	0151      	lsls	r1, r2, #5
 800b6ac:	693a      	ldr	r2, [r7, #16]
 800b6ae:	440a      	add	r2, r1
 800b6b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6b4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b6b8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	781b      	ldrb	r3, [r3, #0]
 800b6be:	015a      	lsls	r2, r3, #5
 800b6c0:	693b      	ldr	r3, [r7, #16]
 800b6c2:	4413      	add	r3, r2
 800b6c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	683a      	ldr	r2, [r7, #0]
 800b6cc:	7812      	ldrb	r2, [r2, #0]
 800b6ce:	0151      	lsls	r1, r2, #5
 800b6d0:	693a      	ldr	r2, [r7, #16]
 800b6d2:	440a      	add	r2, r1
 800b6d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b6dc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	3301      	adds	r3, #1
 800b6e2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b6ea:	4293      	cmp	r3, r2
 800b6ec:	d902      	bls.n	800b6f4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	75fb      	strb	r3, [r7, #23]
          break;
 800b6f2:	e056      	b.n	800b7a2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	015a      	lsls	r2, r3, #5
 800b6fa:	693b      	ldr	r3, [r7, #16]
 800b6fc:	4413      	add	r3, r2
 800b6fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b708:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b70c:	d0e7      	beq.n	800b6de <USB_EPStopXfer+0x82>
 800b70e:	e048      	b.n	800b7a2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b710:	683b      	ldr	r3, [r7, #0]
 800b712:	781b      	ldrb	r3, [r3, #0]
 800b714:	015a      	lsls	r2, r3, #5
 800b716:	693b      	ldr	r3, [r7, #16]
 800b718:	4413      	add	r3, r2
 800b71a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b724:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b728:	d13b      	bne.n	800b7a2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	781b      	ldrb	r3, [r3, #0]
 800b72e:	015a      	lsls	r2, r3, #5
 800b730:	693b      	ldr	r3, [r7, #16]
 800b732:	4413      	add	r3, r2
 800b734:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	683a      	ldr	r2, [r7, #0]
 800b73c:	7812      	ldrb	r2, [r2, #0]
 800b73e:	0151      	lsls	r1, r2, #5
 800b740:	693a      	ldr	r2, [r7, #16]
 800b742:	440a      	add	r2, r1
 800b744:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b748:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b74c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	781b      	ldrb	r3, [r3, #0]
 800b752:	015a      	lsls	r2, r3, #5
 800b754:	693b      	ldr	r3, [r7, #16]
 800b756:	4413      	add	r3, r2
 800b758:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	683a      	ldr	r2, [r7, #0]
 800b760:	7812      	ldrb	r2, [r2, #0]
 800b762:	0151      	lsls	r1, r2, #5
 800b764:	693a      	ldr	r2, [r7, #16]
 800b766:	440a      	add	r2, r1
 800b768:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b76c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b770:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	3301      	adds	r3, #1
 800b776:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b77e:	4293      	cmp	r3, r2
 800b780:	d902      	bls.n	800b788 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800b782:	2301      	movs	r3, #1
 800b784:	75fb      	strb	r3, [r7, #23]
          break;
 800b786:	e00c      	b.n	800b7a2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	781b      	ldrb	r3, [r3, #0]
 800b78c:	015a      	lsls	r2, r3, #5
 800b78e:	693b      	ldr	r3, [r7, #16]
 800b790:	4413      	add	r3, r2
 800b792:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b79c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b7a0:	d0e7      	beq.n	800b772 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800b7a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	371c      	adds	r7, #28
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ae:	4770      	bx	lr

0800b7b0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b7b0:	b480      	push	{r7}
 800b7b2:	b089      	sub	sp, #36	@ 0x24
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	60f8      	str	r0, [r7, #12]
 800b7b8:	60b9      	str	r1, [r7, #8]
 800b7ba:	4611      	mov	r1, r2
 800b7bc:	461a      	mov	r2, r3
 800b7be:	460b      	mov	r3, r1
 800b7c0:	71fb      	strb	r3, [r7, #7]
 800b7c2:	4613      	mov	r3, r2
 800b7c4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b7ca:	68bb      	ldr	r3, [r7, #8]
 800b7cc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800b7ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d123      	bne.n	800b81e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b7d6:	88bb      	ldrh	r3, [r7, #4]
 800b7d8:	3303      	adds	r3, #3
 800b7da:	089b      	lsrs	r3, r3, #2
 800b7dc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b7de:	2300      	movs	r3, #0
 800b7e0:	61bb      	str	r3, [r7, #24]
 800b7e2:	e018      	b.n	800b816 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b7e4:	79fb      	ldrb	r3, [r7, #7]
 800b7e6:	031a      	lsls	r2, r3, #12
 800b7e8:	697b      	ldr	r3, [r7, #20]
 800b7ea:	4413      	add	r3, r2
 800b7ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b7f0:	461a      	mov	r2, r3
 800b7f2:	69fb      	ldr	r3, [r7, #28]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b7f8:	69fb      	ldr	r3, [r7, #28]
 800b7fa:	3301      	adds	r3, #1
 800b7fc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b7fe:	69fb      	ldr	r3, [r7, #28]
 800b800:	3301      	adds	r3, #1
 800b802:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b804:	69fb      	ldr	r3, [r7, #28]
 800b806:	3301      	adds	r3, #1
 800b808:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b80a:	69fb      	ldr	r3, [r7, #28]
 800b80c:	3301      	adds	r3, #1
 800b80e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b810:	69bb      	ldr	r3, [r7, #24]
 800b812:	3301      	adds	r3, #1
 800b814:	61bb      	str	r3, [r7, #24]
 800b816:	69ba      	ldr	r2, [r7, #24]
 800b818:	693b      	ldr	r3, [r7, #16]
 800b81a:	429a      	cmp	r2, r3
 800b81c:	d3e2      	bcc.n	800b7e4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b81e:	2300      	movs	r3, #0
}
 800b820:	4618      	mov	r0, r3
 800b822:	3724      	adds	r7, #36	@ 0x24
 800b824:	46bd      	mov	sp, r7
 800b826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82a:	4770      	bx	lr

0800b82c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b82c:	b480      	push	{r7}
 800b82e:	b08b      	sub	sp, #44	@ 0x2c
 800b830:	af00      	add	r7, sp, #0
 800b832:	60f8      	str	r0, [r7, #12]
 800b834:	60b9      	str	r1, [r7, #8]
 800b836:	4613      	mov	r3, r2
 800b838:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b842:	88fb      	ldrh	r3, [r7, #6]
 800b844:	089b      	lsrs	r3, r3, #2
 800b846:	b29b      	uxth	r3, r3
 800b848:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b84a:	88fb      	ldrh	r3, [r7, #6]
 800b84c:	f003 0303 	and.w	r3, r3, #3
 800b850:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b852:	2300      	movs	r3, #0
 800b854:	623b      	str	r3, [r7, #32]
 800b856:	e014      	b.n	800b882 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b858:	69bb      	ldr	r3, [r7, #24]
 800b85a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b85e:	681a      	ldr	r2, [r3, #0]
 800b860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b862:	601a      	str	r2, [r3, #0]
    pDest++;
 800b864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b866:	3301      	adds	r3, #1
 800b868:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b86a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b86c:	3301      	adds	r3, #1
 800b86e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b872:	3301      	adds	r3, #1
 800b874:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b878:	3301      	adds	r3, #1
 800b87a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b87c:	6a3b      	ldr	r3, [r7, #32]
 800b87e:	3301      	adds	r3, #1
 800b880:	623b      	str	r3, [r7, #32]
 800b882:	6a3a      	ldr	r2, [r7, #32]
 800b884:	697b      	ldr	r3, [r7, #20]
 800b886:	429a      	cmp	r2, r3
 800b888:	d3e6      	bcc.n	800b858 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b88a:	8bfb      	ldrh	r3, [r7, #30]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d01e      	beq.n	800b8ce <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b890:	2300      	movs	r3, #0
 800b892:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b894:	69bb      	ldr	r3, [r7, #24]
 800b896:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b89a:	461a      	mov	r2, r3
 800b89c:	f107 0310 	add.w	r3, r7, #16
 800b8a0:	6812      	ldr	r2, [r2, #0]
 800b8a2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b8a4:	693a      	ldr	r2, [r7, #16]
 800b8a6:	6a3b      	ldr	r3, [r7, #32]
 800b8a8:	b2db      	uxtb	r3, r3
 800b8aa:	00db      	lsls	r3, r3, #3
 800b8ac:	fa22 f303 	lsr.w	r3, r2, r3
 800b8b0:	b2da      	uxtb	r2, r3
 800b8b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8b4:	701a      	strb	r2, [r3, #0]
      i++;
 800b8b6:	6a3b      	ldr	r3, [r7, #32]
 800b8b8:	3301      	adds	r3, #1
 800b8ba:	623b      	str	r3, [r7, #32]
      pDest++;
 800b8bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8be:	3301      	adds	r3, #1
 800b8c0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800b8c2:	8bfb      	ldrh	r3, [r7, #30]
 800b8c4:	3b01      	subs	r3, #1
 800b8c6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b8c8:	8bfb      	ldrh	r3, [r7, #30]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d1ea      	bne.n	800b8a4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b8ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	372c      	adds	r7, #44	@ 0x2c
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8da:	4770      	bx	lr

0800b8dc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b085      	sub	sp, #20
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
 800b8e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b8ea:	683b      	ldr	r3, [r7, #0]
 800b8ec:	781b      	ldrb	r3, [r3, #0]
 800b8ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	785b      	ldrb	r3, [r3, #1]
 800b8f4:	2b01      	cmp	r3, #1
 800b8f6:	d12c      	bne.n	800b952 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	015a      	lsls	r2, r3, #5
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	4413      	add	r3, r2
 800b900:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	2b00      	cmp	r3, #0
 800b908:	db12      	blt.n	800b930 <USB_EPSetStall+0x54>
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d00f      	beq.n	800b930 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b910:	68bb      	ldr	r3, [r7, #8]
 800b912:	015a      	lsls	r2, r3, #5
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	4413      	add	r3, r2
 800b918:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	68ba      	ldr	r2, [r7, #8]
 800b920:	0151      	lsls	r1, r2, #5
 800b922:	68fa      	ldr	r2, [r7, #12]
 800b924:	440a      	add	r2, r1
 800b926:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b92a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b92e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b930:	68bb      	ldr	r3, [r7, #8]
 800b932:	015a      	lsls	r2, r3, #5
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	4413      	add	r3, r2
 800b938:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	68ba      	ldr	r2, [r7, #8]
 800b940:	0151      	lsls	r1, r2, #5
 800b942:	68fa      	ldr	r2, [r7, #12]
 800b944:	440a      	add	r2, r1
 800b946:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b94a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b94e:	6013      	str	r3, [r2, #0]
 800b950:	e02b      	b.n	800b9aa <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	015a      	lsls	r2, r3, #5
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	4413      	add	r3, r2
 800b95a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	2b00      	cmp	r3, #0
 800b962:	db12      	blt.n	800b98a <USB_EPSetStall+0xae>
 800b964:	68bb      	ldr	r3, [r7, #8]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d00f      	beq.n	800b98a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b96a:	68bb      	ldr	r3, [r7, #8]
 800b96c:	015a      	lsls	r2, r3, #5
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	4413      	add	r3, r2
 800b972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	68ba      	ldr	r2, [r7, #8]
 800b97a:	0151      	lsls	r1, r2, #5
 800b97c:	68fa      	ldr	r2, [r7, #12]
 800b97e:	440a      	add	r2, r1
 800b980:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b984:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b988:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	015a      	lsls	r2, r3, #5
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	4413      	add	r3, r2
 800b992:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	68ba      	ldr	r2, [r7, #8]
 800b99a:	0151      	lsls	r1, r2, #5
 800b99c:	68fa      	ldr	r2, [r7, #12]
 800b99e:	440a      	add	r2, r1
 800b9a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b9a4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b9a8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b9aa:	2300      	movs	r3, #0
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	3714      	adds	r7, #20
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b6:	4770      	bx	lr

0800b9b8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b9b8:	b480      	push	{r7}
 800b9ba:	b085      	sub	sp, #20
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
 800b9c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	781b      	ldrb	r3, [r3, #0]
 800b9ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	785b      	ldrb	r3, [r3, #1]
 800b9d0:	2b01      	cmp	r3, #1
 800b9d2:	d128      	bne.n	800ba26 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	015a      	lsls	r2, r3, #5
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	4413      	add	r3, r2
 800b9dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	68ba      	ldr	r2, [r7, #8]
 800b9e4:	0151      	lsls	r1, r2, #5
 800b9e6:	68fa      	ldr	r2, [r7, #12]
 800b9e8:	440a      	add	r2, r1
 800b9ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b9ee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b9f2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	791b      	ldrb	r3, [r3, #4]
 800b9f8:	2b03      	cmp	r3, #3
 800b9fa:	d003      	beq.n	800ba04 <USB_EPClearStall+0x4c>
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	791b      	ldrb	r3, [r3, #4]
 800ba00:	2b02      	cmp	r3, #2
 800ba02:	d138      	bne.n	800ba76 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ba04:	68bb      	ldr	r3, [r7, #8]
 800ba06:	015a      	lsls	r2, r3, #5
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	4413      	add	r3, r2
 800ba0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	68ba      	ldr	r2, [r7, #8]
 800ba14:	0151      	lsls	r1, r2, #5
 800ba16:	68fa      	ldr	r2, [r7, #12]
 800ba18:	440a      	add	r2, r1
 800ba1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ba22:	6013      	str	r3, [r2, #0]
 800ba24:	e027      	b.n	800ba76 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ba26:	68bb      	ldr	r3, [r7, #8]
 800ba28:	015a      	lsls	r2, r3, #5
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	4413      	add	r3, r2
 800ba2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	68ba      	ldr	r2, [r7, #8]
 800ba36:	0151      	lsls	r1, r2, #5
 800ba38:	68fa      	ldr	r2, [r7, #12]
 800ba3a:	440a      	add	r2, r1
 800ba3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ba40:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ba44:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	791b      	ldrb	r3, [r3, #4]
 800ba4a:	2b03      	cmp	r3, #3
 800ba4c:	d003      	beq.n	800ba56 <USB_EPClearStall+0x9e>
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	791b      	ldrb	r3, [r3, #4]
 800ba52:	2b02      	cmp	r3, #2
 800ba54:	d10f      	bne.n	800ba76 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ba56:	68bb      	ldr	r3, [r7, #8]
 800ba58:	015a      	lsls	r2, r3, #5
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	4413      	add	r3, r2
 800ba5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	68ba      	ldr	r2, [r7, #8]
 800ba66:	0151      	lsls	r1, r2, #5
 800ba68:	68fa      	ldr	r2, [r7, #12]
 800ba6a:	440a      	add	r2, r1
 800ba6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ba70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ba74:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ba76:	2300      	movs	r3, #0
}
 800ba78:	4618      	mov	r0, r3
 800ba7a:	3714      	adds	r7, #20
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba82:	4770      	bx	lr

0800ba84 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800ba84:	b480      	push	{r7}
 800ba86:	b085      	sub	sp, #20
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	6078      	str	r0, [r7, #4]
 800ba8c:	460b      	mov	r3, r1
 800ba8e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	68fa      	ldr	r2, [r7, #12]
 800ba9e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800baa2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800baa6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800baae:	681a      	ldr	r2, [r3, #0]
 800bab0:	78fb      	ldrb	r3, [r7, #3]
 800bab2:	011b      	lsls	r3, r3, #4
 800bab4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800bab8:	68f9      	ldr	r1, [r7, #12]
 800baba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800babe:	4313      	orrs	r3, r2
 800bac0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800bac2:	2300      	movs	r3, #0
}
 800bac4:	4618      	mov	r0, r3
 800bac6:	3714      	adds	r7, #20
 800bac8:	46bd      	mov	sp, r7
 800baca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bace:	4770      	bx	lr

0800bad0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800bad0:	b480      	push	{r7}
 800bad2:	b085      	sub	sp, #20
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	68fa      	ldr	r2, [r7, #12]
 800bae6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800baea:	f023 0303 	bic.w	r3, r3, #3
 800baee:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800baf6:	685b      	ldr	r3, [r3, #4]
 800baf8:	68fa      	ldr	r2, [r7, #12]
 800bafa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bafe:	f023 0302 	bic.w	r3, r3, #2
 800bb02:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bb04:	2300      	movs	r3, #0
}
 800bb06:	4618      	mov	r0, r3
 800bb08:	3714      	adds	r7, #20
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb10:	4770      	bx	lr

0800bb12 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800bb12:	b480      	push	{r7}
 800bb14:	b085      	sub	sp, #20
 800bb16:	af00      	add	r7, sp, #0
 800bb18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	68fa      	ldr	r2, [r7, #12]
 800bb28:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bb2c:	f023 0303 	bic.w	r3, r3, #3
 800bb30:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	68fa      	ldr	r2, [r7, #12]
 800bb3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bb40:	f043 0302 	orr.w	r3, r3, #2
 800bb44:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bb46:	2300      	movs	r3, #0
}
 800bb48:	4618      	mov	r0, r3
 800bb4a:	3714      	adds	r7, #20
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb52:	4770      	bx	lr

0800bb54 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800bb54:	b480      	push	{r7}
 800bb56:	b085      	sub	sp, #20
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	695b      	ldr	r3, [r3, #20]
 800bb60:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	699b      	ldr	r3, [r3, #24]
 800bb66:	68fa      	ldr	r2, [r7, #12]
 800bb68:	4013      	ands	r3, r2
 800bb6a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
}
 800bb6e:	4618      	mov	r0, r3
 800bb70:	3714      	adds	r7, #20
 800bb72:	46bd      	mov	sp, r7
 800bb74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb78:	4770      	bx	lr

0800bb7a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bb7a:	b480      	push	{r7}
 800bb7c:	b085      	sub	sp, #20
 800bb7e:	af00      	add	r7, sp, #0
 800bb80:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb8c:	699b      	ldr	r3, [r3, #24]
 800bb8e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb96:	69db      	ldr	r3, [r3, #28]
 800bb98:	68ba      	ldr	r2, [r7, #8]
 800bb9a:	4013      	ands	r3, r2
 800bb9c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800bb9e:	68bb      	ldr	r3, [r7, #8]
 800bba0:	0c1b      	lsrs	r3, r3, #16
}
 800bba2:	4618      	mov	r0, r3
 800bba4:	3714      	adds	r7, #20
 800bba6:	46bd      	mov	sp, r7
 800bba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbac:	4770      	bx	lr

0800bbae <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bbae:	b480      	push	{r7}
 800bbb0:	b085      	sub	sp, #20
 800bbb2:	af00      	add	r7, sp, #0
 800bbb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbc0:	699b      	ldr	r3, [r3, #24]
 800bbc2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbca:	69db      	ldr	r3, [r3, #28]
 800bbcc:	68ba      	ldr	r2, [r7, #8]
 800bbce:	4013      	ands	r3, r2
 800bbd0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800bbd2:	68bb      	ldr	r3, [r7, #8]
 800bbd4:	b29b      	uxth	r3, r3
}
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	3714      	adds	r7, #20
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe0:	4770      	bx	lr

0800bbe2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bbe2:	b480      	push	{r7}
 800bbe4:	b085      	sub	sp, #20
 800bbe6:	af00      	add	r7, sp, #0
 800bbe8:	6078      	str	r0, [r7, #4]
 800bbea:	460b      	mov	r3, r1
 800bbec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800bbf2:	78fb      	ldrb	r3, [r7, #3]
 800bbf4:	015a      	lsls	r2, r3, #5
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	4413      	add	r3, r2
 800bbfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbfe:	689b      	ldr	r3, [r3, #8]
 800bc00:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc08:	695b      	ldr	r3, [r3, #20]
 800bc0a:	68ba      	ldr	r2, [r7, #8]
 800bc0c:	4013      	ands	r3, r2
 800bc0e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bc10:	68bb      	ldr	r3, [r7, #8]
}
 800bc12:	4618      	mov	r0, r3
 800bc14:	3714      	adds	r7, #20
 800bc16:	46bd      	mov	sp, r7
 800bc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1c:	4770      	bx	lr

0800bc1e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bc1e:	b480      	push	{r7}
 800bc20:	b087      	sub	sp, #28
 800bc22:	af00      	add	r7, sp, #0
 800bc24:	6078      	str	r0, [r7, #4]
 800bc26:	460b      	mov	r3, r1
 800bc28:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800bc2e:	697b      	ldr	r3, [r7, #20]
 800bc30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc34:	691b      	ldr	r3, [r3, #16]
 800bc36:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800bc38:	697b      	ldr	r3, [r7, #20]
 800bc3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc40:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bc42:	78fb      	ldrb	r3, [r7, #3]
 800bc44:	f003 030f 	and.w	r3, r3, #15
 800bc48:	68fa      	ldr	r2, [r7, #12]
 800bc4a:	fa22 f303 	lsr.w	r3, r2, r3
 800bc4e:	01db      	lsls	r3, r3, #7
 800bc50:	b2db      	uxtb	r3, r3
 800bc52:	693a      	ldr	r2, [r7, #16]
 800bc54:	4313      	orrs	r3, r2
 800bc56:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800bc58:	78fb      	ldrb	r3, [r7, #3]
 800bc5a:	015a      	lsls	r2, r3, #5
 800bc5c:	697b      	ldr	r3, [r7, #20]
 800bc5e:	4413      	add	r3, r2
 800bc60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc64:	689b      	ldr	r3, [r3, #8]
 800bc66:	693a      	ldr	r2, [r7, #16]
 800bc68:	4013      	ands	r3, r2
 800bc6a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bc6c:	68bb      	ldr	r3, [r7, #8]
}
 800bc6e:	4618      	mov	r0, r3
 800bc70:	371c      	adds	r7, #28
 800bc72:	46bd      	mov	sp, r7
 800bc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc78:	4770      	bx	lr

0800bc7a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800bc7a:	b480      	push	{r7}
 800bc7c:	b083      	sub	sp, #12
 800bc7e:	af00      	add	r7, sp, #0
 800bc80:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	695b      	ldr	r3, [r3, #20]
 800bc86:	f003 0301 	and.w	r3, r3, #1
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	370c      	adds	r7, #12
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc94:	4770      	bx	lr

0800bc96 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800bc96:	b480      	push	{r7}
 800bc98:	b085      	sub	sp, #20
 800bc9a:	af00      	add	r7, sp, #0
 800bc9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	68fa      	ldr	r2, [r7, #12]
 800bcac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bcb0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800bcb4:	f023 0307 	bic.w	r3, r3, #7
 800bcb8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcc0:	685b      	ldr	r3, [r3, #4]
 800bcc2:	68fa      	ldr	r2, [r7, #12]
 800bcc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bcc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bccc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bcce:	2300      	movs	r3, #0
}
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	3714      	adds	r7, #20
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcda:	4770      	bx	lr

0800bcdc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800bcdc:	b480      	push	{r7}
 800bcde:	b087      	sub	sp, #28
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	60f8      	str	r0, [r7, #12]
 800bce4:	460b      	mov	r3, r1
 800bce6:	607a      	str	r2, [r7, #4]
 800bce8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	333c      	adds	r3, #60	@ 0x3c
 800bcf2:	3304      	adds	r3, #4
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800bcf8:	693b      	ldr	r3, [r7, #16]
 800bcfa:	4a26      	ldr	r2, [pc, #152]	@ (800bd94 <USB_EP0_OutStart+0xb8>)
 800bcfc:	4293      	cmp	r3, r2
 800bcfe:	d90a      	bls.n	800bd16 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bd00:	697b      	ldr	r3, [r7, #20]
 800bd02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bd0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bd10:	d101      	bne.n	800bd16 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800bd12:	2300      	movs	r3, #0
 800bd14:	e037      	b.n	800bd86 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800bd16:	697b      	ldr	r3, [r7, #20]
 800bd18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd1c:	461a      	mov	r2, r3
 800bd1e:	2300      	movs	r3, #0
 800bd20:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bd22:	697b      	ldr	r3, [r7, #20]
 800bd24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd28:	691b      	ldr	r3, [r3, #16]
 800bd2a:	697a      	ldr	r2, [r7, #20]
 800bd2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd30:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bd34:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800bd36:	697b      	ldr	r3, [r7, #20]
 800bd38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd3c:	691b      	ldr	r3, [r3, #16]
 800bd3e:	697a      	ldr	r2, [r7, #20]
 800bd40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd44:	f043 0318 	orr.w	r3, r3, #24
 800bd48:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800bd4a:	697b      	ldr	r3, [r7, #20]
 800bd4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd50:	691b      	ldr	r3, [r3, #16]
 800bd52:	697a      	ldr	r2, [r7, #20]
 800bd54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd58:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800bd5c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800bd5e:	7afb      	ldrb	r3, [r7, #11]
 800bd60:	2b01      	cmp	r3, #1
 800bd62:	d10f      	bne.n	800bd84 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800bd64:	697b      	ldr	r3, [r7, #20]
 800bd66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd6a:	461a      	mov	r2, r3
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800bd70:	697b      	ldr	r3, [r7, #20]
 800bd72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	697a      	ldr	r2, [r7, #20]
 800bd7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd7e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800bd82:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bd84:	2300      	movs	r3, #0
}
 800bd86:	4618      	mov	r0, r3
 800bd88:	371c      	adds	r7, #28
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd90:	4770      	bx	lr
 800bd92:	bf00      	nop
 800bd94:	4f54300a 	.word	0x4f54300a

0800bd98 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800bd98:	b480      	push	{r7}
 800bd9a:	b085      	sub	sp, #20
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bda0:	2300      	movs	r3, #0
 800bda2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	3301      	adds	r3, #1
 800bda8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bdb0:	d901      	bls.n	800bdb6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800bdb2:	2303      	movs	r3, #3
 800bdb4:	e01b      	b.n	800bdee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	691b      	ldr	r3, [r3, #16]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	daf2      	bge.n	800bda4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	691b      	ldr	r3, [r3, #16]
 800bdc6:	f043 0201 	orr.w	r2, r3, #1
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	3301      	adds	r3, #1
 800bdd2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bdda:	d901      	bls.n	800bde0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800bddc:	2303      	movs	r3, #3
 800bdde:	e006      	b.n	800bdee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	691b      	ldr	r3, [r3, #16]
 800bde4:	f003 0301 	and.w	r3, r3, #1
 800bde8:	2b01      	cmp	r3, #1
 800bdea:	d0f0      	beq.n	800bdce <USB_CoreReset+0x36>

  return HAL_OK;
 800bdec:	2300      	movs	r3, #0
}
 800bdee:	4618      	mov	r0, r3
 800bdf0:	3714      	adds	r7, #20
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf8:	4770      	bx	lr
	...

0800bdfc <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800be00:	2200      	movs	r2, #0
 800be02:	4912      	ldr	r1, [pc, #72]	@ (800be4c <MX_USB_Device_Init+0x50>)
 800be04:	4812      	ldr	r0, [pc, #72]	@ (800be50 <MX_USB_Device_Init+0x54>)
 800be06:	f001 f86f 	bl	800cee8 <USBD_Init>
 800be0a:	4603      	mov	r3, r0
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d001      	beq.n	800be14 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800be10:	f7f5 fb20 	bl	8001454 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800be14:	490f      	ldr	r1, [pc, #60]	@ (800be54 <MX_USB_Device_Init+0x58>)
 800be16:	480e      	ldr	r0, [pc, #56]	@ (800be50 <MX_USB_Device_Init+0x54>)
 800be18:	f001 f896 	bl	800cf48 <USBD_RegisterClass>
 800be1c:	4603      	mov	r3, r0
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d001      	beq.n	800be26 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800be22:	f7f5 fb17 	bl	8001454 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800be26:	490c      	ldr	r1, [pc, #48]	@ (800be58 <MX_USB_Device_Init+0x5c>)
 800be28:	4809      	ldr	r0, [pc, #36]	@ (800be50 <MX_USB_Device_Init+0x54>)
 800be2a:	f000 ffc1 	bl	800cdb0 <USBD_CDC_RegisterInterface>
 800be2e:	4603      	mov	r3, r0
 800be30:	2b00      	cmp	r3, #0
 800be32:	d001      	beq.n	800be38 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800be34:	f7f5 fb0e 	bl	8001454 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800be38:	4805      	ldr	r0, [pc, #20]	@ (800be50 <MX_USB_Device_Init+0x54>)
 800be3a:	f001 f8ac 	bl	800cf96 <USBD_Start>
 800be3e:	4603      	mov	r3, r0
 800be40:	2b00      	cmp	r3, #0
 800be42:	d001      	beq.n	800be48 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800be44:	f7f5 fb06 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800be48:	bf00      	nop
 800be4a:	bd80      	pop	{r7, pc}
 800be4c:	2000008c 	.word	0x2000008c
 800be50:	20014fe4 	.word	0x20014fe4
 800be54:	200000ec 	.word	0x200000ec
 800be58:	20000078 	.word	0x20000078

0800be5c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800be60:	2200      	movs	r2, #0
 800be62:	4905      	ldr	r1, [pc, #20]	@ (800be78 <CDC_Init_FS+0x1c>)
 800be64:	4805      	ldr	r0, [pc, #20]	@ (800be7c <CDC_Init_FS+0x20>)
 800be66:	f000 ffb8 	bl	800cdda <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800be6a:	4905      	ldr	r1, [pc, #20]	@ (800be80 <CDC_Init_FS+0x24>)
 800be6c:	4803      	ldr	r0, [pc, #12]	@ (800be7c <CDC_Init_FS+0x20>)
 800be6e:	f000 ffcd 	bl	800ce0c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800be72:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800be74:	4618      	mov	r0, r3
 800be76:	bd80      	pop	{r7, pc}
 800be78:	20015ab4 	.word	0x20015ab4
 800be7c:	20014fe4 	.word	0x20014fe4
 800be80:	200152b4 	.word	0x200152b4

0800be84 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800be84:	b480      	push	{r7}
 800be86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800be88:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800be8a:	4618      	mov	r0, r3
 800be8c:	46bd      	mov	sp, r7
 800be8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be92:	4770      	bx	lr

0800be94 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800be94:	b480      	push	{r7}
 800be96:	b083      	sub	sp, #12
 800be98:	af00      	add	r7, sp, #0
 800be9a:	4603      	mov	r3, r0
 800be9c:	6039      	str	r1, [r7, #0]
 800be9e:	71fb      	strb	r3, [r7, #7]
 800bea0:	4613      	mov	r3, r2
 800bea2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bea4:	79fb      	ldrb	r3, [r7, #7]
 800bea6:	2b23      	cmp	r3, #35	@ 0x23
 800bea8:	d84a      	bhi.n	800bf40 <CDC_Control_FS+0xac>
 800beaa:	a201      	add	r2, pc, #4	@ (adr r2, 800beb0 <CDC_Control_FS+0x1c>)
 800beac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beb0:	0800bf41 	.word	0x0800bf41
 800beb4:	0800bf41 	.word	0x0800bf41
 800beb8:	0800bf41 	.word	0x0800bf41
 800bebc:	0800bf41 	.word	0x0800bf41
 800bec0:	0800bf41 	.word	0x0800bf41
 800bec4:	0800bf41 	.word	0x0800bf41
 800bec8:	0800bf41 	.word	0x0800bf41
 800becc:	0800bf41 	.word	0x0800bf41
 800bed0:	0800bf41 	.word	0x0800bf41
 800bed4:	0800bf41 	.word	0x0800bf41
 800bed8:	0800bf41 	.word	0x0800bf41
 800bedc:	0800bf41 	.word	0x0800bf41
 800bee0:	0800bf41 	.word	0x0800bf41
 800bee4:	0800bf41 	.word	0x0800bf41
 800bee8:	0800bf41 	.word	0x0800bf41
 800beec:	0800bf41 	.word	0x0800bf41
 800bef0:	0800bf41 	.word	0x0800bf41
 800bef4:	0800bf41 	.word	0x0800bf41
 800bef8:	0800bf41 	.word	0x0800bf41
 800befc:	0800bf41 	.word	0x0800bf41
 800bf00:	0800bf41 	.word	0x0800bf41
 800bf04:	0800bf41 	.word	0x0800bf41
 800bf08:	0800bf41 	.word	0x0800bf41
 800bf0c:	0800bf41 	.word	0x0800bf41
 800bf10:	0800bf41 	.word	0x0800bf41
 800bf14:	0800bf41 	.word	0x0800bf41
 800bf18:	0800bf41 	.word	0x0800bf41
 800bf1c:	0800bf41 	.word	0x0800bf41
 800bf20:	0800bf41 	.word	0x0800bf41
 800bf24:	0800bf41 	.word	0x0800bf41
 800bf28:	0800bf41 	.word	0x0800bf41
 800bf2c:	0800bf41 	.word	0x0800bf41
 800bf30:	0800bf41 	.word	0x0800bf41
 800bf34:	0800bf41 	.word	0x0800bf41
 800bf38:	0800bf41 	.word	0x0800bf41
 800bf3c:	0800bf41 	.word	0x0800bf41
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800bf40:	bf00      	nop
  }

  return (USBD_OK);
 800bf42:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	370c      	adds	r7, #12
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4e:	4770      	bx	lr

0800bf50 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b086      	sub	sp, #24
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	6078      	str	r0, [r7, #4]
 800bf58:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bf5a:	6879      	ldr	r1, [r7, #4]
 800bf5c:	4834      	ldr	r0, [pc, #208]	@ (800c030 <CDC_Receive_FS+0xe0>)
 800bf5e:	f000 ff55 	bl	800ce0c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800bf62:	4833      	ldr	r0, [pc, #204]	@ (800c030 <CDC_Receive_FS+0xe0>)
 800bf64:	f000 ff96 	bl	800ce94 <USBD_CDC_ReceivePacket>

  uint32_t msg_rx = (Buf[3]<<24)|(Buf[2]<<16)|(Buf[1]<<8)|(Buf[0]);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	3303      	adds	r3, #3
 800bf6c:	781b      	ldrb	r3, [r3, #0]
 800bf6e:	061a      	lsls	r2, r3, #24
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	3302      	adds	r3, #2
 800bf74:	781b      	ldrb	r3, [r3, #0]
 800bf76:	041b      	lsls	r3, r3, #16
 800bf78:	431a      	orrs	r2, r3
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	3301      	adds	r3, #1
 800bf7e:	781b      	ldrb	r3, [r3, #0]
 800bf80:	021b      	lsls	r3, r3, #8
 800bf82:	4313      	orrs	r3, r2
 800bf84:	687a      	ldr	r2, [r7, #4]
 800bf86:	7812      	ldrb	r2, [r2, #0]
 800bf88:	4313      	orrs	r3, r2
 800bf8a:	617b      	str	r3, [r7, #20]

  uint32_t addr = (msg_rx&0x7F000000)>>24;
 800bf8c:	697b      	ldr	r3, [r7, #20]
 800bf8e:	0e1b      	lsrs	r3, r3, #24
 800bf90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bf94:	613b      	str	r3, [r7, #16]
  uint32_t data = (msg_rx&0x00FFFFFF);
 800bf96:	697b      	ldr	r3, [r7, #20]
 800bf98:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800bf9c:	60fb      	str	r3, [r7, #12]
  uint32_t msg_tx = 0xdeadbeef;
 800bf9e:	4b25      	ldr	r3, [pc, #148]	@ (800c034 <CDC_Receive_FS+0xe4>)
 800bfa0:	60bb      	str	r3, [r7, #8]

  if(msg_rx&0x80000000){
 800bfa2:	697b      	ldr	r3, [r7, #20]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	da05      	bge.n	800bfb4 <CDC_Receive_FS+0x64>
	  set_register(&device_registers,addr,data);
 800bfa8:	68fa      	ldr	r2, [r7, #12]
 800bfaa:	6939      	ldr	r1, [r7, #16]
 800bfac:	4822      	ldr	r0, [pc, #136]	@ (800c038 <CDC_Receive_FS+0xe8>)
 800bfae:	f7f6 f845 	bl	800203c <set_register>
 800bfb2:	e037      	b.n	800c024 <CDC_Receive_FS+0xd4>
  }
  else{
	  if(addr == DVC_FLUSH_SAMPLE_DATA_1){
 800bfb4:	693b      	ldr	r3, [r7, #16]
 800bfb6:	2b64      	cmp	r3, #100	@ 0x64
 800bfb8:	d108      	bne.n	800bfcc <CDC_Receive_FS+0x7c>
		  CDC_Transmit_FS((uint8_t*)&adc_samples_1, sizeof(adc_samples_1));
 800bfba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bfbe:	481f      	ldr	r0, [pc, #124]	@ (800c03c <CDC_Receive_FS+0xec>)
 800bfc0:	f000 f848 	bl	800c054 <CDC_Transmit_FS>
		  adc_1_full = 0;
 800bfc4:	4b1e      	ldr	r3, [pc, #120]	@ (800c040 <CDC_Receive_FS+0xf0>)
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	701a      	strb	r2, [r3, #0]
 800bfca:	e02b      	b.n	800c024 <CDC_Receive_FS+0xd4>
	  }
	  else if(addr == DVC_FLUSH_SAMPLE_DATA_2){
 800bfcc:	693b      	ldr	r3, [r7, #16]
 800bfce:	2b65      	cmp	r3, #101	@ 0x65
 800bfd0:	d108      	bne.n	800bfe4 <CDC_Receive_FS+0x94>
		  CDC_Transmit_FS((uint8_t*)&adc_samples_2, sizeof(adc_samples_2));
 800bfd2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bfd6:	481b      	ldr	r0, [pc, #108]	@ (800c044 <CDC_Receive_FS+0xf4>)
 800bfd8:	f000 f83c 	bl	800c054 <CDC_Transmit_FS>
		  adc_2_full = 0;
 800bfdc:	4b1a      	ldr	r3, [pc, #104]	@ (800c048 <CDC_Receive_FS+0xf8>)
 800bfde:	2200      	movs	r2, #0
 800bfe0:	701a      	strb	r2, [r3, #0]
 800bfe2:	e01f      	b.n	800c024 <CDC_Receive_FS+0xd4>
	  }
	  else if(addr == DVC_FLUSH_SAMPLE_DATA_3){
 800bfe4:	693b      	ldr	r3, [r7, #16]
 800bfe6:	2b66      	cmp	r3, #102	@ 0x66
 800bfe8:	d108      	bne.n	800bffc <CDC_Receive_FS+0xac>
		  CDC_Transmit_FS((uint8_t*)&adc_samples_3, sizeof(adc_samples_3));
 800bfea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bfee:	4817      	ldr	r0, [pc, #92]	@ (800c04c <CDC_Receive_FS+0xfc>)
 800bff0:	f000 f830 	bl	800c054 <CDC_Transmit_FS>
		  adc_3_full = 0;
 800bff4:	4b16      	ldr	r3, [pc, #88]	@ (800c050 <CDC_Receive_FS+0x100>)
 800bff6:	2200      	movs	r2, #0
 800bff8:	701a      	strb	r2, [r3, #0]
 800bffa:	e013      	b.n	800c024 <CDC_Receive_FS+0xd4>
	  }
	  else{
		  data = get_register(&device_registers,addr);
 800bffc:	6939      	ldr	r1, [r7, #16]
 800bffe:	480e      	ldr	r0, [pc, #56]	@ (800c038 <CDC_Receive_FS+0xe8>)
 800c000:	f7f6 f80b 	bl	800201a <get_register>
 800c004:	60f8      	str	r0, [r7, #12]
		  msg_tx = ((addr << 24)&0x7F000000) | (data&0x00FFFFFF);
 800c006:	693b      	ldr	r3, [r7, #16]
 800c008:	061b      	lsls	r3, r3, #24
 800c00a:	f003 42fe 	and.w	r2, r3, #2130706432	@ 0x7f000000
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c014:	4313      	orrs	r3, r2
 800c016:	60bb      	str	r3, [r7, #8]
		  CDC_Transmit_FS((uint8_t*)&msg_tx, sizeof(msg_tx));
 800c018:	f107 0308 	add.w	r3, r7, #8
 800c01c:	2104      	movs	r1, #4
 800c01e:	4618      	mov	r0, r3
 800c020:	f000 f818 	bl	800c054 <CDC_Transmit_FS>
	  }
  }

  return (USBD_OK);
 800c024:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c026:	4618      	mov	r0, r3
 800c028:	3718      	adds	r7, #24
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd80      	pop	{r7, pc}
 800c02e:	bf00      	nop
 800c030:	20014fe4 	.word	0x20014fe4
 800c034:	deadbeef 	.word	0xdeadbeef
 800c038:	20014ad4 	.word	0x20014ad4
 800c03c:	20008ad4 	.word	0x20008ad4
 800c040:	20008acf 	.word	0x20008acf
 800c044:	2000cad4 	.word	0x2000cad4
 800c048:	20008ad0 	.word	0x20008ad0
 800c04c:	20010ad4 	.word	0x20010ad4
 800c050:	20008ad1 	.word	0x20008ad1

0800c054 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b084      	sub	sp, #16
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
 800c05c:	460b      	mov	r3, r1
 800c05e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c060:	2300      	movs	r3, #0
 800c062:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c064:	4b0d      	ldr	r3, [pc, #52]	@ (800c09c <CDC_Transmit_FS+0x48>)
 800c066:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c06a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c072:	2b00      	cmp	r3, #0
 800c074:	d001      	beq.n	800c07a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c076:	2301      	movs	r3, #1
 800c078:	e00b      	b.n	800c092 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c07a:	887b      	ldrh	r3, [r7, #2]
 800c07c:	461a      	mov	r2, r3
 800c07e:	6879      	ldr	r1, [r7, #4]
 800c080:	4806      	ldr	r0, [pc, #24]	@ (800c09c <CDC_Transmit_FS+0x48>)
 800c082:	f000 feaa 	bl	800cdda <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c086:	4805      	ldr	r0, [pc, #20]	@ (800c09c <CDC_Transmit_FS+0x48>)
 800c088:	f000 fed4 	bl	800ce34 <USBD_CDC_TransmitPacket>
 800c08c:	4603      	mov	r3, r0
 800c08e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c090:	7bfb      	ldrb	r3, [r7, #15]
}
 800c092:	4618      	mov	r0, r3
 800c094:	3710      	adds	r7, #16
 800c096:	46bd      	mov	sp, r7
 800c098:	bd80      	pop	{r7, pc}
 800c09a:	bf00      	nop
 800c09c:	20014fe4 	.word	0x20014fe4

0800c0a0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c0a0:	b480      	push	{r7}
 800c0a2:	b087      	sub	sp, #28
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	60f8      	str	r0, [r7, #12]
 800c0a8:	60b9      	str	r1, [r7, #8]
 800c0aa:	4613      	mov	r3, r2
 800c0ac:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c0b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	371c      	adds	r7, #28
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c0:	4770      	bx	lr
	...

0800c0c4 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b083      	sub	sp, #12
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	4603      	mov	r3, r0
 800c0cc:	6039      	str	r1, [r7, #0]
 800c0ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	2212      	movs	r2, #18
 800c0d4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800c0d6:	4b03      	ldr	r3, [pc, #12]	@ (800c0e4 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	370c      	adds	r7, #12
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e2:	4770      	bx	lr
 800c0e4:	200000ac 	.word	0x200000ac

0800c0e8 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c0e8:	b480      	push	{r7}
 800c0ea:	b083      	sub	sp, #12
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	6039      	str	r1, [r7, #0]
 800c0f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	2204      	movs	r2, #4
 800c0f8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c0fa:	4b03      	ldr	r3, [pc, #12]	@ (800c108 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	370c      	adds	r7, #12
 800c100:	46bd      	mov	sp, r7
 800c102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c106:	4770      	bx	lr
 800c108:	200000c0 	.word	0x200000c0

0800c10c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b082      	sub	sp, #8
 800c110:	af00      	add	r7, sp, #0
 800c112:	4603      	mov	r3, r0
 800c114:	6039      	str	r1, [r7, #0]
 800c116:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c118:	79fb      	ldrb	r3, [r7, #7]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d105      	bne.n	800c12a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c11e:	683a      	ldr	r2, [r7, #0]
 800c120:	4907      	ldr	r1, [pc, #28]	@ (800c140 <USBD_CDC_ProductStrDescriptor+0x34>)
 800c122:	4808      	ldr	r0, [pc, #32]	@ (800c144 <USBD_CDC_ProductStrDescriptor+0x38>)
 800c124:	f001 ff40 	bl	800dfa8 <USBD_GetString>
 800c128:	e004      	b.n	800c134 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c12a:	683a      	ldr	r2, [r7, #0]
 800c12c:	4904      	ldr	r1, [pc, #16]	@ (800c140 <USBD_CDC_ProductStrDescriptor+0x34>)
 800c12e:	4805      	ldr	r0, [pc, #20]	@ (800c144 <USBD_CDC_ProductStrDescriptor+0x38>)
 800c130:	f001 ff3a 	bl	800dfa8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c134:	4b02      	ldr	r3, [pc, #8]	@ (800c140 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800c136:	4618      	mov	r0, r3
 800c138:	3708      	adds	r7, #8
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bd80      	pop	{r7, pc}
 800c13e:	bf00      	nop
 800c140:	200162b4 	.word	0x200162b4
 800c144:	0800f130 	.word	0x0800f130

0800c148 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b082      	sub	sp, #8
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	4603      	mov	r3, r0
 800c150:	6039      	str	r1, [r7, #0]
 800c152:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c154:	683a      	ldr	r2, [r7, #0]
 800c156:	4904      	ldr	r1, [pc, #16]	@ (800c168 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800c158:	4804      	ldr	r0, [pc, #16]	@ (800c16c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800c15a:	f001 ff25 	bl	800dfa8 <USBD_GetString>
  return USBD_StrDesc;
 800c15e:	4b02      	ldr	r3, [pc, #8]	@ (800c168 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800c160:	4618      	mov	r0, r3
 800c162:	3708      	adds	r7, #8
 800c164:	46bd      	mov	sp, r7
 800c166:	bd80      	pop	{r7, pc}
 800c168:	200162b4 	.word	0x200162b4
 800c16c:	0800f148 	.word	0x0800f148

0800c170 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b082      	sub	sp, #8
 800c174:	af00      	add	r7, sp, #0
 800c176:	4603      	mov	r3, r0
 800c178:	6039      	str	r1, [r7, #0]
 800c17a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	221a      	movs	r2, #26
 800c180:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c182:	f000 f843 	bl	800c20c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800c186:	4b02      	ldr	r3, [pc, #8]	@ (800c190 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800c188:	4618      	mov	r0, r3
 800c18a:	3708      	adds	r7, #8
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bd80      	pop	{r7, pc}
 800c190:	200000c4 	.word	0x200000c4

0800c194 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b082      	sub	sp, #8
 800c198:	af00      	add	r7, sp, #0
 800c19a:	4603      	mov	r3, r0
 800c19c:	6039      	str	r1, [r7, #0]
 800c19e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c1a0:	79fb      	ldrb	r3, [r7, #7]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d105      	bne.n	800c1b2 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c1a6:	683a      	ldr	r2, [r7, #0]
 800c1a8:	4907      	ldr	r1, [pc, #28]	@ (800c1c8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800c1aa:	4808      	ldr	r0, [pc, #32]	@ (800c1cc <USBD_CDC_ConfigStrDescriptor+0x38>)
 800c1ac:	f001 fefc 	bl	800dfa8 <USBD_GetString>
 800c1b0:	e004      	b.n	800c1bc <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c1b2:	683a      	ldr	r2, [r7, #0]
 800c1b4:	4904      	ldr	r1, [pc, #16]	@ (800c1c8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800c1b6:	4805      	ldr	r0, [pc, #20]	@ (800c1cc <USBD_CDC_ConfigStrDescriptor+0x38>)
 800c1b8:	f001 fef6 	bl	800dfa8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c1bc:	4b02      	ldr	r3, [pc, #8]	@ (800c1c8 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800c1be:	4618      	mov	r0, r3
 800c1c0:	3708      	adds	r7, #8
 800c1c2:	46bd      	mov	sp, r7
 800c1c4:	bd80      	pop	{r7, pc}
 800c1c6:	bf00      	nop
 800c1c8:	200162b4 	.word	0x200162b4
 800c1cc:	0800f15c 	.word	0x0800f15c

0800c1d0 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b082      	sub	sp, #8
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	4603      	mov	r3, r0
 800c1d8:	6039      	str	r1, [r7, #0]
 800c1da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c1dc:	79fb      	ldrb	r3, [r7, #7]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d105      	bne.n	800c1ee <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c1e2:	683a      	ldr	r2, [r7, #0]
 800c1e4:	4907      	ldr	r1, [pc, #28]	@ (800c204 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800c1e6:	4808      	ldr	r0, [pc, #32]	@ (800c208 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800c1e8:	f001 fede 	bl	800dfa8 <USBD_GetString>
 800c1ec:	e004      	b.n	800c1f8 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c1ee:	683a      	ldr	r2, [r7, #0]
 800c1f0:	4904      	ldr	r1, [pc, #16]	@ (800c204 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800c1f2:	4805      	ldr	r0, [pc, #20]	@ (800c208 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800c1f4:	f001 fed8 	bl	800dfa8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c1f8:	4b02      	ldr	r3, [pc, #8]	@ (800c204 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	3708      	adds	r7, #8
 800c1fe:	46bd      	mov	sp, r7
 800c200:	bd80      	pop	{r7, pc}
 800c202:	bf00      	nop
 800c204:	200162b4 	.word	0x200162b4
 800c208:	0800f168 	.word	0x0800f168

0800c20c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b084      	sub	sp, #16
 800c210:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c212:	4b0f      	ldr	r3, [pc, #60]	@ (800c250 <Get_SerialNum+0x44>)
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c218:	4b0e      	ldr	r3, [pc, #56]	@ (800c254 <Get_SerialNum+0x48>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c21e:	4b0e      	ldr	r3, [pc, #56]	@ (800c258 <Get_SerialNum+0x4c>)
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c224:	68fa      	ldr	r2, [r7, #12]
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	4413      	add	r3, r2
 800c22a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d009      	beq.n	800c246 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c232:	2208      	movs	r2, #8
 800c234:	4909      	ldr	r1, [pc, #36]	@ (800c25c <Get_SerialNum+0x50>)
 800c236:	68f8      	ldr	r0, [r7, #12]
 800c238:	f000 f814 	bl	800c264 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c23c:	2204      	movs	r2, #4
 800c23e:	4908      	ldr	r1, [pc, #32]	@ (800c260 <Get_SerialNum+0x54>)
 800c240:	68b8      	ldr	r0, [r7, #8]
 800c242:	f000 f80f 	bl	800c264 <IntToUnicode>
  }
}
 800c246:	bf00      	nop
 800c248:	3710      	adds	r7, #16
 800c24a:	46bd      	mov	sp, r7
 800c24c:	bd80      	pop	{r7, pc}
 800c24e:	bf00      	nop
 800c250:	0bfa0700 	.word	0x0bfa0700
 800c254:	0bfa0704 	.word	0x0bfa0704
 800c258:	0bfa0708 	.word	0x0bfa0708
 800c25c:	200000c6 	.word	0x200000c6
 800c260:	200000d6 	.word	0x200000d6

0800c264 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c264:	b480      	push	{r7}
 800c266:	b087      	sub	sp, #28
 800c268:	af00      	add	r7, sp, #0
 800c26a:	60f8      	str	r0, [r7, #12]
 800c26c:	60b9      	str	r1, [r7, #8]
 800c26e:	4613      	mov	r3, r2
 800c270:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c272:	2300      	movs	r3, #0
 800c274:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c276:	2300      	movs	r3, #0
 800c278:	75fb      	strb	r3, [r7, #23]
 800c27a:	e027      	b.n	800c2cc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	0f1b      	lsrs	r3, r3, #28
 800c280:	2b09      	cmp	r3, #9
 800c282:	d80b      	bhi.n	800c29c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	0f1b      	lsrs	r3, r3, #28
 800c288:	b2da      	uxtb	r2, r3
 800c28a:	7dfb      	ldrb	r3, [r7, #23]
 800c28c:	005b      	lsls	r3, r3, #1
 800c28e:	4619      	mov	r1, r3
 800c290:	68bb      	ldr	r3, [r7, #8]
 800c292:	440b      	add	r3, r1
 800c294:	3230      	adds	r2, #48	@ 0x30
 800c296:	b2d2      	uxtb	r2, r2
 800c298:	701a      	strb	r2, [r3, #0]
 800c29a:	e00a      	b.n	800c2b2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	0f1b      	lsrs	r3, r3, #28
 800c2a0:	b2da      	uxtb	r2, r3
 800c2a2:	7dfb      	ldrb	r3, [r7, #23]
 800c2a4:	005b      	lsls	r3, r3, #1
 800c2a6:	4619      	mov	r1, r3
 800c2a8:	68bb      	ldr	r3, [r7, #8]
 800c2aa:	440b      	add	r3, r1
 800c2ac:	3237      	adds	r2, #55	@ 0x37
 800c2ae:	b2d2      	uxtb	r2, r2
 800c2b0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	011b      	lsls	r3, r3, #4
 800c2b6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c2b8:	7dfb      	ldrb	r3, [r7, #23]
 800c2ba:	005b      	lsls	r3, r3, #1
 800c2bc:	3301      	adds	r3, #1
 800c2be:	68ba      	ldr	r2, [r7, #8]
 800c2c0:	4413      	add	r3, r2
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c2c6:	7dfb      	ldrb	r3, [r7, #23]
 800c2c8:	3301      	adds	r3, #1
 800c2ca:	75fb      	strb	r3, [r7, #23]
 800c2cc:	7dfa      	ldrb	r2, [r7, #23]
 800c2ce:	79fb      	ldrb	r3, [r7, #7]
 800c2d0:	429a      	cmp	r2, r3
 800c2d2:	d3d3      	bcc.n	800c27c <IntToUnicode+0x18>
  }
}
 800c2d4:	bf00      	nop
 800c2d6:	bf00      	nop
 800c2d8:	371c      	adds	r7, #28
 800c2da:	46bd      	mov	sp, r7
 800c2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e0:	4770      	bx	lr

0800c2e2 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c2e2:	b580      	push	{r7, lr}
 800c2e4:	b082      	sub	sp, #8
 800c2e6:	af00      	add	r7, sp, #0
 800c2e8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c2f6:	4619      	mov	r1, r3
 800c2f8:	4610      	mov	r0, r2
 800c2fa:	f000 fe97 	bl	800d02c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800c2fe:	bf00      	nop
 800c300:	3708      	adds	r7, #8
 800c302:	46bd      	mov	sp, r7
 800c304:	bd80      	pop	{r7, pc}

0800c306 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c306:	b580      	push	{r7, lr}
 800c308:	b082      	sub	sp, #8
 800c30a:	af00      	add	r7, sp, #0
 800c30c:	6078      	str	r0, [r7, #4]
 800c30e:	460b      	mov	r3, r1
 800c310:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c318:	78fa      	ldrb	r2, [r7, #3]
 800c31a:	6879      	ldr	r1, [r7, #4]
 800c31c:	4613      	mov	r3, r2
 800c31e:	00db      	lsls	r3, r3, #3
 800c320:	4413      	add	r3, r2
 800c322:	009b      	lsls	r3, r3, #2
 800c324:	440b      	add	r3, r1
 800c326:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c32a:	681a      	ldr	r2, [r3, #0]
 800c32c:	78fb      	ldrb	r3, [r7, #3]
 800c32e:	4619      	mov	r1, r3
 800c330:	f000 fed1 	bl	800d0d6 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800c334:	bf00      	nop
 800c336:	3708      	adds	r7, #8
 800c338:	46bd      	mov	sp, r7
 800c33a:	bd80      	pop	{r7, pc}

0800c33c <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b082      	sub	sp, #8
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	460b      	mov	r3, r1
 800c346:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c34e:	78fa      	ldrb	r2, [r7, #3]
 800c350:	6879      	ldr	r1, [r7, #4]
 800c352:	4613      	mov	r3, r2
 800c354:	00db      	lsls	r3, r3, #3
 800c356:	4413      	add	r3, r2
 800c358:	009b      	lsls	r3, r3, #2
 800c35a:	440b      	add	r3, r1
 800c35c:	3320      	adds	r3, #32
 800c35e:	681a      	ldr	r2, [r3, #0]
 800c360:	78fb      	ldrb	r3, [r7, #3]
 800c362:	4619      	mov	r1, r3
 800c364:	f000 ff1a 	bl	800d19c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800c368:	bf00      	nop
 800c36a:	3708      	adds	r7, #8
 800c36c:	46bd      	mov	sp, r7
 800c36e:	bd80      	pop	{r7, pc}

0800c370 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b082      	sub	sp, #8
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c37e:	4618      	mov	r0, r3
 800c380:	f001 f81e 	bl	800d3c0 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800c384:	bf00      	nop
 800c386:	3708      	adds	r7, #8
 800c388:	46bd      	mov	sp, r7
 800c38a:	bd80      	pop	{r7, pc}

0800c38c <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c38c:	b580      	push	{r7, lr}
 800c38e:	b084      	sub	sp, #16
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c394:	2301      	movs	r3, #1
 800c396:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	79db      	ldrb	r3, [r3, #7]
 800c39c:	2b02      	cmp	r3, #2
 800c39e:	d001      	beq.n	800c3a4 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c3a0:	f7f5 f858 	bl	8001454 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c3aa:	7bfa      	ldrb	r2, [r7, #15]
 800c3ac:	4611      	mov	r1, r2
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	f000 ffcb 	bl	800d34a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	f000 ff84 	bl	800d2c8 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800c3c0:	bf00      	nop
 800c3c2:	3710      	adds	r7, #16
 800c3c4:	46bd      	mov	sp, r7
 800c3c6:	bd80      	pop	{r7, pc}

0800c3c8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b082      	sub	sp, #8
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	f000 ffc7 	bl	800d36a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	7adb      	ldrb	r3, [r3, #11]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d005      	beq.n	800c3f0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c3e4:	4b04      	ldr	r3, [pc, #16]	@ (800c3f8 <HAL_PCD_SuspendCallback+0x30>)
 800c3e6:	691b      	ldr	r3, [r3, #16]
 800c3e8:	4a03      	ldr	r2, [pc, #12]	@ (800c3f8 <HAL_PCD_SuspendCallback+0x30>)
 800c3ea:	f043 0306 	orr.w	r3, r3, #6
 800c3ee:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800c3f0:	bf00      	nop
 800c3f2:	3708      	adds	r7, #8
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	bd80      	pop	{r7, pc}
 800c3f8:	e000ed00 	.word	0xe000ed00

0800c3fc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b082      	sub	sp, #8
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	7adb      	ldrb	r3, [r3, #11]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d007      	beq.n	800c41c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c40c:	4b08      	ldr	r3, [pc, #32]	@ (800c430 <HAL_PCD_ResumeCallback+0x34>)
 800c40e:	691b      	ldr	r3, [r3, #16]
 800c410:	4a07      	ldr	r2, [pc, #28]	@ (800c430 <HAL_PCD_ResumeCallback+0x34>)
 800c412:	f023 0306 	bic.w	r3, r3, #6
 800c416:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800c418:	f000 fa2a 	bl	800c870 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c422:	4618      	mov	r0, r3
 800c424:	f000 ffb6 	bl	800d394 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800c428:	bf00      	nop
 800c42a:	3708      	adds	r7, #8
 800c42c:	46bd      	mov	sp, r7
 800c42e:	bd80      	pop	{r7, pc}
 800c430:	e000ed00 	.word	0xe000ed00

0800c434 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b082      	sub	sp, #8
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
 800c43c:	460b      	mov	r3, r1
 800c43e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c446:	78fa      	ldrb	r2, [r7, #3]
 800c448:	4611      	mov	r1, r2
 800c44a:	4618      	mov	r0, r3
 800c44c:	f000 ffdf 	bl	800d40e <USBD_LL_IsoOUTIncomplete>
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */
}
 800c450:	bf00      	nop
 800c452:	3708      	adds	r7, #8
 800c454:	46bd      	mov	sp, r7
 800c456:	bd80      	pop	{r7, pc}

0800c458 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b082      	sub	sp, #8
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
 800c460:	460b      	mov	r3, r1
 800c462:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PreTreatment */
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c46a:	78fa      	ldrb	r2, [r7, #3]
 800c46c:	4611      	mov	r1, r2
 800c46e:	4618      	mov	r0, r3
 800c470:	f000 ffc0 	bl	800d3f4 <USBD_LL_IsoINIncomplete>
  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PostTreatment */
}
 800c474:	bf00      	nop
 800c476:	3708      	adds	r7, #8
 800c478:	46bd      	mov	sp, r7
 800c47a:	bd80      	pop	{r7, pc}

0800c47c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b082      	sub	sp, #8
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PreTreatment */
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c48a:	4618      	mov	r0, r3
 800c48c:	f000 ffcc 	bl	800d428 <USBD_LL_DevConnected>
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PostTreatment */
}
 800c490:	bf00      	nop
 800c492:	3708      	adds	r7, #8
 800c494:	46bd      	mov	sp, r7
 800c496:	bd80      	pop	{r7, pc}

0800c498 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b082      	sub	sp, #8
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PreTreatment */
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	f000 ffc9 	bl	800d43e <USBD_LL_DevDisconnected>
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PostTreatment */
}
 800c4ac:	bf00      	nop
 800c4ae:	3708      	adds	r7, #8
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	bd80      	pop	{r7, pc}

0800c4b4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c4b4:	b580      	push	{r7, lr}
 800c4b6:	b082      	sub	sp, #8
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800c4bc:	4a24      	ldr	r2, [pc, #144]	@ (800c550 <USBD_LL_Init+0x9c>)
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	4a22      	ldr	r2, [pc, #136]	@ (800c550 <USBD_LL_Init+0x9c>)
 800c4c8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
/* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 800c4cc:	f7f9 fe6e 	bl	80061ac <HAL_PWREx_EnableVddUSB>
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
  {
    Error_Handler( );
  }
#else
  hpcd_USB_FS.Instance = USB_OTG_FS;
 800c4d0:	4b1f      	ldr	r3, [pc, #124]	@ (800c550 <USBD_LL_Init+0x9c>)
 800c4d2:	4a20      	ldr	r2, [pc, #128]	@ (800c554 <USBD_LL_Init+0xa0>)
 800c4d4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 6;
 800c4d6:	4b1e      	ldr	r3, [pc, #120]	@ (800c550 <USBD_LL_Init+0x9c>)
 800c4d8:	2206      	movs	r2, #6
 800c4da:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c4dc:	4b1c      	ldr	r3, [pc, #112]	@ (800c550 <USBD_LL_Init+0x9c>)
 800c4de:	2202      	movs	r2, #2
 800c4e0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800c4e2:	4b1b      	ldr	r3, [pc, #108]	@ (800c550 <USBD_LL_Init+0x9c>)
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800c4e8:	4b19      	ldr	r3, [pc, #100]	@ (800c550 <USBD_LL_Init+0x9c>)
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800c4ee:	4b18      	ldr	r3, [pc, #96]	@ (800c550 <USBD_LL_Init+0x9c>)
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800c4f4:	4b16      	ldr	r3, [pc, #88]	@ (800c550 <USBD_LL_Init+0x9c>)
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_FS.Init.use_dedicated_ep1 = DISABLE;
 800c4fa:	4b15      	ldr	r3, [pc, #84]	@ (800c550 <USBD_LL_Init+0x9c>)
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	73da      	strb	r2, [r3, #15]
  hpcd_USB_FS.Init.vbus_sensing_enable = DISABLE;
 800c500:	4b13      	ldr	r3, [pc, #76]	@ (800c550 <USBD_LL_Init+0x9c>)
 800c502:	2200      	movs	r2, #0
 800c504:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800c506:	4812      	ldr	r0, [pc, #72]	@ (800c550 <USBD_LL_Init+0x9c>)
 800c508:	f7f8 fb2a 	bl	8004b60 <HAL_PCD_Init>
 800c50c:	4603      	mov	r3, r0
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d001      	beq.n	800c516 <USBD_LL_Init+0x62>
  {
    Error_Handler();
 800c512:	f7f4 ff9f 	bl	8001454 <Error_Handler>
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , 0, 0xC0);
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , 0, 0x110);
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , 0, 0x100);
#else
  HAL_PCDEx_SetRxFiFo((PCD_HandleTypeDef*)pdev->pData, 0x80);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c51c:	2180      	movs	r1, #128	@ 0x80
 800c51e:	4618      	mov	r0, r3
 800c520:	f7f9 fd83 	bl	800602a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo((PCD_HandleTypeDef*)pdev->pData, 0, 0x40);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c52a:	2240      	movs	r2, #64	@ 0x40
 800c52c:	2100      	movs	r1, #0
 800c52e:	4618      	mov	r0, r3
 800c530:	f7f9 fd34 	bl	8005f9c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo((PCD_HandleTypeDef*)pdev->pData, 1, 0x80);
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c53a:	2280      	movs	r2, #128	@ 0x80
 800c53c:	2101      	movs	r1, #1
 800c53e:	4618      	mov	r0, r3
 800c540:	f7f9 fd2c 	bl	8005f9c <HAL_PCDEx_SetTxFiFo>
#endif
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800c544:	2300      	movs	r3, #0
}
 800c546:	4618      	mov	r0, r3
 800c548:	3708      	adds	r7, #8
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}
 800c54e:	bf00      	nop
 800c550:	200164b4 	.word	0x200164b4
 800c554:	42040000 	.word	0x42040000

0800c558 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b084      	sub	sp, #16
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c560:	2300      	movs	r3, #0
 800c562:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c564:	2300      	movs	r3, #0
 800c566:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c56e:	4618      	mov	r0, r3
 800c570:	f7f8 fc0e 	bl	8004d90 <HAL_PCD_Start>
 800c574:	4603      	mov	r3, r0
 800c576:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c578:	7bfb      	ldrb	r3, [r7, #15]
 800c57a:	4618      	mov	r0, r3
 800c57c:	f000 f97e 	bl	800c87c <USBD_Get_USB_Status>
 800c580:	4603      	mov	r3, r0
 800c582:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c584:	7bbb      	ldrb	r3, [r7, #14]
}
 800c586:	4618      	mov	r0, r3
 800c588:	3710      	adds	r7, #16
 800c58a:	46bd      	mov	sp, r7
 800c58c:	bd80      	pop	{r7, pc}

0800c58e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c58e:	b580      	push	{r7, lr}
 800c590:	b084      	sub	sp, #16
 800c592:	af00      	add	r7, sp, #0
 800c594:	6078      	str	r0, [r7, #4]
 800c596:	4608      	mov	r0, r1
 800c598:	4611      	mov	r1, r2
 800c59a:	461a      	mov	r2, r3
 800c59c:	4603      	mov	r3, r0
 800c59e:	70fb      	strb	r3, [r7, #3]
 800c5a0:	460b      	mov	r3, r1
 800c5a2:	70bb      	strb	r3, [r7, #2]
 800c5a4:	4613      	mov	r3, r2
 800c5a6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c5b6:	78bb      	ldrb	r3, [r7, #2]
 800c5b8:	883a      	ldrh	r2, [r7, #0]
 800c5ba:	78f9      	ldrb	r1, [r7, #3]
 800c5bc:	f7f9 f909 	bl	80057d2 <HAL_PCD_EP_Open>
 800c5c0:	4603      	mov	r3, r0
 800c5c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c5c4:	7bfb      	ldrb	r3, [r7, #15]
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	f000 f958 	bl	800c87c <USBD_Get_USB_Status>
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c5d0:	7bbb      	ldrb	r3, [r7, #14]
}
 800c5d2:	4618      	mov	r0, r3
 800c5d4:	3710      	adds	r7, #16
 800c5d6:	46bd      	mov	sp, r7
 800c5d8:	bd80      	pop	{r7, pc}

0800c5da <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c5da:	b580      	push	{r7, lr}
 800c5dc:	b084      	sub	sp, #16
 800c5de:	af00      	add	r7, sp, #0
 800c5e0:	6078      	str	r0, [r7, #4]
 800c5e2:	460b      	mov	r3, r1
 800c5e4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c5f4:	78fa      	ldrb	r2, [r7, #3]
 800c5f6:	4611      	mov	r1, r2
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	f7f9 f954 	bl	80058a6 <HAL_PCD_EP_Close>
 800c5fe:	4603      	mov	r3, r0
 800c600:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c602:	7bfb      	ldrb	r3, [r7, #15]
 800c604:	4618      	mov	r0, r3
 800c606:	f000 f939 	bl	800c87c <USBD_Get_USB_Status>
 800c60a:	4603      	mov	r3, r0
 800c60c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c60e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c610:	4618      	mov	r0, r3
 800c612:	3710      	adds	r7, #16
 800c614:	46bd      	mov	sp, r7
 800c616:	bd80      	pop	{r7, pc}

0800c618 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b084      	sub	sp, #16
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	6078      	str	r0, [r7, #4]
 800c620:	460b      	mov	r3, r1
 800c622:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c624:	2300      	movs	r3, #0
 800c626:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c628:	2300      	movs	r3, #0
 800c62a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c632:	78fa      	ldrb	r2, [r7, #3]
 800c634:	4611      	mov	r1, r2
 800c636:	4618      	mov	r0, r3
 800c638:	f7f9 fa0c 	bl	8005a54 <HAL_PCD_EP_SetStall>
 800c63c:	4603      	mov	r3, r0
 800c63e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c640:	7bfb      	ldrb	r3, [r7, #15]
 800c642:	4618      	mov	r0, r3
 800c644:	f000 f91a 	bl	800c87c <USBD_Get_USB_Status>
 800c648:	4603      	mov	r3, r0
 800c64a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c64c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c64e:	4618      	mov	r0, r3
 800c650:	3710      	adds	r7, #16
 800c652:	46bd      	mov	sp, r7
 800c654:	bd80      	pop	{r7, pc}

0800c656 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c656:	b580      	push	{r7, lr}
 800c658:	b084      	sub	sp, #16
 800c65a:	af00      	add	r7, sp, #0
 800c65c:	6078      	str	r0, [r7, #4]
 800c65e:	460b      	mov	r3, r1
 800c660:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c662:	2300      	movs	r3, #0
 800c664:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c666:	2300      	movs	r3, #0
 800c668:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c670:	78fa      	ldrb	r2, [r7, #3]
 800c672:	4611      	mov	r1, r2
 800c674:	4618      	mov	r0, r3
 800c676:	f7f9 fa50 	bl	8005b1a <HAL_PCD_EP_ClrStall>
 800c67a:	4603      	mov	r3, r0
 800c67c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c67e:	7bfb      	ldrb	r3, [r7, #15]
 800c680:	4618      	mov	r0, r3
 800c682:	f000 f8fb 	bl	800c87c <USBD_Get_USB_Status>
 800c686:	4603      	mov	r3, r0
 800c688:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c68a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c68c:	4618      	mov	r0, r3
 800c68e:	3710      	adds	r7, #16
 800c690:	46bd      	mov	sp, r7
 800c692:	bd80      	pop	{r7, pc}

0800c694 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c694:	b480      	push	{r7}
 800c696:	b085      	sub	sp, #20
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
 800c69c:	460b      	mov	r3, r1
 800c69e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c6a6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c6a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	da0b      	bge.n	800c6c8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c6b0:	78fb      	ldrb	r3, [r7, #3]
 800c6b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c6b6:	68f9      	ldr	r1, [r7, #12]
 800c6b8:	4613      	mov	r3, r2
 800c6ba:	00db      	lsls	r3, r3, #3
 800c6bc:	4413      	add	r3, r2
 800c6be:	009b      	lsls	r3, r3, #2
 800c6c0:	440b      	add	r3, r1
 800c6c2:	3316      	adds	r3, #22
 800c6c4:	781b      	ldrb	r3, [r3, #0]
 800c6c6:	e00b      	b.n	800c6e0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c6c8:	78fb      	ldrb	r3, [r7, #3]
 800c6ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c6ce:	68f9      	ldr	r1, [r7, #12]
 800c6d0:	4613      	mov	r3, r2
 800c6d2:	00db      	lsls	r3, r3, #3
 800c6d4:	4413      	add	r3, r2
 800c6d6:	009b      	lsls	r3, r3, #2
 800c6d8:	440b      	add	r3, r1
 800c6da:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c6de:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	3714      	adds	r7, #20
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ea:	4770      	bx	lr

0800c6ec <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c6ec:	b580      	push	{r7, lr}
 800c6ee:	b084      	sub	sp, #16
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
 800c6f4:	460b      	mov	r3, r1
 800c6f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c706:	78fa      	ldrb	r2, [r7, #3]
 800c708:	4611      	mov	r1, r2
 800c70a:	4618      	mov	r0, r3
 800c70c:	f7f9 f83d 	bl	800578a <HAL_PCD_SetAddress>
 800c710:	4603      	mov	r3, r0
 800c712:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c714:	7bfb      	ldrb	r3, [r7, #15]
 800c716:	4618      	mov	r0, r3
 800c718:	f000 f8b0 	bl	800c87c <USBD_Get_USB_Status>
 800c71c:	4603      	mov	r3, r0
 800c71e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c720:	7bbb      	ldrb	r3, [r7, #14]
}
 800c722:	4618      	mov	r0, r3
 800c724:	3710      	adds	r7, #16
 800c726:	46bd      	mov	sp, r7
 800c728:	bd80      	pop	{r7, pc}

0800c72a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c72a:	b580      	push	{r7, lr}
 800c72c:	b086      	sub	sp, #24
 800c72e:	af00      	add	r7, sp, #0
 800c730:	60f8      	str	r0, [r7, #12]
 800c732:	607a      	str	r2, [r7, #4]
 800c734:	603b      	str	r3, [r7, #0]
 800c736:	460b      	mov	r3, r1
 800c738:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c73a:	2300      	movs	r3, #0
 800c73c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c73e:	2300      	movs	r3, #0
 800c740:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c748:	7af9      	ldrb	r1, [r7, #11]
 800c74a:	683b      	ldr	r3, [r7, #0]
 800c74c:	687a      	ldr	r2, [r7, #4]
 800c74e:	f7f9 f947 	bl	80059e0 <HAL_PCD_EP_Transmit>
 800c752:	4603      	mov	r3, r0
 800c754:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c756:	7dfb      	ldrb	r3, [r7, #23]
 800c758:	4618      	mov	r0, r3
 800c75a:	f000 f88f 	bl	800c87c <USBD_Get_USB_Status>
 800c75e:	4603      	mov	r3, r0
 800c760:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c762:	7dbb      	ldrb	r3, [r7, #22]
}
 800c764:	4618      	mov	r0, r3
 800c766:	3718      	adds	r7, #24
 800c768:	46bd      	mov	sp, r7
 800c76a:	bd80      	pop	{r7, pc}

0800c76c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b086      	sub	sp, #24
 800c770:	af00      	add	r7, sp, #0
 800c772:	60f8      	str	r0, [r7, #12]
 800c774:	607a      	str	r2, [r7, #4]
 800c776:	603b      	str	r3, [r7, #0]
 800c778:	460b      	mov	r3, r1
 800c77a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c77c:	2300      	movs	r3, #0
 800c77e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c780:	2300      	movs	r3, #0
 800c782:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c78a:	7af9      	ldrb	r1, [r7, #11]
 800c78c:	683b      	ldr	r3, [r7, #0]
 800c78e:	687a      	ldr	r2, [r7, #4]
 800c790:	f7f9 f8d3 	bl	800593a <HAL_PCD_EP_Receive>
 800c794:	4603      	mov	r3, r0
 800c796:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c798:	7dfb      	ldrb	r3, [r7, #23]
 800c79a:	4618      	mov	r0, r3
 800c79c:	f000 f86e 	bl	800c87c <USBD_Get_USB_Status>
 800c7a0:	4603      	mov	r3, r0
 800c7a2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c7a4:	7dbb      	ldrb	r3, [r7, #22]
}
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	3718      	adds	r7, #24
 800c7aa:	46bd      	mov	sp, r7
 800c7ac:	bd80      	pop	{r7, pc}

0800c7ae <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c7ae:	b580      	push	{r7, lr}
 800c7b0:	b082      	sub	sp, #8
 800c7b2:	af00      	add	r7, sp, #0
 800c7b4:	6078      	str	r0, [r7, #4]
 800c7b6:	460b      	mov	r3, r1
 800c7b8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c7c0:	78fa      	ldrb	r2, [r7, #3]
 800c7c2:	4611      	mov	r1, r2
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	f7f9 f8f3 	bl	80059b0 <HAL_PCD_EP_GetRxCount>
 800c7ca:	4603      	mov	r3, r0
}
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	3708      	adds	r7, #8
 800c7d0:	46bd      	mov	sp, r7
 800c7d2:	bd80      	pop	{r7, pc}

0800c7d4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b082      	sub	sp, #8
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]
 800c7dc:	460b      	mov	r3, r1
 800c7de:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800c7e0:	78fb      	ldrb	r3, [r7, #3]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d002      	beq.n	800c7ec <HAL_PCDEx_LPM_Callback+0x18>
 800c7e6:	2b01      	cmp	r3, #1
 800c7e8:	d013      	beq.n	800c812 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800c7ea:	e023      	b.n	800c834 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	7adb      	ldrb	r3, [r3, #11]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d007      	beq.n	800c804 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800c7f4:	f000 f83c 	bl	800c870 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c7f8:	4b10      	ldr	r3, [pc, #64]	@ (800c83c <HAL_PCDEx_LPM_Callback+0x68>)
 800c7fa:	691b      	ldr	r3, [r3, #16]
 800c7fc:	4a0f      	ldr	r2, [pc, #60]	@ (800c83c <HAL_PCDEx_LPM_Callback+0x68>)
 800c7fe:	f023 0306 	bic.w	r3, r3, #6
 800c802:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c80a:	4618      	mov	r0, r3
 800c80c:	f000 fdc2 	bl	800d394 <USBD_LL_Resume>
    break;
 800c810:	e010      	b.n	800c834 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c818:	4618      	mov	r0, r3
 800c81a:	f000 fda6 	bl	800d36a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	7adb      	ldrb	r3, [r3, #11]
 800c822:	2b00      	cmp	r3, #0
 800c824:	d005      	beq.n	800c832 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c826:	4b05      	ldr	r3, [pc, #20]	@ (800c83c <HAL_PCDEx_LPM_Callback+0x68>)
 800c828:	691b      	ldr	r3, [r3, #16]
 800c82a:	4a04      	ldr	r2, [pc, #16]	@ (800c83c <HAL_PCDEx_LPM_Callback+0x68>)
 800c82c:	f043 0306 	orr.w	r3, r3, #6
 800c830:	6113      	str	r3, [r2, #16]
    break;
 800c832:	bf00      	nop
}
 800c834:	bf00      	nop
 800c836:	3708      	adds	r7, #8
 800c838:	46bd      	mov	sp, r7
 800c83a:	bd80      	pop	{r7, pc}
 800c83c:	e000ed00 	.word	0xe000ed00

0800c840 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c840:	b480      	push	{r7}
 800c842:	b083      	sub	sp, #12
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c848:	4b03      	ldr	r3, [pc, #12]	@ (800c858 <USBD_static_malloc+0x18>)
}
 800c84a:	4618      	mov	r0, r3
 800c84c:	370c      	adds	r7, #12
 800c84e:	46bd      	mov	sp, r7
 800c850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c854:	4770      	bx	lr
 800c856:	bf00      	nop
 800c858:	20016998 	.word	0x20016998

0800c85c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c85c:	b480      	push	{r7}
 800c85e:	b083      	sub	sp, #12
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]

}
 800c864:	bf00      	nop
 800c866:	370c      	adds	r7, #12
 800c868:	46bd      	mov	sp, r7
 800c86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c86e:	4770      	bx	lr

0800c870 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800c874:	f7f4 fa06 	bl	8000c84 <SystemClock_Config>
}
 800c878:	bf00      	nop
 800c87a:	bd80      	pop	{r7, pc}

0800c87c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c87c:	b480      	push	{r7}
 800c87e:	b085      	sub	sp, #20
 800c880:	af00      	add	r7, sp, #0
 800c882:	4603      	mov	r3, r0
 800c884:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c886:	2300      	movs	r3, #0
 800c888:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c88a:	79fb      	ldrb	r3, [r7, #7]
 800c88c:	2b03      	cmp	r3, #3
 800c88e:	d817      	bhi.n	800c8c0 <USBD_Get_USB_Status+0x44>
 800c890:	a201      	add	r2, pc, #4	@ (adr r2, 800c898 <USBD_Get_USB_Status+0x1c>)
 800c892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c896:	bf00      	nop
 800c898:	0800c8a9 	.word	0x0800c8a9
 800c89c:	0800c8af 	.word	0x0800c8af
 800c8a0:	0800c8b5 	.word	0x0800c8b5
 800c8a4:	0800c8bb 	.word	0x0800c8bb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	73fb      	strb	r3, [r7, #15]
    break;
 800c8ac:	e00b      	b.n	800c8c6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c8ae:	2303      	movs	r3, #3
 800c8b0:	73fb      	strb	r3, [r7, #15]
    break;
 800c8b2:	e008      	b.n	800c8c6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c8b4:	2301      	movs	r3, #1
 800c8b6:	73fb      	strb	r3, [r7, #15]
    break;
 800c8b8:	e005      	b.n	800c8c6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c8ba:	2303      	movs	r3, #3
 800c8bc:	73fb      	strb	r3, [r7, #15]
    break;
 800c8be:	e002      	b.n	800c8c6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c8c0:	2303      	movs	r3, #3
 800c8c2:	73fb      	strb	r3, [r7, #15]
    break;
 800c8c4:	bf00      	nop
  }
  return usb_status;
 800c8c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	3714      	adds	r7, #20
 800c8cc:	46bd      	mov	sp, r7
 800c8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d2:	4770      	bx	lr

0800c8d4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c8d4:	b580      	push	{r7, lr}
 800c8d6:	b084      	sub	sp, #16
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	6078      	str	r0, [r7, #4]
 800c8dc:	460b      	mov	r3, r1
 800c8de:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c8e0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800c8e4:	f7ff ffac 	bl	800c840 <USBD_static_malloc>
 800c8e8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d105      	bne.n	800c8fc <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800c8f8:	2302      	movs	r3, #2
 800c8fa:	e066      	b.n	800c9ca <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	68fa      	ldr	r2, [r7, #12]
 800c900:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	7c1b      	ldrb	r3, [r3, #16]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d119      	bne.n	800c940 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c90c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c910:	2202      	movs	r2, #2
 800c912:	2181      	movs	r1, #129	@ 0x81
 800c914:	6878      	ldr	r0, [r7, #4]
 800c916:	f7ff fe3a 	bl	800c58e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	2201      	movs	r2, #1
 800c91e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c920:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c924:	2202      	movs	r2, #2
 800c926:	2101      	movs	r1, #1
 800c928:	6878      	ldr	r0, [r7, #4]
 800c92a:	f7ff fe30 	bl	800c58e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	2201      	movs	r2, #1
 800c932:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	2210      	movs	r2, #16
 800c93a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800c93e:	e016      	b.n	800c96e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c940:	2340      	movs	r3, #64	@ 0x40
 800c942:	2202      	movs	r2, #2
 800c944:	2181      	movs	r1, #129	@ 0x81
 800c946:	6878      	ldr	r0, [r7, #4]
 800c948:	f7ff fe21 	bl	800c58e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2201      	movs	r2, #1
 800c950:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c952:	2340      	movs	r3, #64	@ 0x40
 800c954:	2202      	movs	r2, #2
 800c956:	2101      	movs	r1, #1
 800c958:	6878      	ldr	r0, [r7, #4]
 800c95a:	f7ff fe18 	bl	800c58e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	2201      	movs	r2, #1
 800c962:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2210      	movs	r2, #16
 800c96a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c96e:	2308      	movs	r3, #8
 800c970:	2203      	movs	r2, #3
 800c972:	2182      	movs	r1, #130	@ 0x82
 800c974:	6878      	ldr	r0, [r7, #4]
 800c976:	f7ff fe0a 	bl	800c58e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	2201      	movs	r2, #1
 800c97e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	2200      	movs	r2, #0
 800c990:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	2200      	movs	r2, #0
 800c998:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	7c1b      	ldrb	r3, [r3, #16]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d109      	bne.n	800c9b8 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c9aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c9ae:	2101      	movs	r1, #1
 800c9b0:	6878      	ldr	r0, [r7, #4]
 800c9b2:	f7ff fedb 	bl	800c76c <USBD_LL_PrepareReceive>
 800c9b6:	e007      	b.n	800c9c8 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c9be:	2340      	movs	r3, #64	@ 0x40
 800c9c0:	2101      	movs	r1, #1
 800c9c2:	6878      	ldr	r0, [r7, #4]
 800c9c4:	f7ff fed2 	bl	800c76c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c9c8:	2300      	movs	r3, #0
}
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	3710      	adds	r7, #16
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bd80      	pop	{r7, pc}

0800c9d2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c9d2:	b580      	push	{r7, lr}
 800c9d4:	b082      	sub	sp, #8
 800c9d6:	af00      	add	r7, sp, #0
 800c9d8:	6078      	str	r0, [r7, #4]
 800c9da:	460b      	mov	r3, r1
 800c9dc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c9de:	2181      	movs	r1, #129	@ 0x81
 800c9e0:	6878      	ldr	r0, [r7, #4]
 800c9e2:	f7ff fdfa 	bl	800c5da <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c9ec:	2101      	movs	r1, #1
 800c9ee:	6878      	ldr	r0, [r7, #4]
 800c9f0:	f7ff fdf3 	bl	800c5da <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c9fc:	2182      	movs	r1, #130	@ 0x82
 800c9fe:	6878      	ldr	r0, [r7, #4]
 800ca00:	f7ff fdeb 	bl	800c5da <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	2200      	movs	r2, #0
 800ca08:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	2200      	movs	r2, #0
 800ca10:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d00e      	beq.n	800ca3c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ca24:	685b      	ldr	r3, [r3, #4]
 800ca26:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ca2e:	4618      	mov	r0, r3
 800ca30:	f7ff ff14 	bl	800c85c <USBD_static_free>
    pdev->pClassData = NULL;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	2200      	movs	r2, #0
 800ca38:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ca3c:	2300      	movs	r3, #0
}
 800ca3e:	4618      	mov	r0, r3
 800ca40:	3708      	adds	r7, #8
 800ca42:	46bd      	mov	sp, r7
 800ca44:	bd80      	pop	{r7, pc}
	...

0800ca48 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b086      	sub	sp, #24
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
 800ca50:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ca58:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800ca5e:	2300      	movs	r3, #0
 800ca60:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca62:	2300      	movs	r3, #0
 800ca64:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	781b      	ldrb	r3, [r3, #0]
 800ca6a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d03a      	beq.n	800cae8 <USBD_CDC_Setup+0xa0>
 800ca72:	2b20      	cmp	r3, #32
 800ca74:	f040 8097 	bne.w	800cba6 <USBD_CDC_Setup+0x15e>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ca78:	683b      	ldr	r3, [r7, #0]
 800ca7a:	88db      	ldrh	r3, [r3, #6]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d029      	beq.n	800cad4 <USBD_CDC_Setup+0x8c>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ca80:	683b      	ldr	r3, [r7, #0]
 800ca82:	781b      	ldrb	r3, [r3, #0]
 800ca84:	b25b      	sxtb	r3, r3
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	da11      	bge.n	800caae <USBD_CDC_Setup+0x66>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ca90:	689b      	ldr	r3, [r3, #8]
 800ca92:	683a      	ldr	r2, [r7, #0]
 800ca94:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800ca96:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ca98:	683a      	ldr	r2, [r7, #0]
 800ca9a:	88d2      	ldrh	r2, [r2, #6]
 800ca9c:	4798      	blx	r3
                                                            req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ca9e:	6939      	ldr	r1, [r7, #16]
 800caa0:	683b      	ldr	r3, [r7, #0]
 800caa2:	88db      	ldrh	r3, [r3, #6]
 800caa4:	461a      	mov	r2, r3
 800caa6:	6878      	ldr	r0, [r7, #4]
 800caa8:	f001 fade 	bl	800e068 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800caac:	e082      	b.n	800cbb4 <USBD_CDC_Setup+0x16c>
          hcdc->CmdOpCode = req->bRequest;
 800caae:	683b      	ldr	r3, [r7, #0]
 800cab0:	785a      	ldrb	r2, [r3, #1]
 800cab2:	693b      	ldr	r3, [r7, #16]
 800cab4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	88db      	ldrh	r3, [r3, #6]
 800cabc:	b2da      	uxtb	r2, r3
 800cabe:	693b      	ldr	r3, [r7, #16]
 800cac0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800cac4:	6939      	ldr	r1, [r7, #16]
 800cac6:	683b      	ldr	r3, [r7, #0]
 800cac8:	88db      	ldrh	r3, [r3, #6]
 800caca:	461a      	mov	r2, r3
 800cacc:	6878      	ldr	r0, [r7, #4]
 800cace:	f001 faf7 	bl	800e0c0 <USBD_CtlPrepareRx>
      break;
 800cad2:	e06f      	b.n	800cbb4 <USBD_CDC_Setup+0x16c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cada:	689b      	ldr	r3, [r3, #8]
 800cadc:	683a      	ldr	r2, [r7, #0]
 800cade:	7850      	ldrb	r0, [r2, #1]
 800cae0:	2200      	movs	r2, #0
 800cae2:	6839      	ldr	r1, [r7, #0]
 800cae4:	4798      	blx	r3
      break;
 800cae6:	e065      	b.n	800cbb4 <USBD_CDC_Setup+0x16c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	785b      	ldrb	r3, [r3, #1]
 800caec:	2b0b      	cmp	r3, #11
 800caee:	d84f      	bhi.n	800cb90 <USBD_CDC_Setup+0x148>
 800caf0:	a201      	add	r2, pc, #4	@ (adr r2, 800caf8 <USBD_CDC_Setup+0xb0>)
 800caf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caf6:	bf00      	nop
 800caf8:	0800cb29 	.word	0x0800cb29
 800cafc:	0800cb9f 	.word	0x0800cb9f
 800cb00:	0800cb91 	.word	0x0800cb91
 800cb04:	0800cb91 	.word	0x0800cb91
 800cb08:	0800cb91 	.word	0x0800cb91
 800cb0c:	0800cb91 	.word	0x0800cb91
 800cb10:	0800cb91 	.word	0x0800cb91
 800cb14:	0800cb91 	.word	0x0800cb91
 800cb18:	0800cb91 	.word	0x0800cb91
 800cb1c:	0800cb91 	.word	0x0800cb91
 800cb20:	0800cb51 	.word	0x0800cb51
 800cb24:	0800cb79 	.word	0x0800cb79
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb2e:	2b03      	cmp	r3, #3
 800cb30:	d107      	bne.n	800cb42 <USBD_CDC_Setup+0xfa>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800cb32:	f107 030c 	add.w	r3, r7, #12
 800cb36:	2202      	movs	r2, #2
 800cb38:	4619      	mov	r1, r3
 800cb3a:	6878      	ldr	r0, [r7, #4]
 800cb3c:	f001 fa94 	bl	800e068 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cb40:	e030      	b.n	800cba4 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 800cb42:	6839      	ldr	r1, [r7, #0]
 800cb44:	6878      	ldr	r0, [r7, #4]
 800cb46:	f001 fa1e 	bl	800df86 <USBD_CtlError>
            ret = USBD_FAIL;
 800cb4a:	2303      	movs	r3, #3
 800cb4c:	75fb      	strb	r3, [r7, #23]
          break;
 800cb4e:	e029      	b.n	800cba4 <USBD_CDC_Setup+0x15c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb56:	2b03      	cmp	r3, #3
 800cb58:	d107      	bne.n	800cb6a <USBD_CDC_Setup+0x122>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800cb5a:	f107 030f 	add.w	r3, r7, #15
 800cb5e:	2201      	movs	r2, #1
 800cb60:	4619      	mov	r1, r3
 800cb62:	6878      	ldr	r0, [r7, #4]
 800cb64:	f001 fa80 	bl	800e068 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cb68:	e01c      	b.n	800cba4 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 800cb6a:	6839      	ldr	r1, [r7, #0]
 800cb6c:	6878      	ldr	r0, [r7, #4]
 800cb6e:	f001 fa0a 	bl	800df86 <USBD_CtlError>
            ret = USBD_FAIL;
 800cb72:	2303      	movs	r3, #3
 800cb74:	75fb      	strb	r3, [r7, #23]
          break;
 800cb76:	e015      	b.n	800cba4 <USBD_CDC_Setup+0x15c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb7e:	2b03      	cmp	r3, #3
 800cb80:	d00f      	beq.n	800cba2 <USBD_CDC_Setup+0x15a>
          {
            USBD_CtlError(pdev, req);
 800cb82:	6839      	ldr	r1, [r7, #0]
 800cb84:	6878      	ldr	r0, [r7, #4]
 800cb86:	f001 f9fe 	bl	800df86 <USBD_CtlError>
            ret = USBD_FAIL;
 800cb8a:	2303      	movs	r3, #3
 800cb8c:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800cb8e:	e008      	b.n	800cba2 <USBD_CDC_Setup+0x15a>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800cb90:	6839      	ldr	r1, [r7, #0]
 800cb92:	6878      	ldr	r0, [r7, #4]
 800cb94:	f001 f9f7 	bl	800df86 <USBD_CtlError>
          ret = USBD_FAIL;
 800cb98:	2303      	movs	r3, #3
 800cb9a:	75fb      	strb	r3, [r7, #23]
          break;
 800cb9c:	e002      	b.n	800cba4 <USBD_CDC_Setup+0x15c>
          break;
 800cb9e:	bf00      	nop
 800cba0:	e008      	b.n	800cbb4 <USBD_CDC_Setup+0x16c>
          break;
 800cba2:	bf00      	nop
      }
      break;
 800cba4:	e006      	b.n	800cbb4 <USBD_CDC_Setup+0x16c>

    default:
      USBD_CtlError(pdev, req);
 800cba6:	6839      	ldr	r1, [r7, #0]
 800cba8:	6878      	ldr	r0, [r7, #4]
 800cbaa:	f001 f9ec 	bl	800df86 <USBD_CtlError>
      ret = USBD_FAIL;
 800cbae:	2303      	movs	r3, #3
 800cbb0:	75fb      	strb	r3, [r7, #23]
      break;
 800cbb2:	bf00      	nop
  }

  return (uint8_t)ret;
 800cbb4:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbb6:	4618      	mov	r0, r3
 800cbb8:	3718      	adds	r7, #24
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	bd80      	pop	{r7, pc}
 800cbbe:	bf00      	nop

0800cbc0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b084      	sub	sp, #16
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	6078      	str	r0, [r7, #4]
 800cbc8:	460b      	mov	r3, r1
 800cbca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800cbd2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d101      	bne.n	800cbe2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cbde:	2303      	movs	r3, #3
 800cbe0:	e04f      	b.n	800cc82 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cbe8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800cbea:	78fa      	ldrb	r2, [r7, #3]
 800cbec:	6879      	ldr	r1, [r7, #4]
 800cbee:	4613      	mov	r3, r2
 800cbf0:	009b      	lsls	r3, r3, #2
 800cbf2:	4413      	add	r3, r2
 800cbf4:	009b      	lsls	r3, r3, #2
 800cbf6:	440b      	add	r3, r1
 800cbf8:	3318      	adds	r3, #24
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d029      	beq.n	800cc54 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800cc00:	78fa      	ldrb	r2, [r7, #3]
 800cc02:	6879      	ldr	r1, [r7, #4]
 800cc04:	4613      	mov	r3, r2
 800cc06:	009b      	lsls	r3, r3, #2
 800cc08:	4413      	add	r3, r2
 800cc0a:	009b      	lsls	r3, r3, #2
 800cc0c:	440b      	add	r3, r1
 800cc0e:	3318      	adds	r3, #24
 800cc10:	681a      	ldr	r2, [r3, #0]
 800cc12:	78f9      	ldrb	r1, [r7, #3]
 800cc14:	68f8      	ldr	r0, [r7, #12]
 800cc16:	460b      	mov	r3, r1
 800cc18:	00db      	lsls	r3, r3, #3
 800cc1a:	440b      	add	r3, r1
 800cc1c:	009b      	lsls	r3, r3, #2
 800cc1e:	4403      	add	r3, r0
 800cc20:	331c      	adds	r3, #28
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	fbb2 f1f3 	udiv	r1, r2, r3
 800cc28:	fb01 f303 	mul.w	r3, r1, r3
 800cc2c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d110      	bne.n	800cc54 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800cc32:	78fa      	ldrb	r2, [r7, #3]
 800cc34:	6879      	ldr	r1, [r7, #4]
 800cc36:	4613      	mov	r3, r2
 800cc38:	009b      	lsls	r3, r3, #2
 800cc3a:	4413      	add	r3, r2
 800cc3c:	009b      	lsls	r3, r3, #2
 800cc3e:	440b      	add	r3, r1
 800cc40:	3318      	adds	r3, #24
 800cc42:	2200      	movs	r2, #0
 800cc44:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800cc46:	78f9      	ldrb	r1, [r7, #3]
 800cc48:	2300      	movs	r3, #0
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	6878      	ldr	r0, [r7, #4]
 800cc4e:	f7ff fd6c 	bl	800c72a <USBD_LL_Transmit>
 800cc52:	e015      	b.n	800cc80 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800cc54:	68bb      	ldr	r3, [r7, #8]
 800cc56:	2200      	movs	r2, #0
 800cc58:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cc62:	691b      	ldr	r3, [r3, #16]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d00b      	beq.n	800cc80 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cc6e:	691b      	ldr	r3, [r3, #16]
 800cc70:	68ba      	ldr	r2, [r7, #8]
 800cc72:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800cc76:	68ba      	ldr	r2, [r7, #8]
 800cc78:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800cc7c:	78fa      	ldrb	r2, [r7, #3]
 800cc7e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800cc80:	2300      	movs	r3, #0
}
 800cc82:	4618      	mov	r0, r3
 800cc84:	3710      	adds	r7, #16
 800cc86:	46bd      	mov	sp, r7
 800cc88:	bd80      	pop	{r7, pc}

0800cc8a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cc8a:	b580      	push	{r7, lr}
 800cc8c:	b084      	sub	sp, #16
 800cc8e:	af00      	add	r7, sp, #0
 800cc90:	6078      	str	r0, [r7, #4]
 800cc92:	460b      	mov	r3, r1
 800cc94:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cc9c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d101      	bne.n	800ccac <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cca8:	2303      	movs	r3, #3
 800ccaa:	e015      	b.n	800ccd8 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ccac:	78fb      	ldrb	r3, [r7, #3]
 800ccae:	4619      	mov	r1, r3
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	f7ff fd7c 	bl	800c7ae <USBD_LL_GetRxDataSize>
 800ccb6:	4602      	mov	r2, r0
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ccc4:	68db      	ldr	r3, [r3, #12]
 800ccc6:	68fa      	ldr	r2, [r7, #12]
 800ccc8:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800cccc:	68fa      	ldr	r2, [r7, #12]
 800ccce:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800ccd2:	4611      	mov	r1, r2
 800ccd4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ccd6:	2300      	movs	r3, #0
}
 800ccd8:	4618      	mov	r0, r3
 800ccda:	3710      	adds	r7, #16
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	bd80      	pop	{r7, pc}

0800cce0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	b084      	sub	sp, #16
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ccee:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d014      	beq.n	800cd24 <USBD_CDC_EP0_RxReady+0x44>
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800cd00:	2bff      	cmp	r3, #255	@ 0xff
 800cd02:	d00f      	beq.n	800cd24 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cd0a:	689b      	ldr	r3, [r3, #8]
 800cd0c:	68fa      	ldr	r2, [r7, #12]
 800cd0e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800cd12:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800cd14:	68fa      	ldr	r2, [r7, #12]
 800cd16:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800cd1a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	22ff      	movs	r2, #255	@ 0xff
 800cd20:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800cd24:	2300      	movs	r3, #0
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	3710      	adds	r7, #16
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	bd80      	pop	{r7, pc}
	...

0800cd30 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800cd30:	b480      	push	{r7}
 800cd32:	b083      	sub	sp, #12
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	2243      	movs	r2, #67	@ 0x43
 800cd3c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800cd3e:	4b03      	ldr	r3, [pc, #12]	@ (800cd4c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800cd40:	4618      	mov	r0, r3
 800cd42:	370c      	adds	r7, #12
 800cd44:	46bd      	mov	sp, r7
 800cd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4a:	4770      	bx	lr
 800cd4c:	20000168 	.word	0x20000168

0800cd50 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800cd50:	b480      	push	{r7}
 800cd52:	b083      	sub	sp, #12
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	2243      	movs	r2, #67	@ 0x43
 800cd5c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800cd5e:	4b03      	ldr	r3, [pc, #12]	@ (800cd6c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800cd60:	4618      	mov	r0, r3
 800cd62:	370c      	adds	r7, #12
 800cd64:	46bd      	mov	sp, r7
 800cd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6a:	4770      	bx	lr
 800cd6c:	20000124 	.word	0x20000124

0800cd70 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800cd70:	b480      	push	{r7}
 800cd72:	b083      	sub	sp, #12
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	2243      	movs	r2, #67	@ 0x43
 800cd7c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800cd7e:	4b03      	ldr	r3, [pc, #12]	@ (800cd8c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800cd80:	4618      	mov	r0, r3
 800cd82:	370c      	adds	r7, #12
 800cd84:	46bd      	mov	sp, r7
 800cd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8a:	4770      	bx	lr
 800cd8c:	200001ac 	.word	0x200001ac

0800cd90 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800cd90:	b480      	push	{r7}
 800cd92:	b083      	sub	sp, #12
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	220a      	movs	r2, #10
 800cd9c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800cd9e:	4b03      	ldr	r3, [pc, #12]	@ (800cdac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800cda0:	4618      	mov	r0, r3
 800cda2:	370c      	adds	r7, #12
 800cda4:	46bd      	mov	sp, r7
 800cda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdaa:	4770      	bx	lr
 800cdac:	200000e0 	.word	0x200000e0

0800cdb0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800cdb0:	b480      	push	{r7}
 800cdb2:	b083      	sub	sp, #12
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	6078      	str	r0, [r7, #4]
 800cdb8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800cdba:	683b      	ldr	r3, [r7, #0]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d101      	bne.n	800cdc4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800cdc0:	2303      	movs	r3, #3
 800cdc2:	e004      	b.n	800cdce <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	683a      	ldr	r2, [r7, #0]
 800cdc8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800cdcc:	2300      	movs	r3, #0
}
 800cdce:	4618      	mov	r0, r3
 800cdd0:	370c      	adds	r7, #12
 800cdd2:	46bd      	mov	sp, r7
 800cdd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd8:	4770      	bx	lr

0800cdda <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800cdda:	b480      	push	{r7}
 800cddc:	b087      	sub	sp, #28
 800cdde:	af00      	add	r7, sp, #0
 800cde0:	60f8      	str	r0, [r7, #12]
 800cde2:	60b9      	str	r1, [r7, #8]
 800cde4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cdec:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800cdee:	697b      	ldr	r3, [r7, #20]
 800cdf0:	68ba      	ldr	r2, [r7, #8]
 800cdf2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800cdf6:	697b      	ldr	r3, [r7, #20]
 800cdf8:	687a      	ldr	r2, [r7, #4]
 800cdfa:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800cdfe:	2300      	movs	r3, #0
}
 800ce00:	4618      	mov	r0, r3
 800ce02:	371c      	adds	r7, #28
 800ce04:	46bd      	mov	sp, r7
 800ce06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0a:	4770      	bx	lr

0800ce0c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800ce0c:	b480      	push	{r7}
 800ce0e:	b085      	sub	sp, #20
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
 800ce14:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ce1c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	683a      	ldr	r2, [r7, #0]
 800ce22:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800ce26:	2300      	movs	r3, #0
}
 800ce28:	4618      	mov	r0, r3
 800ce2a:	3714      	adds	r7, #20
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce32:	4770      	bx	lr

0800ce34 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ce34:	b580      	push	{r7, lr}
 800ce36:	b084      	sub	sp, #16
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ce42:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800ce44:	2301      	movs	r3, #1
 800ce46:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d101      	bne.n	800ce56 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ce52:	2303      	movs	r3, #3
 800ce54:	e01a      	b.n	800ce8c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800ce56:	68bb      	ldr	r3, [r7, #8]
 800ce58:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d114      	bne.n	800ce8a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800ce60:	68bb      	ldr	r3, [r7, #8]
 800ce62:	2201      	movs	r2, #1
 800ce64:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800ce68:	68bb      	ldr	r3, [r7, #8]
 800ce6a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800ce72:	68bb      	ldr	r3, [r7, #8]
 800ce74:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800ce78:	68bb      	ldr	r3, [r7, #8]
 800ce7a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800ce7e:	2181      	movs	r1, #129	@ 0x81
 800ce80:	6878      	ldr	r0, [r7, #4]
 800ce82:	f7ff fc52 	bl	800c72a <USBD_LL_Transmit>

    ret = USBD_OK;
 800ce86:	2300      	movs	r3, #0
 800ce88:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ce8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	3710      	adds	r7, #16
 800ce90:	46bd      	mov	sp, r7
 800ce92:	bd80      	pop	{r7, pc}

0800ce94 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b084      	sub	sp, #16
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cea2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d101      	bne.n	800ceb2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800ceae:	2303      	movs	r3, #3
 800ceb0:	e016      	b.n	800cee0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	7c1b      	ldrb	r3, [r3, #16]
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d109      	bne.n	800cece <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cec0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cec4:	2101      	movs	r1, #1
 800cec6:	6878      	ldr	r0, [r7, #4]
 800cec8:	f7ff fc50 	bl	800c76c <USBD_LL_PrepareReceive>
 800cecc:	e007      	b.n	800cede <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ced4:	2340      	movs	r3, #64	@ 0x40
 800ced6:	2101      	movs	r1, #1
 800ced8:	6878      	ldr	r0, [r7, #4]
 800ceda:	f7ff fc47 	bl	800c76c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cede:	2300      	movs	r3, #0
}
 800cee0:	4618      	mov	r0, r3
 800cee2:	3710      	adds	r7, #16
 800cee4:	46bd      	mov	sp, r7
 800cee6:	bd80      	pop	{r7, pc}

0800cee8 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b086      	sub	sp, #24
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	60f8      	str	r0, [r7, #12]
 800cef0:	60b9      	str	r1, [r7, #8]
 800cef2:	4613      	mov	r3, r2
 800cef4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d101      	bne.n	800cf00 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800cefc:	2303      	movs	r3, #3
 800cefe:	e01f      	b.n	800cf40 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	2200      	movs	r2, #0
 800cf04:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	2200      	movs	r2, #0
 800cf14:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800cf18:	68bb      	ldr	r3, [r7, #8]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d003      	beq.n	800cf26 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	68ba      	ldr	r2, [r7, #8]
 800cf22:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	2201      	movs	r2, #1
 800cf2a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	79fa      	ldrb	r2, [r7, #7]
 800cf32:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800cf34:	68f8      	ldr	r0, [r7, #12]
 800cf36:	f7ff fabd 	bl	800c4b4 <USBD_LL_Init>
 800cf3a:	4603      	mov	r3, r0
 800cf3c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800cf3e:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf40:	4618      	mov	r0, r3
 800cf42:	3718      	adds	r7, #24
 800cf44:	46bd      	mov	sp, r7
 800cf46:	bd80      	pop	{r7, pc}

0800cf48 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b084      	sub	sp, #16
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
 800cf50:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cf52:	2300      	movs	r3, #0
 800cf54:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800cf56:	683b      	ldr	r3, [r7, #0]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d101      	bne.n	800cf60 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800cf5c:	2303      	movs	r3, #3
 800cf5e:	e016      	b.n	800cf8e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	683a      	ldr	r2, [r7, #0]
 800cf64:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d00b      	beq.n	800cf8c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf7c:	f107 020e 	add.w	r2, r7, #14
 800cf80:	4610      	mov	r0, r2
 800cf82:	4798      	blx	r3
 800cf84:	4602      	mov	r2, r0
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800cf8c:	2300      	movs	r3, #0
}
 800cf8e:	4618      	mov	r0, r3
 800cf90:	3710      	adds	r7, #16
 800cf92:	46bd      	mov	sp, r7
 800cf94:	bd80      	pop	{r7, pc}

0800cf96 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800cf96:	b580      	push	{r7, lr}
 800cf98:	b082      	sub	sp, #8
 800cf9a:	af00      	add	r7, sp, #0
 800cf9c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800cf9e:	6878      	ldr	r0, [r7, #4]
 800cfa0:	f7ff fada 	bl	800c558 <USBD_LL_Start>
 800cfa4:	4603      	mov	r3, r0
}
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	3708      	adds	r7, #8
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	bd80      	pop	{r7, pc}

0800cfae <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800cfae:	b480      	push	{r7}
 800cfb0:	b083      	sub	sp, #12
 800cfb2:	af00      	add	r7, sp, #0
 800cfb4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cfb6:	2300      	movs	r3, #0
}
 800cfb8:	4618      	mov	r0, r3
 800cfba:	370c      	adds	r7, #12
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc2:	4770      	bx	lr

0800cfc4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b084      	sub	sp, #16
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	6078      	str	r0, [r7, #4]
 800cfcc:	460b      	mov	r3, r1
 800cfce:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800cfd0:	2303      	movs	r3, #3
 800cfd2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d009      	beq.n	800cff2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	78fa      	ldrb	r2, [r7, #3]
 800cfe8:	4611      	mov	r1, r2
 800cfea:	6878      	ldr	r0, [r7, #4]
 800cfec:	4798      	blx	r3
 800cfee:	4603      	mov	r3, r0
 800cff0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800cff2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cff4:	4618      	mov	r0, r3
 800cff6:	3710      	adds	r7, #16
 800cff8:	46bd      	mov	sp, r7
 800cffa:	bd80      	pop	{r7, pc}

0800cffc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b082      	sub	sp, #8
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
 800d004:	460b      	mov	r3, r1
 800d006:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d007      	beq.n	800d022 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d018:	685b      	ldr	r3, [r3, #4]
 800d01a:	78fa      	ldrb	r2, [r7, #3]
 800d01c:	4611      	mov	r1, r2
 800d01e:	6878      	ldr	r0, [r7, #4]
 800d020:	4798      	blx	r3
  }

  return USBD_OK;
 800d022:	2300      	movs	r3, #0
}
 800d024:	4618      	mov	r0, r3
 800d026:	3708      	adds	r7, #8
 800d028:	46bd      	mov	sp, r7
 800d02a:	bd80      	pop	{r7, pc}

0800d02c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d02c:	b580      	push	{r7, lr}
 800d02e:	b084      	sub	sp, #16
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
 800d034:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d03c:	6839      	ldr	r1, [r7, #0]
 800d03e:	4618      	mov	r0, r3
 800d040:	f000 ff67 	bl	800df12 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2201      	movs	r2, #1
 800d048:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800d052:	461a      	mov	r2, r3
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d060:	f003 031f 	and.w	r3, r3, #31
 800d064:	2b02      	cmp	r3, #2
 800d066:	d01a      	beq.n	800d09e <USBD_LL_SetupStage+0x72>
 800d068:	2b02      	cmp	r3, #2
 800d06a:	d822      	bhi.n	800d0b2 <USBD_LL_SetupStage+0x86>
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d002      	beq.n	800d076 <USBD_LL_SetupStage+0x4a>
 800d070:	2b01      	cmp	r3, #1
 800d072:	d00a      	beq.n	800d08a <USBD_LL_SetupStage+0x5e>
 800d074:	e01d      	b.n	800d0b2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d07c:	4619      	mov	r1, r3
 800d07e:	6878      	ldr	r0, [r7, #4]
 800d080:	f000 fa18 	bl	800d4b4 <USBD_StdDevReq>
 800d084:	4603      	mov	r3, r0
 800d086:	73fb      	strb	r3, [r7, #15]
      break;
 800d088:	e020      	b.n	800d0cc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d090:	4619      	mov	r1, r3
 800d092:	6878      	ldr	r0, [r7, #4]
 800d094:	f000 fa7c 	bl	800d590 <USBD_StdItfReq>
 800d098:	4603      	mov	r3, r0
 800d09a:	73fb      	strb	r3, [r7, #15]
      break;
 800d09c:	e016      	b.n	800d0cc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d0a4:	4619      	mov	r1, r3
 800d0a6:	6878      	ldr	r0, [r7, #4]
 800d0a8:	f000 faba 	bl	800d620 <USBD_StdEPReq>
 800d0ac:	4603      	mov	r3, r0
 800d0ae:	73fb      	strb	r3, [r7, #15]
      break;
 800d0b0:	e00c      	b.n	800d0cc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d0b8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d0bc:	b2db      	uxtb	r3, r3
 800d0be:	4619      	mov	r1, r3
 800d0c0:	6878      	ldr	r0, [r7, #4]
 800d0c2:	f7ff faa9 	bl	800c618 <USBD_LL_StallEP>
 800d0c6:	4603      	mov	r3, r0
 800d0c8:	73fb      	strb	r3, [r7, #15]
      break;
 800d0ca:	bf00      	nop
  }

  return ret;
 800d0cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	3710      	adds	r7, #16
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	bd80      	pop	{r7, pc}

0800d0d6 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d0d6:	b580      	push	{r7, lr}
 800d0d8:	b086      	sub	sp, #24
 800d0da:	af00      	add	r7, sp, #0
 800d0dc:	60f8      	str	r0, [r7, #12]
 800d0de:	460b      	mov	r3, r1
 800d0e0:	607a      	str	r2, [r7, #4]
 800d0e2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d0e4:	7afb      	ldrb	r3, [r7, #11]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d137      	bne.n	800d15a <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800d0f0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d0f8:	2b03      	cmp	r3, #3
 800d0fa:	d14a      	bne.n	800d192 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800d0fc:	693b      	ldr	r3, [r7, #16]
 800d0fe:	689a      	ldr	r2, [r3, #8]
 800d100:	693b      	ldr	r3, [r7, #16]
 800d102:	68db      	ldr	r3, [r3, #12]
 800d104:	429a      	cmp	r2, r3
 800d106:	d913      	bls.n	800d130 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d108:	693b      	ldr	r3, [r7, #16]
 800d10a:	689a      	ldr	r2, [r3, #8]
 800d10c:	693b      	ldr	r3, [r7, #16]
 800d10e:	68db      	ldr	r3, [r3, #12]
 800d110:	1ad2      	subs	r2, r2, r3
 800d112:	693b      	ldr	r3, [r7, #16]
 800d114:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d116:	693b      	ldr	r3, [r7, #16]
 800d118:	68da      	ldr	r2, [r3, #12]
 800d11a:	693b      	ldr	r3, [r7, #16]
 800d11c:	689b      	ldr	r3, [r3, #8]
 800d11e:	4293      	cmp	r3, r2
 800d120:	bf28      	it	cs
 800d122:	4613      	movcs	r3, r2
 800d124:	461a      	mov	r2, r3
 800d126:	6879      	ldr	r1, [r7, #4]
 800d128:	68f8      	ldr	r0, [r7, #12]
 800d12a:	f000 ffe6 	bl	800e0fa <USBD_CtlContinueRx>
 800d12e:	e030      	b.n	800d192 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d136:	691b      	ldr	r3, [r3, #16]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d00a      	beq.n	800d152 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d142:	2b03      	cmp	r3, #3
 800d144:	d105      	bne.n	800d152 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d14c:	691b      	ldr	r3, [r3, #16]
 800d14e:	68f8      	ldr	r0, [r7, #12]
 800d150:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800d152:	68f8      	ldr	r0, [r7, #12]
 800d154:	f000 ffe2 	bl	800e11c <USBD_CtlSendStatus>
 800d158:	e01b      	b.n	800d192 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d160:	699b      	ldr	r3, [r3, #24]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d013      	beq.n	800d18e <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800d16c:	2b03      	cmp	r3, #3
 800d16e:	d10e      	bne.n	800d18e <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d176:	699b      	ldr	r3, [r3, #24]
 800d178:	7afa      	ldrb	r2, [r7, #11]
 800d17a:	4611      	mov	r1, r2
 800d17c:	68f8      	ldr	r0, [r7, #12]
 800d17e:	4798      	blx	r3
 800d180:	4603      	mov	r3, r0
 800d182:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800d184:	7dfb      	ldrb	r3, [r7, #23]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d003      	beq.n	800d192 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800d18a:	7dfb      	ldrb	r3, [r7, #23]
 800d18c:	e002      	b.n	800d194 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d18e:	2303      	movs	r3, #3
 800d190:	e000      	b.n	800d194 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800d192:	2300      	movs	r3, #0
}
 800d194:	4618      	mov	r0, r3
 800d196:	3718      	adds	r7, #24
 800d198:	46bd      	mov	sp, r7
 800d19a:	bd80      	pop	{r7, pc}

0800d19c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b086      	sub	sp, #24
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	60f8      	str	r0, [r7, #12]
 800d1a4:	460b      	mov	r3, r1
 800d1a6:	607a      	str	r2, [r7, #4]
 800d1a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d1aa:	7afb      	ldrb	r3, [r7, #11]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d16a      	bne.n	800d286 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	3314      	adds	r3, #20
 800d1b4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d1bc:	2b02      	cmp	r3, #2
 800d1be:	d155      	bne.n	800d26c <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800d1c0:	693b      	ldr	r3, [r7, #16]
 800d1c2:	689a      	ldr	r2, [r3, #8]
 800d1c4:	693b      	ldr	r3, [r7, #16]
 800d1c6:	68db      	ldr	r3, [r3, #12]
 800d1c8:	429a      	cmp	r2, r3
 800d1ca:	d914      	bls.n	800d1f6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d1cc:	693b      	ldr	r3, [r7, #16]
 800d1ce:	689a      	ldr	r2, [r3, #8]
 800d1d0:	693b      	ldr	r3, [r7, #16]
 800d1d2:	68db      	ldr	r3, [r3, #12]
 800d1d4:	1ad2      	subs	r2, r2, r3
 800d1d6:	693b      	ldr	r3, [r7, #16]
 800d1d8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d1da:	693b      	ldr	r3, [r7, #16]
 800d1dc:	689b      	ldr	r3, [r3, #8]
 800d1de:	461a      	mov	r2, r3
 800d1e0:	6879      	ldr	r1, [r7, #4]
 800d1e2:	68f8      	ldr	r0, [r7, #12]
 800d1e4:	f000 ff5b 	bl	800e09e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	2100      	movs	r1, #0
 800d1ee:	68f8      	ldr	r0, [r7, #12]
 800d1f0:	f7ff fabc 	bl	800c76c <USBD_LL_PrepareReceive>
 800d1f4:	e03a      	b.n	800d26c <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d1f6:	693b      	ldr	r3, [r7, #16]
 800d1f8:	68da      	ldr	r2, [r3, #12]
 800d1fa:	693b      	ldr	r3, [r7, #16]
 800d1fc:	689b      	ldr	r3, [r3, #8]
 800d1fe:	429a      	cmp	r2, r3
 800d200:	d11c      	bne.n	800d23c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d202:	693b      	ldr	r3, [r7, #16]
 800d204:	685a      	ldr	r2, [r3, #4]
 800d206:	693b      	ldr	r3, [r7, #16]
 800d208:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d20a:	429a      	cmp	r2, r3
 800d20c:	d316      	bcc.n	800d23c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d20e:	693b      	ldr	r3, [r7, #16]
 800d210:	685a      	ldr	r2, [r3, #4]
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d218:	429a      	cmp	r2, r3
 800d21a:	d20f      	bcs.n	800d23c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d21c:	2200      	movs	r2, #0
 800d21e:	2100      	movs	r1, #0
 800d220:	68f8      	ldr	r0, [r7, #12]
 800d222:	f000 ff3c 	bl	800e09e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	2200      	movs	r2, #0
 800d22a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d22e:	2300      	movs	r3, #0
 800d230:	2200      	movs	r2, #0
 800d232:	2100      	movs	r1, #0
 800d234:	68f8      	ldr	r0, [r7, #12]
 800d236:	f7ff fa99 	bl	800c76c <USBD_LL_PrepareReceive>
 800d23a:	e017      	b.n	800d26c <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d242:	68db      	ldr	r3, [r3, #12]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d00a      	beq.n	800d25e <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800d24e:	2b03      	cmp	r3, #3
 800d250:	d105      	bne.n	800d25e <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d258:	68db      	ldr	r3, [r3, #12]
 800d25a:	68f8      	ldr	r0, [r7, #12]
 800d25c:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d25e:	2180      	movs	r1, #128	@ 0x80
 800d260:	68f8      	ldr	r0, [r7, #12]
 800d262:	f7ff f9d9 	bl	800c618 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d266:	68f8      	ldr	r0, [r7, #12]
 800d268:	f000 ff6b 	bl	800e142 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800d272:	2b01      	cmp	r3, #1
 800d274:	d123      	bne.n	800d2be <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800d276:	68f8      	ldr	r0, [r7, #12]
 800d278:	f7ff fe99 	bl	800cfae <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	2200      	movs	r2, #0
 800d280:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800d284:	e01b      	b.n	800d2be <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d28c:	695b      	ldr	r3, [r3, #20]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d013      	beq.n	800d2ba <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800d298:	2b03      	cmp	r3, #3
 800d29a:	d10e      	bne.n	800d2ba <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2a2:	695b      	ldr	r3, [r3, #20]
 800d2a4:	7afa      	ldrb	r2, [r7, #11]
 800d2a6:	4611      	mov	r1, r2
 800d2a8:	68f8      	ldr	r0, [r7, #12]
 800d2aa:	4798      	blx	r3
 800d2ac:	4603      	mov	r3, r0
 800d2ae:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800d2b0:	7dfb      	ldrb	r3, [r7, #23]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d003      	beq.n	800d2be <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800d2b6:	7dfb      	ldrb	r3, [r7, #23]
 800d2b8:	e002      	b.n	800d2c0 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d2ba:	2303      	movs	r3, #3
 800d2bc:	e000      	b.n	800d2c0 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800d2be:	2300      	movs	r3, #0
}
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	3718      	adds	r7, #24
 800d2c4:	46bd      	mov	sp, r7
 800d2c6:	bd80      	pop	{r7, pc}

0800d2c8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b082      	sub	sp, #8
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2201      	movs	r2, #1
 800d2d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	2200      	movs	r2, #0
 800d2dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData != NULL)
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d009      	beq.n	800d30c <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2fe:	685b      	ldr	r3, [r3, #4]
 800d300:	687a      	ldr	r2, [r7, #4]
 800d302:	6852      	ldr	r2, [r2, #4]
 800d304:	b2d2      	uxtb	r2, r2
 800d306:	4611      	mov	r1, r2
 800d308:	6878      	ldr	r0, [r7, #4]
 800d30a:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d30c:	2340      	movs	r3, #64	@ 0x40
 800d30e:	2200      	movs	r2, #0
 800d310:	2100      	movs	r1, #0
 800d312:	6878      	ldr	r0, [r7, #4]
 800d314:	f7ff f93b 	bl	800c58e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	2201      	movs	r2, #1
 800d31c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2240      	movs	r2, #64	@ 0x40
 800d324:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d328:	2340      	movs	r3, #64	@ 0x40
 800d32a:	2200      	movs	r2, #0
 800d32c:	2180      	movs	r1, #128	@ 0x80
 800d32e:	6878      	ldr	r0, [r7, #4]
 800d330:	f7ff f92d 	bl	800c58e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	2201      	movs	r2, #1
 800d338:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	2240      	movs	r2, #64	@ 0x40
 800d33e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800d340:	2300      	movs	r3, #0
}
 800d342:	4618      	mov	r0, r3
 800d344:	3708      	adds	r7, #8
 800d346:	46bd      	mov	sp, r7
 800d348:	bd80      	pop	{r7, pc}

0800d34a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d34a:	b480      	push	{r7}
 800d34c:	b083      	sub	sp, #12
 800d34e:	af00      	add	r7, sp, #0
 800d350:	6078      	str	r0, [r7, #4]
 800d352:	460b      	mov	r3, r1
 800d354:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	78fa      	ldrb	r2, [r7, #3]
 800d35a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d35c:	2300      	movs	r3, #0
}
 800d35e:	4618      	mov	r0, r3
 800d360:	370c      	adds	r7, #12
 800d362:	46bd      	mov	sp, r7
 800d364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d368:	4770      	bx	lr

0800d36a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d36a:	b480      	push	{r7}
 800d36c:	b083      	sub	sp, #12
 800d36e:	af00      	add	r7, sp, #0
 800d370:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	2204      	movs	r2, #4
 800d382:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d386:	2300      	movs	r3, #0
}
 800d388:	4618      	mov	r0, r3
 800d38a:	370c      	adds	r7, #12
 800d38c:	46bd      	mov	sp, r7
 800d38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d392:	4770      	bx	lr

0800d394 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d394:	b480      	push	{r7}
 800d396:	b083      	sub	sp, #12
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d3a2:	2b04      	cmp	r3, #4
 800d3a4:	d105      	bne.n	800d3b2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800d3b2:	2300      	movs	r3, #0
}
 800d3b4:	4618      	mov	r0, r3
 800d3b6:	370c      	adds	r7, #12
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3be:	4770      	bx	lr

0800d3c0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b082      	sub	sp, #8
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d3ce:	2b03      	cmp	r3, #3
 800d3d0:	d10b      	bne.n	800d3ea <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d3d8:	69db      	ldr	r3, [r3, #28]
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d005      	beq.n	800d3ea <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d3e4:	69db      	ldr	r3, [r3, #28]
 800d3e6:	6878      	ldr	r0, [r7, #4]
 800d3e8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d3ea:	2300      	movs	r3, #0
}
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	3708      	adds	r7, #8
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	bd80      	pop	{r7, pc}

0800d3f4 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d3f4:	b480      	push	{r7}
 800d3f6:	b083      	sub	sp, #12
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	6078      	str	r0, [r7, #4]
 800d3fc:	460b      	mov	r3, r1
 800d3fe:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800d400:	2300      	movs	r3, #0
}
 800d402:	4618      	mov	r0, r3
 800d404:	370c      	adds	r7, #12
 800d406:	46bd      	mov	sp, r7
 800d408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d40c:	4770      	bx	lr

0800d40e <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d40e:	b480      	push	{r7}
 800d410:	b083      	sub	sp, #12
 800d412:	af00      	add	r7, sp, #0
 800d414:	6078      	str	r0, [r7, #4]
 800d416:	460b      	mov	r3, r1
 800d418:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800d41a:	2300      	movs	r3, #0
}
 800d41c:	4618      	mov	r0, r3
 800d41e:	370c      	adds	r7, #12
 800d420:	46bd      	mov	sp, r7
 800d422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d426:	4770      	bx	lr

0800d428 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d428:	b480      	push	{r7}
 800d42a:	b083      	sub	sp, #12
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d430:	2300      	movs	r3, #0
}
 800d432:	4618      	mov	r0, r3
 800d434:	370c      	adds	r7, #12
 800d436:	46bd      	mov	sp, r7
 800d438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d43c:	4770      	bx	lr

0800d43e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d43e:	b580      	push	{r7, lr}
 800d440:	b082      	sub	sp, #8
 800d442:	af00      	add	r7, sp, #0
 800d444:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	2201      	movs	r2, #1
 800d44a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  if (pdev->pClass != NULL)
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d454:	2b00      	cmp	r3, #0
 800d456:	d009      	beq.n	800d46c <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d45e:	685b      	ldr	r3, [r3, #4]
 800d460:	687a      	ldr	r2, [r7, #4]
 800d462:	6852      	ldr	r2, [r2, #4]
 800d464:	b2d2      	uxtb	r2, r2
 800d466:	4611      	mov	r1, r2
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	4798      	blx	r3
  }

  return USBD_OK;
 800d46c:	2300      	movs	r3, #0
}
 800d46e:	4618      	mov	r0, r3
 800d470:	3708      	adds	r7, #8
 800d472:	46bd      	mov	sp, r7
 800d474:	bd80      	pop	{r7, pc}

0800d476 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d476:	b480      	push	{r7}
 800d478:	b087      	sub	sp, #28
 800d47a:	af00      	add	r7, sp, #0
 800d47c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d482:	697b      	ldr	r3, [r7, #20]
 800d484:	781b      	ldrb	r3, [r3, #0]
 800d486:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d488:	697b      	ldr	r3, [r7, #20]
 800d48a:	3301      	adds	r3, #1
 800d48c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d48e:	697b      	ldr	r3, [r7, #20]
 800d490:	781b      	ldrb	r3, [r3, #0]
 800d492:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d494:	8a3b      	ldrh	r3, [r7, #16]
 800d496:	021b      	lsls	r3, r3, #8
 800d498:	b21a      	sxth	r2, r3
 800d49a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d49e:	4313      	orrs	r3, r2
 800d4a0:	b21b      	sxth	r3, r3
 800d4a2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d4a4:	89fb      	ldrh	r3, [r7, #14]
}
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	371c      	adds	r7, #28
 800d4aa:	46bd      	mov	sp, r7
 800d4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b0:	4770      	bx	lr
	...

0800d4b4 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b084      	sub	sp, #16
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]
 800d4bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d4be:	2300      	movs	r3, #0
 800d4c0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	781b      	ldrb	r3, [r3, #0]
 800d4c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d4ca:	2b40      	cmp	r3, #64	@ 0x40
 800d4cc:	d005      	beq.n	800d4da <USBD_StdDevReq+0x26>
 800d4ce:	2b40      	cmp	r3, #64	@ 0x40
 800d4d0:	d853      	bhi.n	800d57a <USBD_StdDevReq+0xc6>
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d00b      	beq.n	800d4ee <USBD_StdDevReq+0x3a>
 800d4d6:	2b20      	cmp	r3, #32
 800d4d8:	d14f      	bne.n	800d57a <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d4e0:	689b      	ldr	r3, [r3, #8]
 800d4e2:	6839      	ldr	r1, [r7, #0]
 800d4e4:	6878      	ldr	r0, [r7, #4]
 800d4e6:	4798      	blx	r3
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	73fb      	strb	r3, [r7, #15]
    break;
 800d4ec:	e04a      	b.n	800d584 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	785b      	ldrb	r3, [r3, #1]
 800d4f2:	2b09      	cmp	r3, #9
 800d4f4:	d83b      	bhi.n	800d56e <USBD_StdDevReq+0xba>
 800d4f6:	a201      	add	r2, pc, #4	@ (adr r2, 800d4fc <USBD_StdDevReq+0x48>)
 800d4f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4fc:	0800d551 	.word	0x0800d551
 800d500:	0800d565 	.word	0x0800d565
 800d504:	0800d56f 	.word	0x0800d56f
 800d508:	0800d55b 	.word	0x0800d55b
 800d50c:	0800d56f 	.word	0x0800d56f
 800d510:	0800d52f 	.word	0x0800d52f
 800d514:	0800d525 	.word	0x0800d525
 800d518:	0800d56f 	.word	0x0800d56f
 800d51c:	0800d547 	.word	0x0800d547
 800d520:	0800d539 	.word	0x0800d539
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800d524:	6839      	ldr	r1, [r7, #0]
 800d526:	6878      	ldr	r0, [r7, #4]
 800d528:	f000 f9da 	bl	800d8e0 <USBD_GetDescriptor>
      break;
 800d52c:	e024      	b.n	800d578 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800d52e:	6839      	ldr	r1, [r7, #0]
 800d530:	6878      	ldr	r0, [r7, #4]
 800d532:	f000 fb69 	bl	800dc08 <USBD_SetAddress>
      break;
 800d536:	e01f      	b.n	800d578 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800d538:	6839      	ldr	r1, [r7, #0]
 800d53a:	6878      	ldr	r0, [r7, #4]
 800d53c:	f000 fba8 	bl	800dc90 <USBD_SetConfig>
 800d540:	4603      	mov	r3, r0
 800d542:	73fb      	strb	r3, [r7, #15]
      break;
 800d544:	e018      	b.n	800d578 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800d546:	6839      	ldr	r1, [r7, #0]
 800d548:	6878      	ldr	r0, [r7, #4]
 800d54a:	f000 fc45 	bl	800ddd8 <USBD_GetConfig>
      break;
 800d54e:	e013      	b.n	800d578 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800d550:	6839      	ldr	r1, [r7, #0]
 800d552:	6878      	ldr	r0, [r7, #4]
 800d554:	f000 fc75 	bl	800de42 <USBD_GetStatus>
      break;
 800d558:	e00e      	b.n	800d578 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800d55a:	6839      	ldr	r1, [r7, #0]
 800d55c:	6878      	ldr	r0, [r7, #4]
 800d55e:	f000 fca3 	bl	800dea8 <USBD_SetFeature>
      break;
 800d562:	e009      	b.n	800d578 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800d564:	6839      	ldr	r1, [r7, #0]
 800d566:	6878      	ldr	r0, [r7, #4]
 800d568:	f000 fcb2 	bl	800ded0 <USBD_ClrFeature>
      break;
 800d56c:	e004      	b.n	800d578 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800d56e:	6839      	ldr	r1, [r7, #0]
 800d570:	6878      	ldr	r0, [r7, #4]
 800d572:	f000 fd08 	bl	800df86 <USBD_CtlError>
      break;
 800d576:	bf00      	nop
    }
    break;
 800d578:	e004      	b.n	800d584 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800d57a:	6839      	ldr	r1, [r7, #0]
 800d57c:	6878      	ldr	r0, [r7, #4]
 800d57e:	f000 fd02 	bl	800df86 <USBD_CtlError>
    break;
 800d582:	bf00      	nop
  }

  return ret;
 800d584:	7bfb      	ldrb	r3, [r7, #15]
}
 800d586:	4618      	mov	r0, r3
 800d588:	3710      	adds	r7, #16
 800d58a:	46bd      	mov	sp, r7
 800d58c:	bd80      	pop	{r7, pc}
 800d58e:	bf00      	nop

0800d590 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d590:	b580      	push	{r7, lr}
 800d592:	b084      	sub	sp, #16
 800d594:	af00      	add	r7, sp, #0
 800d596:	6078      	str	r0, [r7, #4]
 800d598:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d59a:	2300      	movs	r3, #0
 800d59c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d59e:	683b      	ldr	r3, [r7, #0]
 800d5a0:	781b      	ldrb	r3, [r3, #0]
 800d5a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d5a6:	2b40      	cmp	r3, #64	@ 0x40
 800d5a8:	d005      	beq.n	800d5b6 <USBD_StdItfReq+0x26>
 800d5aa:	2b40      	cmp	r3, #64	@ 0x40
 800d5ac:	d82e      	bhi.n	800d60c <USBD_StdItfReq+0x7c>
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d001      	beq.n	800d5b6 <USBD_StdItfReq+0x26>
 800d5b2:	2b20      	cmp	r3, #32
 800d5b4:	d12a      	bne.n	800d60c <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d5bc:	3b01      	subs	r3, #1
 800d5be:	2b02      	cmp	r3, #2
 800d5c0:	d81d      	bhi.n	800d5fe <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d5c2:	683b      	ldr	r3, [r7, #0]
 800d5c4:	889b      	ldrh	r3, [r3, #4]
 800d5c6:	b2db      	uxtb	r3, r3
 800d5c8:	2b01      	cmp	r3, #1
 800d5ca:	d813      	bhi.n	800d5f4 <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d5d2:	689b      	ldr	r3, [r3, #8]
 800d5d4:	6839      	ldr	r1, [r7, #0]
 800d5d6:	6878      	ldr	r0, [r7, #4]
 800d5d8:	4798      	blx	r3
 800d5da:	4603      	mov	r3, r0
 800d5dc:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800d5de:	683b      	ldr	r3, [r7, #0]
 800d5e0:	88db      	ldrh	r3, [r3, #6]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d110      	bne.n	800d608 <USBD_StdItfReq+0x78>
 800d5e6:	7bfb      	ldrb	r3, [r7, #15]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d10d      	bne.n	800d608 <USBD_StdItfReq+0x78>
        {
          (void)USBD_CtlSendStatus(pdev);
 800d5ec:	6878      	ldr	r0, [r7, #4]
 800d5ee:	f000 fd95 	bl	800e11c <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800d5f2:	e009      	b.n	800d608 <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 800d5f4:	6839      	ldr	r1, [r7, #0]
 800d5f6:	6878      	ldr	r0, [r7, #4]
 800d5f8:	f000 fcc5 	bl	800df86 <USBD_CtlError>
      break;
 800d5fc:	e004      	b.n	800d608 <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 800d5fe:	6839      	ldr	r1, [r7, #0]
 800d600:	6878      	ldr	r0, [r7, #4]
 800d602:	f000 fcc0 	bl	800df86 <USBD_CtlError>
      break;
 800d606:	e000      	b.n	800d60a <USBD_StdItfReq+0x7a>
      break;
 800d608:	bf00      	nop
    }
    break;
 800d60a:	e004      	b.n	800d616 <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 800d60c:	6839      	ldr	r1, [r7, #0]
 800d60e:	6878      	ldr	r0, [r7, #4]
 800d610:	f000 fcb9 	bl	800df86 <USBD_CtlError>
    break;
 800d614:	bf00      	nop
  }

  return ret;
 800d616:	7bfb      	ldrb	r3, [r7, #15]
}
 800d618:	4618      	mov	r0, r3
 800d61a:	3710      	adds	r7, #16
 800d61c:	46bd      	mov	sp, r7
 800d61e:	bd80      	pop	{r7, pc}

0800d620 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b084      	sub	sp, #16
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
 800d628:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d62a:	2300      	movs	r3, #0
 800d62c:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	889b      	ldrh	r3, [r3, #4]
 800d632:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	781b      	ldrb	r3, [r3, #0]
 800d638:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d63c:	2b40      	cmp	r3, #64	@ 0x40
 800d63e:	d007      	beq.n	800d650 <USBD_StdEPReq+0x30>
 800d640:	2b40      	cmp	r3, #64	@ 0x40
 800d642:	f200 8142 	bhi.w	800d8ca <USBD_StdEPReq+0x2aa>
 800d646:	2b00      	cmp	r3, #0
 800d648:	d00c      	beq.n	800d664 <USBD_StdEPReq+0x44>
 800d64a:	2b20      	cmp	r3, #32
 800d64c:	f040 813d 	bne.w	800d8ca <USBD_StdEPReq+0x2aa>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d656:	689b      	ldr	r3, [r3, #8]
 800d658:	6839      	ldr	r1, [r7, #0]
 800d65a:	6878      	ldr	r0, [r7, #4]
 800d65c:	4798      	blx	r3
 800d65e:	4603      	mov	r3, r0
 800d660:	73fb      	strb	r3, [r7, #15]
    break;
 800d662:	e137      	b.n	800d8d4 <USBD_StdEPReq+0x2b4>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	785b      	ldrb	r3, [r3, #1]
 800d668:	2b03      	cmp	r3, #3
 800d66a:	d007      	beq.n	800d67c <USBD_StdEPReq+0x5c>
 800d66c:	2b03      	cmp	r3, #3
 800d66e:	f300 8126 	bgt.w	800d8be <USBD_StdEPReq+0x29e>
 800d672:	2b00      	cmp	r3, #0
 800d674:	d07d      	beq.n	800d772 <USBD_StdEPReq+0x152>
 800d676:	2b01      	cmp	r3, #1
 800d678:	d03b      	beq.n	800d6f2 <USBD_StdEPReq+0xd2>
 800d67a:	e120      	b.n	800d8be <USBD_StdEPReq+0x29e>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d682:	2b02      	cmp	r3, #2
 800d684:	d002      	beq.n	800d68c <USBD_StdEPReq+0x6c>
 800d686:	2b03      	cmp	r3, #3
 800d688:	d016      	beq.n	800d6b8 <USBD_StdEPReq+0x98>
 800d68a:	e02c      	b.n	800d6e6 <USBD_StdEPReq+0xc6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d68c:	7bbb      	ldrb	r3, [r7, #14]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d00d      	beq.n	800d6ae <USBD_StdEPReq+0x8e>
 800d692:	7bbb      	ldrb	r3, [r7, #14]
 800d694:	2b80      	cmp	r3, #128	@ 0x80
 800d696:	d00a      	beq.n	800d6ae <USBD_StdEPReq+0x8e>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800d698:	7bbb      	ldrb	r3, [r7, #14]
 800d69a:	4619      	mov	r1, r3
 800d69c:	6878      	ldr	r0, [r7, #4]
 800d69e:	f7fe ffbb 	bl	800c618 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d6a2:	2180      	movs	r1, #128	@ 0x80
 800d6a4:	6878      	ldr	r0, [r7, #4]
 800d6a6:	f7fe ffb7 	bl	800c618 <USBD_LL_StallEP>
 800d6aa:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800d6ac:	e020      	b.n	800d6f0 <USBD_StdEPReq+0xd0>
          USBD_CtlError(pdev, req);
 800d6ae:	6839      	ldr	r1, [r7, #0]
 800d6b0:	6878      	ldr	r0, [r7, #4]
 800d6b2:	f000 fc68 	bl	800df86 <USBD_CtlError>
        break;
 800d6b6:	e01b      	b.n	800d6f0 <USBD_StdEPReq+0xd0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800d6b8:	683b      	ldr	r3, [r7, #0]
 800d6ba:	885b      	ldrh	r3, [r3, #2]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d10e      	bne.n	800d6de <USBD_StdEPReq+0xbe>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d6c0:	7bbb      	ldrb	r3, [r7, #14]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d00b      	beq.n	800d6de <USBD_StdEPReq+0xbe>
 800d6c6:	7bbb      	ldrb	r3, [r7, #14]
 800d6c8:	2b80      	cmp	r3, #128	@ 0x80
 800d6ca:	d008      	beq.n	800d6de <USBD_StdEPReq+0xbe>
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	88db      	ldrh	r3, [r3, #6]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d104      	bne.n	800d6de <USBD_StdEPReq+0xbe>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800d6d4:	7bbb      	ldrb	r3, [r7, #14]
 800d6d6:	4619      	mov	r1, r3
 800d6d8:	6878      	ldr	r0, [r7, #4]
 800d6da:	f7fe ff9d 	bl	800c618 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800d6de:	6878      	ldr	r0, [r7, #4]
 800d6e0:	f000 fd1c 	bl	800e11c <USBD_CtlSendStatus>

        break;
 800d6e4:	e004      	b.n	800d6f0 <USBD_StdEPReq+0xd0>

      default:
        USBD_CtlError(pdev, req);
 800d6e6:	6839      	ldr	r1, [r7, #0]
 800d6e8:	6878      	ldr	r0, [r7, #4]
 800d6ea:	f000 fc4c 	bl	800df86 <USBD_CtlError>
        break;
 800d6ee:	bf00      	nop
      }
      break;
 800d6f0:	e0ea      	b.n	800d8c8 <USBD_StdEPReq+0x2a8>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d6f8:	2b02      	cmp	r3, #2
 800d6fa:	d002      	beq.n	800d702 <USBD_StdEPReq+0xe2>
 800d6fc:	2b03      	cmp	r3, #3
 800d6fe:	d016      	beq.n	800d72e <USBD_StdEPReq+0x10e>
 800d700:	e030      	b.n	800d764 <USBD_StdEPReq+0x144>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d702:	7bbb      	ldrb	r3, [r7, #14]
 800d704:	2b00      	cmp	r3, #0
 800d706:	d00d      	beq.n	800d724 <USBD_StdEPReq+0x104>
 800d708:	7bbb      	ldrb	r3, [r7, #14]
 800d70a:	2b80      	cmp	r3, #128	@ 0x80
 800d70c:	d00a      	beq.n	800d724 <USBD_StdEPReq+0x104>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800d70e:	7bbb      	ldrb	r3, [r7, #14]
 800d710:	4619      	mov	r1, r3
 800d712:	6878      	ldr	r0, [r7, #4]
 800d714:	f7fe ff80 	bl	800c618 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d718:	2180      	movs	r1, #128	@ 0x80
 800d71a:	6878      	ldr	r0, [r7, #4]
 800d71c:	f7fe ff7c 	bl	800c618 <USBD_LL_StallEP>
 800d720:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800d722:	e025      	b.n	800d770 <USBD_StdEPReq+0x150>
          USBD_CtlError(pdev, req);
 800d724:	6839      	ldr	r1, [r7, #0]
 800d726:	6878      	ldr	r0, [r7, #4]
 800d728:	f000 fc2d 	bl	800df86 <USBD_CtlError>
        break;
 800d72c:	e020      	b.n	800d770 <USBD_StdEPReq+0x150>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800d72e:	683b      	ldr	r3, [r7, #0]
 800d730:	885b      	ldrh	r3, [r3, #2]
 800d732:	2b00      	cmp	r3, #0
 800d734:	d11b      	bne.n	800d76e <USBD_StdEPReq+0x14e>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800d736:	7bbb      	ldrb	r3, [r7, #14]
 800d738:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d004      	beq.n	800d74a <USBD_StdEPReq+0x12a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d740:	7bbb      	ldrb	r3, [r7, #14]
 800d742:	4619      	mov	r1, r3
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	f7fe ff86 	bl	800c656 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800d74a:	6878      	ldr	r0, [r7, #4]
 800d74c:	f000 fce6 	bl	800e11c <USBD_CtlSendStatus>
          ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d756:	689b      	ldr	r3, [r3, #8]
 800d758:	6839      	ldr	r1, [r7, #0]
 800d75a:	6878      	ldr	r0, [r7, #4]
 800d75c:	4798      	blx	r3
 800d75e:	4603      	mov	r3, r0
 800d760:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800d762:	e004      	b.n	800d76e <USBD_StdEPReq+0x14e>

      default:
        USBD_CtlError(pdev, req);
 800d764:	6839      	ldr	r1, [r7, #0]
 800d766:	6878      	ldr	r0, [r7, #4]
 800d768:	f000 fc0d 	bl	800df86 <USBD_CtlError>
        break;
 800d76c:	e000      	b.n	800d770 <USBD_StdEPReq+0x150>
        break;
 800d76e:	bf00      	nop
      }
      break;
 800d770:	e0aa      	b.n	800d8c8 <USBD_StdEPReq+0x2a8>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d778:	2b02      	cmp	r3, #2
 800d77a:	d002      	beq.n	800d782 <USBD_StdEPReq+0x162>
 800d77c:	2b03      	cmp	r3, #3
 800d77e:	d032      	beq.n	800d7e6 <USBD_StdEPReq+0x1c6>
 800d780:	e097      	b.n	800d8b2 <USBD_StdEPReq+0x292>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d782:	7bbb      	ldrb	r3, [r7, #14]
 800d784:	2b00      	cmp	r3, #0
 800d786:	d007      	beq.n	800d798 <USBD_StdEPReq+0x178>
 800d788:	7bbb      	ldrb	r3, [r7, #14]
 800d78a:	2b80      	cmp	r3, #128	@ 0x80
 800d78c:	d004      	beq.n	800d798 <USBD_StdEPReq+0x178>
        {
          USBD_CtlError(pdev, req);
 800d78e:	6839      	ldr	r1, [r7, #0]
 800d790:	6878      	ldr	r0, [r7, #4]
 800d792:	f000 fbf8 	bl	800df86 <USBD_CtlError>
          break;
 800d796:	e091      	b.n	800d8bc <USBD_StdEPReq+0x29c>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d798:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	da0b      	bge.n	800d7b8 <USBD_StdEPReq+0x198>
 800d7a0:	7bbb      	ldrb	r3, [r7, #14]
 800d7a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d7a6:	4613      	mov	r3, r2
 800d7a8:	009b      	lsls	r3, r3, #2
 800d7aa:	4413      	add	r3, r2
 800d7ac:	009b      	lsls	r3, r3, #2
 800d7ae:	3310      	adds	r3, #16
 800d7b0:	687a      	ldr	r2, [r7, #4]
 800d7b2:	4413      	add	r3, r2
 800d7b4:	3304      	adds	r3, #4
 800d7b6:	e00b      	b.n	800d7d0 <USBD_StdEPReq+0x1b0>
              &pdev->ep_out[ep_addr & 0x7FU];
 800d7b8:	7bbb      	ldrb	r3, [r7, #14]
 800d7ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d7be:	4613      	mov	r3, r2
 800d7c0:	009b      	lsls	r3, r3, #2
 800d7c2:	4413      	add	r3, r2
 800d7c4:	009b      	lsls	r3, r3, #2
 800d7c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d7ca:	687a      	ldr	r2, [r7, #4]
 800d7cc:	4413      	add	r3, r2
 800d7ce:	3304      	adds	r3, #4
 800d7d0:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800d7d2:	68bb      	ldr	r3, [r7, #8]
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	2202      	movs	r2, #2
 800d7dc:	4619      	mov	r1, r3
 800d7de:	6878      	ldr	r0, [r7, #4]
 800d7e0:	f000 fc42 	bl	800e068 <USBD_CtlSendData>
        break;
 800d7e4:	e06a      	b.n	800d8bc <USBD_StdEPReq+0x29c>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800d7e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	da11      	bge.n	800d812 <USBD_StdEPReq+0x1f2>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d7ee:	7bbb      	ldrb	r3, [r7, #14]
 800d7f0:	f003 020f 	and.w	r2, r3, #15
 800d7f4:	6879      	ldr	r1, [r7, #4]
 800d7f6:	4613      	mov	r3, r2
 800d7f8:	009b      	lsls	r3, r3, #2
 800d7fa:	4413      	add	r3, r2
 800d7fc:	009b      	lsls	r3, r3, #2
 800d7fe:	440b      	add	r3, r1
 800d800:	3324      	adds	r3, #36	@ 0x24
 800d802:	881b      	ldrh	r3, [r3, #0]
 800d804:	2b00      	cmp	r3, #0
 800d806:	d117      	bne.n	800d838 <USBD_StdEPReq+0x218>
          {
            USBD_CtlError(pdev, req);
 800d808:	6839      	ldr	r1, [r7, #0]
 800d80a:	6878      	ldr	r0, [r7, #4]
 800d80c:	f000 fbbb 	bl	800df86 <USBD_CtlError>
            break;
 800d810:	e054      	b.n	800d8bc <USBD_StdEPReq+0x29c>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d812:	7bbb      	ldrb	r3, [r7, #14]
 800d814:	f003 020f 	and.w	r2, r3, #15
 800d818:	6879      	ldr	r1, [r7, #4]
 800d81a:	4613      	mov	r3, r2
 800d81c:	009b      	lsls	r3, r3, #2
 800d81e:	4413      	add	r3, r2
 800d820:	009b      	lsls	r3, r3, #2
 800d822:	440b      	add	r3, r1
 800d824:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d828:	881b      	ldrh	r3, [r3, #0]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d104      	bne.n	800d838 <USBD_StdEPReq+0x218>
          {
            USBD_CtlError(pdev, req);
 800d82e:	6839      	ldr	r1, [r7, #0]
 800d830:	6878      	ldr	r0, [r7, #4]
 800d832:	f000 fba8 	bl	800df86 <USBD_CtlError>
            break;
 800d836:	e041      	b.n	800d8bc <USBD_StdEPReq+0x29c>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d838:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	da0b      	bge.n	800d858 <USBD_StdEPReq+0x238>
 800d840:	7bbb      	ldrb	r3, [r7, #14]
 800d842:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d846:	4613      	mov	r3, r2
 800d848:	009b      	lsls	r3, r3, #2
 800d84a:	4413      	add	r3, r2
 800d84c:	009b      	lsls	r3, r3, #2
 800d84e:	3310      	adds	r3, #16
 800d850:	687a      	ldr	r2, [r7, #4]
 800d852:	4413      	add	r3, r2
 800d854:	3304      	adds	r3, #4
 800d856:	e00b      	b.n	800d870 <USBD_StdEPReq+0x250>
              &pdev->ep_out[ep_addr & 0x7FU];
 800d858:	7bbb      	ldrb	r3, [r7, #14]
 800d85a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d85e:	4613      	mov	r3, r2
 800d860:	009b      	lsls	r3, r3, #2
 800d862:	4413      	add	r3, r2
 800d864:	009b      	lsls	r3, r3, #2
 800d866:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d86a:	687a      	ldr	r2, [r7, #4]
 800d86c:	4413      	add	r3, r2
 800d86e:	3304      	adds	r3, #4
 800d870:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d872:	7bbb      	ldrb	r3, [r7, #14]
 800d874:	2b00      	cmp	r3, #0
 800d876:	d002      	beq.n	800d87e <USBD_StdEPReq+0x25e>
 800d878:	7bbb      	ldrb	r3, [r7, #14]
 800d87a:	2b80      	cmp	r3, #128	@ 0x80
 800d87c:	d103      	bne.n	800d886 <USBD_StdEPReq+0x266>
          {
            pep->status = 0x0000U;
 800d87e:	68bb      	ldr	r3, [r7, #8]
 800d880:	2200      	movs	r2, #0
 800d882:	601a      	str	r2, [r3, #0]
 800d884:	e00e      	b.n	800d8a4 <USBD_StdEPReq+0x284>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d886:	7bbb      	ldrb	r3, [r7, #14]
 800d888:	4619      	mov	r1, r3
 800d88a:	6878      	ldr	r0, [r7, #4]
 800d88c:	f7fe ff02 	bl	800c694 <USBD_LL_IsStallEP>
 800d890:	4603      	mov	r3, r0
 800d892:	2b00      	cmp	r3, #0
 800d894:	d003      	beq.n	800d89e <USBD_StdEPReq+0x27e>
          {
            pep->status = 0x0001U;
 800d896:	68bb      	ldr	r3, [r7, #8]
 800d898:	2201      	movs	r2, #1
 800d89a:	601a      	str	r2, [r3, #0]
 800d89c:	e002      	b.n	800d8a4 <USBD_StdEPReq+0x284>
          }
          else
          {
            pep->status = 0x0000U;
 800d89e:	68bb      	ldr	r3, [r7, #8]
 800d8a0:	2200      	movs	r2, #0
 800d8a2:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d8a4:	68bb      	ldr	r3, [r7, #8]
 800d8a6:	2202      	movs	r2, #2
 800d8a8:	4619      	mov	r1, r3
 800d8aa:	6878      	ldr	r0, [r7, #4]
 800d8ac:	f000 fbdc 	bl	800e068 <USBD_CtlSendData>
          break;
 800d8b0:	e004      	b.n	800d8bc <USBD_StdEPReq+0x29c>

      default:
        USBD_CtlError(pdev, req);
 800d8b2:	6839      	ldr	r1, [r7, #0]
 800d8b4:	6878      	ldr	r0, [r7, #4]
 800d8b6:	f000 fb66 	bl	800df86 <USBD_CtlError>
        break;
 800d8ba:	bf00      	nop
      }
      break;
 800d8bc:	e004      	b.n	800d8c8 <USBD_StdEPReq+0x2a8>

    default:
      USBD_CtlError(pdev, req);
 800d8be:	6839      	ldr	r1, [r7, #0]
 800d8c0:	6878      	ldr	r0, [r7, #4]
 800d8c2:	f000 fb60 	bl	800df86 <USBD_CtlError>
      break;
 800d8c6:	bf00      	nop
    }
    break;
 800d8c8:	e004      	b.n	800d8d4 <USBD_StdEPReq+0x2b4>

  default:
    USBD_CtlError(pdev, req);
 800d8ca:	6839      	ldr	r1, [r7, #0]
 800d8cc:	6878      	ldr	r0, [r7, #4]
 800d8ce:	f000 fb5a 	bl	800df86 <USBD_CtlError>
    break;
 800d8d2:	bf00      	nop
  }

  return ret;
 800d8d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	3710      	adds	r7, #16
 800d8da:	46bd      	mov	sp, r7
 800d8dc:	bd80      	pop	{r7, pc}
	...

0800d8e0 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	b084      	sub	sp, #16
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
 800d8e8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d8f6:	683b      	ldr	r3, [r7, #0]
 800d8f8:	885b      	ldrh	r3, [r3, #2]
 800d8fa:	0a1b      	lsrs	r3, r3, #8
 800d8fc:	b29b      	uxth	r3, r3
 800d8fe:	3b01      	subs	r3, #1
 800d900:	2b0e      	cmp	r3, #14
 800d902:	f200 8152 	bhi.w	800dbaa <USBD_GetDescriptor+0x2ca>
 800d906:	a201      	add	r2, pc, #4	@ (adr r2, 800d90c <USBD_GetDescriptor+0x2c>)
 800d908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d90c:	0800d97d 	.word	0x0800d97d
 800d910:	0800d995 	.word	0x0800d995
 800d914:	0800d9d5 	.word	0x0800d9d5
 800d918:	0800dbab 	.word	0x0800dbab
 800d91c:	0800dbab 	.word	0x0800dbab
 800d920:	0800db4b 	.word	0x0800db4b
 800d924:	0800db77 	.word	0x0800db77
 800d928:	0800dbab 	.word	0x0800dbab
 800d92c:	0800dbab 	.word	0x0800dbab
 800d930:	0800dbab 	.word	0x0800dbab
 800d934:	0800dbab 	.word	0x0800dbab
 800d938:	0800dbab 	.word	0x0800dbab
 800d93c:	0800dbab 	.word	0x0800dbab
 800d940:	0800dbab 	.word	0x0800dbab
 800d944:	0800d949 	.word	0x0800d949
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d94e:	69db      	ldr	r3, [r3, #28]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d00b      	beq.n	800d96c <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d95a:	69db      	ldr	r3, [r3, #28]
 800d95c:	687a      	ldr	r2, [r7, #4]
 800d95e:	7c12      	ldrb	r2, [r2, #16]
 800d960:	f107 0108 	add.w	r1, r7, #8
 800d964:	4610      	mov	r0, r2
 800d966:	4798      	blx	r3
 800d968:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800d96a:	e126      	b.n	800dbba <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800d96c:	6839      	ldr	r1, [r7, #0]
 800d96e:	6878      	ldr	r0, [r7, #4]
 800d970:	f000 fb09 	bl	800df86 <USBD_CtlError>
      err++;
 800d974:	7afb      	ldrb	r3, [r7, #11]
 800d976:	3301      	adds	r3, #1
 800d978:	72fb      	strb	r3, [r7, #11]
    break;
 800d97a:	e11e      	b.n	800dbba <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	687a      	ldr	r2, [r7, #4]
 800d986:	7c12      	ldrb	r2, [r2, #16]
 800d988:	f107 0108 	add.w	r1, r7, #8
 800d98c:	4610      	mov	r0, r2
 800d98e:	4798      	blx	r3
 800d990:	60f8      	str	r0, [r7, #12]
    break;
 800d992:	e112      	b.n	800dbba <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	7c1b      	ldrb	r3, [r3, #16]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d10d      	bne.n	800d9b8 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d9a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9a4:	f107 0208 	add.w	r2, r7, #8
 800d9a8:	4610      	mov	r0, r2
 800d9aa:	4798      	blx	r3
 800d9ac:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	3301      	adds	r3, #1
 800d9b2:	2202      	movs	r2, #2
 800d9b4:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800d9b6:	e100      	b.n	800dbba <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d9be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9c0:	f107 0208 	add.w	r2, r7, #8
 800d9c4:	4610      	mov	r0, r2
 800d9c6:	4798      	blx	r3
 800d9c8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	3301      	adds	r3, #1
 800d9ce:	2202      	movs	r2, #2
 800d9d0:	701a      	strb	r2, [r3, #0]
    break;
 800d9d2:	e0f2      	b.n	800dbba <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800d9d4:	683b      	ldr	r3, [r7, #0]
 800d9d6:	885b      	ldrh	r3, [r3, #2]
 800d9d8:	b2db      	uxtb	r3, r3
 800d9da:	2b05      	cmp	r3, #5
 800d9dc:	f200 80ac 	bhi.w	800db38 <USBD_GetDescriptor+0x258>
 800d9e0:	a201      	add	r2, pc, #4	@ (adr r2, 800d9e8 <USBD_GetDescriptor+0x108>)
 800d9e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9e6:	bf00      	nop
 800d9e8:	0800da01 	.word	0x0800da01
 800d9ec:	0800da35 	.word	0x0800da35
 800d9f0:	0800da69 	.word	0x0800da69
 800d9f4:	0800da9d 	.word	0x0800da9d
 800d9f8:	0800dad1 	.word	0x0800dad1
 800d9fc:	0800db05 	.word	0x0800db05
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da06:	685b      	ldr	r3, [r3, #4]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d00b      	beq.n	800da24 <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da12:	685b      	ldr	r3, [r3, #4]
 800da14:	687a      	ldr	r2, [r7, #4]
 800da16:	7c12      	ldrb	r2, [r2, #16]
 800da18:	f107 0108 	add.w	r1, r7, #8
 800da1c:	4610      	mov	r0, r2
 800da1e:	4798      	blx	r3
 800da20:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800da22:	e091      	b.n	800db48 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800da24:	6839      	ldr	r1, [r7, #0]
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	f000 faad 	bl	800df86 <USBD_CtlError>
        err++;
 800da2c:	7afb      	ldrb	r3, [r7, #11]
 800da2e:	3301      	adds	r3, #1
 800da30:	72fb      	strb	r3, [r7, #11]
      break;
 800da32:	e089      	b.n	800db48 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da3a:	689b      	ldr	r3, [r3, #8]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d00b      	beq.n	800da58 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da46:	689b      	ldr	r3, [r3, #8]
 800da48:	687a      	ldr	r2, [r7, #4]
 800da4a:	7c12      	ldrb	r2, [r2, #16]
 800da4c:	f107 0108 	add.w	r1, r7, #8
 800da50:	4610      	mov	r0, r2
 800da52:	4798      	blx	r3
 800da54:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800da56:	e077      	b.n	800db48 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800da58:	6839      	ldr	r1, [r7, #0]
 800da5a:	6878      	ldr	r0, [r7, #4]
 800da5c:	f000 fa93 	bl	800df86 <USBD_CtlError>
        err++;
 800da60:	7afb      	ldrb	r3, [r7, #11]
 800da62:	3301      	adds	r3, #1
 800da64:	72fb      	strb	r3, [r7, #11]
      break;
 800da66:	e06f      	b.n	800db48 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da6e:	68db      	ldr	r3, [r3, #12]
 800da70:	2b00      	cmp	r3, #0
 800da72:	d00b      	beq.n	800da8c <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da7a:	68db      	ldr	r3, [r3, #12]
 800da7c:	687a      	ldr	r2, [r7, #4]
 800da7e:	7c12      	ldrb	r2, [r2, #16]
 800da80:	f107 0108 	add.w	r1, r7, #8
 800da84:	4610      	mov	r0, r2
 800da86:	4798      	blx	r3
 800da88:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800da8a:	e05d      	b.n	800db48 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800da8c:	6839      	ldr	r1, [r7, #0]
 800da8e:	6878      	ldr	r0, [r7, #4]
 800da90:	f000 fa79 	bl	800df86 <USBD_CtlError>
        err++;
 800da94:	7afb      	ldrb	r3, [r7, #11]
 800da96:	3301      	adds	r3, #1
 800da98:	72fb      	strb	r3, [r7, #11]
      break;
 800da9a:	e055      	b.n	800db48 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800daa2:	691b      	ldr	r3, [r3, #16]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d00b      	beq.n	800dac0 <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800daae:	691b      	ldr	r3, [r3, #16]
 800dab0:	687a      	ldr	r2, [r7, #4]
 800dab2:	7c12      	ldrb	r2, [r2, #16]
 800dab4:	f107 0108 	add.w	r1, r7, #8
 800dab8:	4610      	mov	r0, r2
 800daba:	4798      	blx	r3
 800dabc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dabe:	e043      	b.n	800db48 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800dac0:	6839      	ldr	r1, [r7, #0]
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f000 fa5f 	bl	800df86 <USBD_CtlError>
        err++;
 800dac8:	7afb      	ldrb	r3, [r7, #11]
 800daca:	3301      	adds	r3, #1
 800dacc:	72fb      	strb	r3, [r7, #11]
      break;
 800dace:	e03b      	b.n	800db48 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dad6:	695b      	ldr	r3, [r3, #20]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d00b      	beq.n	800daf4 <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dae2:	695b      	ldr	r3, [r3, #20]
 800dae4:	687a      	ldr	r2, [r7, #4]
 800dae6:	7c12      	ldrb	r2, [r2, #16]
 800dae8:	f107 0108 	add.w	r1, r7, #8
 800daec:	4610      	mov	r0, r2
 800daee:	4798      	blx	r3
 800daf0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800daf2:	e029      	b.n	800db48 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800daf4:	6839      	ldr	r1, [r7, #0]
 800daf6:	6878      	ldr	r0, [r7, #4]
 800daf8:	f000 fa45 	bl	800df86 <USBD_CtlError>
        err++;
 800dafc:	7afb      	ldrb	r3, [r7, #11]
 800dafe:	3301      	adds	r3, #1
 800db00:	72fb      	strb	r3, [r7, #11]
      break;
 800db02:	e021      	b.n	800db48 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db0a:	699b      	ldr	r3, [r3, #24]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d00b      	beq.n	800db28 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db16:	699b      	ldr	r3, [r3, #24]
 800db18:	687a      	ldr	r2, [r7, #4]
 800db1a:	7c12      	ldrb	r2, [r2, #16]
 800db1c:	f107 0108 	add.w	r1, r7, #8
 800db20:	4610      	mov	r0, r2
 800db22:	4798      	blx	r3
 800db24:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800db26:	e00f      	b.n	800db48 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800db28:	6839      	ldr	r1, [r7, #0]
 800db2a:	6878      	ldr	r0, [r7, #4]
 800db2c:	f000 fa2b 	bl	800df86 <USBD_CtlError>
        err++;
 800db30:	7afb      	ldrb	r3, [r7, #11]
 800db32:	3301      	adds	r3, #1
 800db34:	72fb      	strb	r3, [r7, #11]
      break;
 800db36:	e007      	b.n	800db48 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800db38:	6839      	ldr	r1, [r7, #0]
 800db3a:	6878      	ldr	r0, [r7, #4]
 800db3c:	f000 fa23 	bl	800df86 <USBD_CtlError>
      err++;
 800db40:	7afb      	ldrb	r3, [r7, #11]
 800db42:	3301      	adds	r3, #1
 800db44:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800db46:	bf00      	nop
    }
    break;
 800db48:	e037      	b.n	800dbba <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	7c1b      	ldrb	r3, [r3, #16]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d109      	bne.n	800db66 <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db5a:	f107 0208 	add.w	r2, r7, #8
 800db5e:	4610      	mov	r0, r2
 800db60:	4798      	blx	r3
 800db62:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800db64:	e029      	b.n	800dbba <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800db66:	6839      	ldr	r1, [r7, #0]
 800db68:	6878      	ldr	r0, [r7, #4]
 800db6a:	f000 fa0c 	bl	800df86 <USBD_CtlError>
      err++;
 800db6e:	7afb      	ldrb	r3, [r7, #11]
 800db70:	3301      	adds	r3, #1
 800db72:	72fb      	strb	r3, [r7, #11]
    break;
 800db74:	e021      	b.n	800dbba <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	7c1b      	ldrb	r3, [r3, #16]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d10d      	bne.n	800db9a <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db86:	f107 0208 	add.w	r2, r7, #8
 800db8a:	4610      	mov	r0, r2
 800db8c:	4798      	blx	r3
 800db8e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	3301      	adds	r3, #1
 800db94:	2207      	movs	r2, #7
 800db96:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800db98:	e00f      	b.n	800dbba <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800db9a:	6839      	ldr	r1, [r7, #0]
 800db9c:	6878      	ldr	r0, [r7, #4]
 800db9e:	f000 f9f2 	bl	800df86 <USBD_CtlError>
      err++;
 800dba2:	7afb      	ldrb	r3, [r7, #11]
 800dba4:	3301      	adds	r3, #1
 800dba6:	72fb      	strb	r3, [r7, #11]
    break;
 800dba8:	e007      	b.n	800dbba <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 800dbaa:	6839      	ldr	r1, [r7, #0]
 800dbac:	6878      	ldr	r0, [r7, #4]
 800dbae:	f000 f9ea 	bl	800df86 <USBD_CtlError>
    err++;
 800dbb2:	7afb      	ldrb	r3, [r7, #11]
 800dbb4:	3301      	adds	r3, #1
 800dbb6:	72fb      	strb	r3, [r7, #11]
    break;
 800dbb8:	bf00      	nop
  }

  if (err != 0U)
 800dbba:	7afb      	ldrb	r3, [r7, #11]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d11e      	bne.n	800dbfe <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800dbc0:	683b      	ldr	r3, [r7, #0]
 800dbc2:	88db      	ldrh	r3, [r3, #6]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d016      	beq.n	800dbf6 <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 800dbc8:	893b      	ldrh	r3, [r7, #8]
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d00e      	beq.n	800dbec <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 800dbce:	683b      	ldr	r3, [r7, #0]
 800dbd0:	88da      	ldrh	r2, [r3, #6]
 800dbd2:	893b      	ldrh	r3, [r7, #8]
 800dbd4:	4293      	cmp	r3, r2
 800dbd6:	bf28      	it	cs
 800dbd8:	4613      	movcs	r3, r2
 800dbda:	b29b      	uxth	r3, r3
 800dbdc:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800dbde:	893b      	ldrh	r3, [r7, #8]
 800dbe0:	461a      	mov	r2, r3
 800dbe2:	68f9      	ldr	r1, [r7, #12]
 800dbe4:	6878      	ldr	r0, [r7, #4]
 800dbe6:	f000 fa3f 	bl	800e068 <USBD_CtlSendData>
 800dbea:	e009      	b.n	800dc00 <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800dbec:	6839      	ldr	r1, [r7, #0]
 800dbee:	6878      	ldr	r0, [r7, #4]
 800dbf0:	f000 f9c9 	bl	800df86 <USBD_CtlError>
 800dbf4:	e004      	b.n	800dc00 <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800dbf6:	6878      	ldr	r0, [r7, #4]
 800dbf8:	f000 fa90 	bl	800e11c <USBD_CtlSendStatus>
 800dbfc:	e000      	b.n	800dc00 <USBD_GetDescriptor+0x320>
    return;
 800dbfe:	bf00      	nop
    }
  }
}
 800dc00:	3710      	adds	r7, #16
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}
 800dc06:	bf00      	nop

0800dc08 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b084      	sub	sp, #16
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	6078      	str	r0, [r7, #4]
 800dc10:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800dc12:	683b      	ldr	r3, [r7, #0]
 800dc14:	889b      	ldrh	r3, [r3, #4]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d130      	bne.n	800dc7c <USBD_SetAddress+0x74>
 800dc1a:	683b      	ldr	r3, [r7, #0]
 800dc1c:	88db      	ldrh	r3, [r3, #6]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d12c      	bne.n	800dc7c <USBD_SetAddress+0x74>
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	885b      	ldrh	r3, [r3, #2]
 800dc26:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc28:	d828      	bhi.n	800dc7c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800dc2a:	683b      	ldr	r3, [r7, #0]
 800dc2c:	885b      	ldrh	r3, [r3, #2]
 800dc2e:	b2db      	uxtb	r3, r3
 800dc30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc34:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc3c:	2b03      	cmp	r3, #3
 800dc3e:	d104      	bne.n	800dc4a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800dc40:	6839      	ldr	r1, [r7, #0]
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f000 f99f 	bl	800df86 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc48:	e01d      	b.n	800dc86 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	7bfa      	ldrb	r2, [r7, #15]
 800dc4e:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800dc52:	7bfb      	ldrb	r3, [r7, #15]
 800dc54:	4619      	mov	r1, r3
 800dc56:	6878      	ldr	r0, [r7, #4]
 800dc58:	f7fe fd48 	bl	800c6ec <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800dc5c:	6878      	ldr	r0, [r7, #4]
 800dc5e:	f000 fa5d 	bl	800e11c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800dc62:	7bfb      	ldrb	r3, [r7, #15]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d004      	beq.n	800dc72 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	2202      	movs	r2, #2
 800dc6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc70:	e009      	b.n	800dc86 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	2201      	movs	r2, #1
 800dc76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc7a:	e004      	b.n	800dc86 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800dc7c:	6839      	ldr	r1, [r7, #0]
 800dc7e:	6878      	ldr	r0, [r7, #4]
 800dc80:	f000 f981 	bl	800df86 <USBD_CtlError>
  }
}
 800dc84:	bf00      	nop
 800dc86:	bf00      	nop
 800dc88:	3710      	adds	r7, #16
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	bd80      	pop	{r7, pc}
	...

0800dc90 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b084      	sub	sp, #16
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	6078      	str	r0, [r7, #4]
 800dc98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dc9a:	2300      	movs	r3, #0
 800dc9c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800dc9e:	683b      	ldr	r3, [r7, #0]
 800dca0:	885b      	ldrh	r3, [r3, #2]
 800dca2:	b2da      	uxtb	r2, r3
 800dca4:	4b4b      	ldr	r3, [pc, #300]	@ (800ddd4 <USBD_SetConfig+0x144>)
 800dca6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800dca8:	4b4a      	ldr	r3, [pc, #296]	@ (800ddd4 <USBD_SetConfig+0x144>)
 800dcaa:	781b      	ldrb	r3, [r3, #0]
 800dcac:	2b01      	cmp	r3, #1
 800dcae:	d905      	bls.n	800dcbc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800dcb0:	6839      	ldr	r1, [r7, #0]
 800dcb2:	6878      	ldr	r0, [r7, #4]
 800dcb4:	f000 f967 	bl	800df86 <USBD_CtlError>
    return USBD_FAIL;
 800dcb8:	2303      	movs	r3, #3
 800dcba:	e087      	b.n	800ddcc <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dcc2:	2b02      	cmp	r3, #2
 800dcc4:	d002      	beq.n	800dccc <USBD_SetConfig+0x3c>
 800dcc6:	2b03      	cmp	r3, #3
 800dcc8:	d025      	beq.n	800dd16 <USBD_SetConfig+0x86>
 800dcca:	e071      	b.n	800ddb0 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800dccc:	4b41      	ldr	r3, [pc, #260]	@ (800ddd4 <USBD_SetConfig+0x144>)
 800dcce:	781b      	ldrb	r3, [r3, #0]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d01c      	beq.n	800dd0e <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800dcd4:	4b3f      	ldr	r3, [pc, #252]	@ (800ddd4 <USBD_SetConfig+0x144>)
 800dcd6:	781b      	ldrb	r3, [r3, #0]
 800dcd8:	461a      	mov	r2, r3
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800dcde:	4b3d      	ldr	r3, [pc, #244]	@ (800ddd4 <USBD_SetConfig+0x144>)
 800dce0:	781b      	ldrb	r3, [r3, #0]
 800dce2:	4619      	mov	r1, r3
 800dce4:	6878      	ldr	r0, [r7, #4]
 800dce6:	f7ff f96d 	bl	800cfc4 <USBD_SetClassConfig>
 800dcea:	4603      	mov	r3, r0
 800dcec:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800dcee:	7bfb      	ldrb	r3, [r7, #15]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d004      	beq.n	800dcfe <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800dcf4:	6839      	ldr	r1, [r7, #0]
 800dcf6:	6878      	ldr	r0, [r7, #4]
 800dcf8:	f000 f945 	bl	800df86 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800dcfc:	e065      	b.n	800ddca <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800dcfe:	6878      	ldr	r0, [r7, #4]
 800dd00:	f000 fa0c 	bl	800e11c <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	2203      	movs	r2, #3
 800dd08:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    break;
 800dd0c:	e05d      	b.n	800ddca <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800dd0e:	6878      	ldr	r0, [r7, #4]
 800dd10:	f000 fa04 	bl	800e11c <USBD_CtlSendStatus>
    break;
 800dd14:	e059      	b.n	800ddca <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800dd16:	4b2f      	ldr	r3, [pc, #188]	@ (800ddd4 <USBD_SetConfig+0x144>)
 800dd18:	781b      	ldrb	r3, [r3, #0]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d112      	bne.n	800dd44 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	2202      	movs	r2, #2
 800dd22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      pdev->dev_config = cfgidx;
 800dd26:	4b2b      	ldr	r3, [pc, #172]	@ (800ddd4 <USBD_SetConfig+0x144>)
 800dd28:	781b      	ldrb	r3, [r3, #0]
 800dd2a:	461a      	mov	r2, r3
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dd30:	4b28      	ldr	r3, [pc, #160]	@ (800ddd4 <USBD_SetConfig+0x144>)
 800dd32:	781b      	ldrb	r3, [r3, #0]
 800dd34:	4619      	mov	r1, r3
 800dd36:	6878      	ldr	r0, [r7, #4]
 800dd38:	f7ff f960 	bl	800cffc <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800dd3c:	6878      	ldr	r0, [r7, #4]
 800dd3e:	f000 f9ed 	bl	800e11c <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800dd42:	e042      	b.n	800ddca <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800dd44:	4b23      	ldr	r3, [pc, #140]	@ (800ddd4 <USBD_SetConfig+0x144>)
 800dd46:	781b      	ldrb	r3, [r3, #0]
 800dd48:	461a      	mov	r2, r3
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	685b      	ldr	r3, [r3, #4]
 800dd4e:	429a      	cmp	r2, r3
 800dd50:	d02a      	beq.n	800dda8 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	685b      	ldr	r3, [r3, #4]
 800dd56:	b2db      	uxtb	r3, r3
 800dd58:	4619      	mov	r1, r3
 800dd5a:	6878      	ldr	r0, [r7, #4]
 800dd5c:	f7ff f94e 	bl	800cffc <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800dd60:	4b1c      	ldr	r3, [pc, #112]	@ (800ddd4 <USBD_SetConfig+0x144>)
 800dd62:	781b      	ldrb	r3, [r3, #0]
 800dd64:	461a      	mov	r2, r3
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800dd6a:	4b1a      	ldr	r3, [pc, #104]	@ (800ddd4 <USBD_SetConfig+0x144>)
 800dd6c:	781b      	ldrb	r3, [r3, #0]
 800dd6e:	4619      	mov	r1, r3
 800dd70:	6878      	ldr	r0, [r7, #4]
 800dd72:	f7ff f927 	bl	800cfc4 <USBD_SetClassConfig>
 800dd76:	4603      	mov	r3, r0
 800dd78:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800dd7a:	7bfb      	ldrb	r3, [r7, #15]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d00f      	beq.n	800dda0 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800dd80:	6839      	ldr	r1, [r7, #0]
 800dd82:	6878      	ldr	r0, [r7, #4]
 800dd84:	f000 f8ff 	bl	800df86 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	685b      	ldr	r3, [r3, #4]
 800dd8c:	b2db      	uxtb	r3, r3
 800dd8e:	4619      	mov	r1, r3
 800dd90:	6878      	ldr	r0, [r7, #4]
 800dd92:	f7ff f933 	bl	800cffc <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	2202      	movs	r2, #2
 800dd9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    break;
 800dd9e:	e014      	b.n	800ddca <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800dda0:	6878      	ldr	r0, [r7, #4]
 800dda2:	f000 f9bb 	bl	800e11c <USBD_CtlSendStatus>
    break;
 800dda6:	e010      	b.n	800ddca <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800dda8:	6878      	ldr	r0, [r7, #4]
 800ddaa:	f000 f9b7 	bl	800e11c <USBD_CtlSendStatus>
    break;
 800ddae:	e00c      	b.n	800ddca <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800ddb0:	6839      	ldr	r1, [r7, #0]
 800ddb2:	6878      	ldr	r0, [r7, #4]
 800ddb4:	f000 f8e7 	bl	800df86 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ddb8:	4b06      	ldr	r3, [pc, #24]	@ (800ddd4 <USBD_SetConfig+0x144>)
 800ddba:	781b      	ldrb	r3, [r3, #0]
 800ddbc:	4619      	mov	r1, r3
 800ddbe:	6878      	ldr	r0, [r7, #4]
 800ddc0:	f7ff f91c 	bl	800cffc <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800ddc4:	2303      	movs	r3, #3
 800ddc6:	73fb      	strb	r3, [r7, #15]
    break;
 800ddc8:	bf00      	nop
  }

  return ret;
 800ddca:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddcc:	4618      	mov	r0, r3
 800ddce:	3710      	adds	r7, #16
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	bd80      	pop	{r7, pc}
 800ddd4:	20016bb8 	.word	0x20016bb8

0800ddd8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ddd8:	b580      	push	{r7, lr}
 800ddda:	b082      	sub	sp, #8
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
 800dde0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800dde2:	683b      	ldr	r3, [r7, #0]
 800dde4:	88db      	ldrh	r3, [r3, #6]
 800dde6:	2b01      	cmp	r3, #1
 800dde8:	d004      	beq.n	800ddf4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ddea:	6839      	ldr	r1, [r7, #0]
 800ddec:	6878      	ldr	r0, [r7, #4]
 800ddee:	f000 f8ca 	bl	800df86 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800ddf2:	e022      	b.n	800de3a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ddfa:	2b02      	cmp	r3, #2
 800ddfc:	dc02      	bgt.n	800de04 <USBD_GetConfig+0x2c>
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	dc03      	bgt.n	800de0a <USBD_GetConfig+0x32>
 800de02:	e015      	b.n	800de30 <USBD_GetConfig+0x58>
 800de04:	2b03      	cmp	r3, #3
 800de06:	d00b      	beq.n	800de20 <USBD_GetConfig+0x48>
 800de08:	e012      	b.n	800de30 <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	2200      	movs	r2, #0
 800de0e:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	3308      	adds	r3, #8
 800de14:	2201      	movs	r2, #1
 800de16:	4619      	mov	r1, r3
 800de18:	6878      	ldr	r0, [r7, #4]
 800de1a:	f000 f925 	bl	800e068 <USBD_CtlSendData>
      break;
 800de1e:	e00c      	b.n	800de3a <USBD_GetConfig+0x62>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	3304      	adds	r3, #4
 800de24:	2201      	movs	r2, #1
 800de26:	4619      	mov	r1, r3
 800de28:	6878      	ldr	r0, [r7, #4]
 800de2a:	f000 f91d 	bl	800e068 <USBD_CtlSendData>
      break;
 800de2e:	e004      	b.n	800de3a <USBD_GetConfig+0x62>
      USBD_CtlError(pdev, req);
 800de30:	6839      	ldr	r1, [r7, #0]
 800de32:	6878      	ldr	r0, [r7, #4]
 800de34:	f000 f8a7 	bl	800df86 <USBD_CtlError>
      break;
 800de38:	bf00      	nop
}
 800de3a:	bf00      	nop
 800de3c:	3708      	adds	r7, #8
 800de3e:	46bd      	mov	sp, r7
 800de40:	bd80      	pop	{r7, pc}

0800de42 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de42:	b580      	push	{r7, lr}
 800de44:	b082      	sub	sp, #8
 800de46:	af00      	add	r7, sp, #0
 800de48:	6078      	str	r0, [r7, #4]
 800de4a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800de52:	3b01      	subs	r3, #1
 800de54:	2b02      	cmp	r3, #2
 800de56:	d81e      	bhi.n	800de96 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800de58:	683b      	ldr	r3, [r7, #0]
 800de5a:	88db      	ldrh	r3, [r3, #6]
 800de5c:	2b02      	cmp	r3, #2
 800de5e:	d004      	beq.n	800de6a <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800de60:	6839      	ldr	r1, [r7, #0]
 800de62:	6878      	ldr	r0, [r7, #4]
 800de64:	f000 f88f 	bl	800df86 <USBD_CtlError>
      break;
 800de68:	e01a      	b.n	800dea0 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	2201      	movs	r2, #1
 800de6e:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800de76:	2b00      	cmp	r3, #0
 800de78:	d005      	beq.n	800de86 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	68db      	ldr	r3, [r3, #12]
 800de7e:	f043 0202 	orr.w	r2, r3, #2
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	330c      	adds	r3, #12
 800de8a:	2202      	movs	r2, #2
 800de8c:	4619      	mov	r1, r3
 800de8e:	6878      	ldr	r0, [r7, #4]
 800de90:	f000 f8ea 	bl	800e068 <USBD_CtlSendData>
    break;
 800de94:	e004      	b.n	800dea0 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800de96:	6839      	ldr	r1, [r7, #0]
 800de98:	6878      	ldr	r0, [r7, #4]
 800de9a:	f000 f874 	bl	800df86 <USBD_CtlError>
    break;
 800de9e:	bf00      	nop
  }
}
 800dea0:	bf00      	nop
 800dea2:	3708      	adds	r7, #8
 800dea4:	46bd      	mov	sp, r7
 800dea6:	bd80      	pop	{r7, pc}

0800dea8 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b082      	sub	sp, #8
 800deac:	af00      	add	r7, sp, #0
 800deae:	6078      	str	r0, [r7, #4]
 800deb0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800deb2:	683b      	ldr	r3, [r7, #0]
 800deb4:	885b      	ldrh	r3, [r3, #2]
 800deb6:	2b01      	cmp	r3, #1
 800deb8:	d106      	bne.n	800dec8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	2201      	movs	r2, #1
 800debe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800dec2:	6878      	ldr	r0, [r7, #4]
 800dec4:	f000 f92a 	bl	800e11c <USBD_CtlSendStatus>
  }
}
 800dec8:	bf00      	nop
 800deca:	3708      	adds	r7, #8
 800decc:	46bd      	mov	sp, r7
 800dece:	bd80      	pop	{r7, pc}

0800ded0 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b082      	sub	sp, #8
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	6078      	str	r0, [r7, #4]
 800ded8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dee0:	3b01      	subs	r3, #1
 800dee2:	2b02      	cmp	r3, #2
 800dee4:	d80b      	bhi.n	800defe <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dee6:	683b      	ldr	r3, [r7, #0]
 800dee8:	885b      	ldrh	r3, [r3, #2]
 800deea:	2b01      	cmp	r3, #1
 800deec:	d10c      	bne.n	800df08 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2200      	movs	r2, #0
 800def2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800def6:	6878      	ldr	r0, [r7, #4]
 800def8:	f000 f910 	bl	800e11c <USBD_CtlSendStatus>
      }
      break;
 800defc:	e004      	b.n	800df08 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800defe:	6839      	ldr	r1, [r7, #0]
 800df00:	6878      	ldr	r0, [r7, #4]
 800df02:	f000 f840 	bl	800df86 <USBD_CtlError>
      break;
 800df06:	e000      	b.n	800df0a <USBD_ClrFeature+0x3a>
      break;
 800df08:	bf00      	nop
  }
}
 800df0a:	bf00      	nop
 800df0c:	3708      	adds	r7, #8
 800df0e:	46bd      	mov	sp, r7
 800df10:	bd80      	pop	{r7, pc}

0800df12 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800df12:	b580      	push	{r7, lr}
 800df14:	b084      	sub	sp, #16
 800df16:	af00      	add	r7, sp, #0
 800df18:	6078      	str	r0, [r7, #4]
 800df1a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800df1c:	683b      	ldr	r3, [r7, #0]
 800df1e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	781a      	ldrb	r2, [r3, #0]
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	3301      	adds	r3, #1
 800df2c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	781a      	ldrb	r2, [r3, #0]
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	3301      	adds	r3, #1
 800df3a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800df3c:	68f8      	ldr	r0, [r7, #12]
 800df3e:	f7ff fa9a 	bl	800d476 <SWAPBYTE>
 800df42:	4603      	mov	r3, r0
 800df44:	461a      	mov	r2, r3
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	3301      	adds	r3, #1
 800df4e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	3301      	adds	r3, #1
 800df54:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800df56:	68f8      	ldr	r0, [r7, #12]
 800df58:	f7ff fa8d 	bl	800d476 <SWAPBYTE>
 800df5c:	4603      	mov	r3, r0
 800df5e:	461a      	mov	r2, r3
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	3301      	adds	r3, #1
 800df68:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	3301      	adds	r3, #1
 800df6e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800df70:	68f8      	ldr	r0, [r7, #12]
 800df72:	f7ff fa80 	bl	800d476 <SWAPBYTE>
 800df76:	4603      	mov	r3, r0
 800df78:	461a      	mov	r2, r3
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	80da      	strh	r2, [r3, #6]
}
 800df7e:	bf00      	nop
 800df80:	3710      	adds	r7, #16
 800df82:	46bd      	mov	sp, r7
 800df84:	bd80      	pop	{r7, pc}

0800df86 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df86:	b580      	push	{r7, lr}
 800df88:	b082      	sub	sp, #8
 800df8a:	af00      	add	r7, sp, #0
 800df8c:	6078      	str	r0, [r7, #4]
 800df8e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800df90:	2180      	movs	r1, #128	@ 0x80
 800df92:	6878      	ldr	r0, [r7, #4]
 800df94:	f7fe fb40 	bl	800c618 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800df98:	2100      	movs	r1, #0
 800df9a:	6878      	ldr	r0, [r7, #4]
 800df9c:	f7fe fb3c 	bl	800c618 <USBD_LL_StallEP>
}
 800dfa0:	bf00      	nop
 800dfa2:	3708      	adds	r7, #8
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	bd80      	pop	{r7, pc}

0800dfa8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b086      	sub	sp, #24
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	60f8      	str	r0, [r7, #12]
 800dfb0:	60b9      	str	r1, [r7, #8]
 800dfb2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d036      	beq.n	800e02c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800dfc2:	6938      	ldr	r0, [r7, #16]
 800dfc4:	f000 f836 	bl	800e034 <USBD_GetLen>
 800dfc8:	4603      	mov	r3, r0
 800dfca:	3301      	adds	r3, #1
 800dfcc:	b29b      	uxth	r3, r3
 800dfce:	005b      	lsls	r3, r3, #1
 800dfd0:	b29a      	uxth	r2, r3
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800dfd6:	7dfb      	ldrb	r3, [r7, #23]
 800dfd8:	68ba      	ldr	r2, [r7, #8]
 800dfda:	4413      	add	r3, r2
 800dfdc:	687a      	ldr	r2, [r7, #4]
 800dfde:	7812      	ldrb	r2, [r2, #0]
 800dfe0:	701a      	strb	r2, [r3, #0]
  idx++;
 800dfe2:	7dfb      	ldrb	r3, [r7, #23]
 800dfe4:	3301      	adds	r3, #1
 800dfe6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800dfe8:	7dfb      	ldrb	r3, [r7, #23]
 800dfea:	68ba      	ldr	r2, [r7, #8]
 800dfec:	4413      	add	r3, r2
 800dfee:	2203      	movs	r2, #3
 800dff0:	701a      	strb	r2, [r3, #0]
  idx++;
 800dff2:	7dfb      	ldrb	r3, [r7, #23]
 800dff4:	3301      	adds	r3, #1
 800dff6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800dff8:	e013      	b.n	800e022 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800dffa:	7dfb      	ldrb	r3, [r7, #23]
 800dffc:	68ba      	ldr	r2, [r7, #8]
 800dffe:	4413      	add	r3, r2
 800e000:	693a      	ldr	r2, [r7, #16]
 800e002:	7812      	ldrb	r2, [r2, #0]
 800e004:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e006:	693b      	ldr	r3, [r7, #16]
 800e008:	3301      	adds	r3, #1
 800e00a:	613b      	str	r3, [r7, #16]
    idx++;
 800e00c:	7dfb      	ldrb	r3, [r7, #23]
 800e00e:	3301      	adds	r3, #1
 800e010:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e012:	7dfb      	ldrb	r3, [r7, #23]
 800e014:	68ba      	ldr	r2, [r7, #8]
 800e016:	4413      	add	r3, r2
 800e018:	2200      	movs	r2, #0
 800e01a:	701a      	strb	r2, [r3, #0]
    idx++;
 800e01c:	7dfb      	ldrb	r3, [r7, #23]
 800e01e:	3301      	adds	r3, #1
 800e020:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e022:	693b      	ldr	r3, [r7, #16]
 800e024:	781b      	ldrb	r3, [r3, #0]
 800e026:	2b00      	cmp	r3, #0
 800e028:	d1e7      	bne.n	800dffa <USBD_GetString+0x52>
 800e02a:	e000      	b.n	800e02e <USBD_GetString+0x86>
    return;
 800e02c:	bf00      	nop
  }
}
 800e02e:	3718      	adds	r7, #24
 800e030:	46bd      	mov	sp, r7
 800e032:	bd80      	pop	{r7, pc}

0800e034 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e034:	b480      	push	{r7}
 800e036:	b085      	sub	sp, #20
 800e038:	af00      	add	r7, sp, #0
 800e03a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e03c:	2300      	movs	r3, #0
 800e03e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e044:	e005      	b.n	800e052 <USBD_GetLen+0x1e>
  {
    len++;
 800e046:	7bfb      	ldrb	r3, [r7, #15]
 800e048:	3301      	adds	r3, #1
 800e04a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e04c:	68bb      	ldr	r3, [r7, #8]
 800e04e:	3301      	adds	r3, #1
 800e050:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e052:	68bb      	ldr	r3, [r7, #8]
 800e054:	781b      	ldrb	r3, [r3, #0]
 800e056:	2b00      	cmp	r3, #0
 800e058:	d1f5      	bne.n	800e046 <USBD_GetLen+0x12>
  }

  return len;
 800e05a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e05c:	4618      	mov	r0, r3
 800e05e:	3714      	adds	r7, #20
 800e060:	46bd      	mov	sp, r7
 800e062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e066:	4770      	bx	lr

0800e068 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e068:	b580      	push	{r7, lr}
 800e06a:	b084      	sub	sp, #16
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	60f8      	str	r0, [r7, #12]
 800e070:	60b9      	str	r1, [r7, #8]
 800e072:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	2202      	movs	r2, #2
 800e078:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	687a      	ldr	r2, [r7, #4]
 800e080:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	687a      	ldr	r2, [r7, #4]
 800e086:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	68ba      	ldr	r2, [r7, #8]
 800e08c:	2100      	movs	r1, #0
 800e08e:	68f8      	ldr	r0, [r7, #12]
 800e090:	f7fe fb4b 	bl	800c72a <USBD_LL_Transmit>

  return USBD_OK;
 800e094:	2300      	movs	r3, #0
}
 800e096:	4618      	mov	r0, r3
 800e098:	3710      	adds	r7, #16
 800e09a:	46bd      	mov	sp, r7
 800e09c:	bd80      	pop	{r7, pc}

0800e09e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e09e:	b580      	push	{r7, lr}
 800e0a0:	b084      	sub	sp, #16
 800e0a2:	af00      	add	r7, sp, #0
 800e0a4:	60f8      	str	r0, [r7, #12]
 800e0a6:	60b9      	str	r1, [r7, #8]
 800e0a8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	68ba      	ldr	r2, [r7, #8]
 800e0ae:	2100      	movs	r1, #0
 800e0b0:	68f8      	ldr	r0, [r7, #12]
 800e0b2:	f7fe fb3a 	bl	800c72a <USBD_LL_Transmit>

  return USBD_OK;
 800e0b6:	2300      	movs	r3, #0
}
 800e0b8:	4618      	mov	r0, r3
 800e0ba:	3710      	adds	r7, #16
 800e0bc:	46bd      	mov	sp, r7
 800e0be:	bd80      	pop	{r7, pc}

0800e0c0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	b084      	sub	sp, #16
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	60f8      	str	r0, [r7, #12]
 800e0c8:	60b9      	str	r1, [r7, #8]
 800e0ca:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	2203      	movs	r2, #3
 800e0d0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	687a      	ldr	r2, [r7, #4]
 800e0d8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
  pdev->ep_out[0].rem_length = len;
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	687a      	ldr	r2, [r7, #4]
 800e0e0:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	68ba      	ldr	r2, [r7, #8]
 800e0e8:	2100      	movs	r1, #0
 800e0ea:	68f8      	ldr	r0, [r7, #12]
 800e0ec:	f7fe fb3e 	bl	800c76c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e0f0:	2300      	movs	r3, #0
}
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	3710      	adds	r7, #16
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	bd80      	pop	{r7, pc}

0800e0fa <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e0fa:	b580      	push	{r7, lr}
 800e0fc:	b084      	sub	sp, #16
 800e0fe:	af00      	add	r7, sp, #0
 800e100:	60f8      	str	r0, [r7, #12]
 800e102:	60b9      	str	r1, [r7, #8]
 800e104:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	68ba      	ldr	r2, [r7, #8]
 800e10a:	2100      	movs	r1, #0
 800e10c:	68f8      	ldr	r0, [r7, #12]
 800e10e:	f7fe fb2d 	bl	800c76c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e112:	2300      	movs	r3, #0
}
 800e114:	4618      	mov	r0, r3
 800e116:	3710      	adds	r7, #16
 800e118:	46bd      	mov	sp, r7
 800e11a:	bd80      	pop	{r7, pc}

0800e11c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b082      	sub	sp, #8
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	2204      	movs	r2, #4
 800e128:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e12c:	2300      	movs	r3, #0
 800e12e:	2200      	movs	r2, #0
 800e130:	2100      	movs	r1, #0
 800e132:	6878      	ldr	r0, [r7, #4]
 800e134:	f7fe faf9 	bl	800c72a <USBD_LL_Transmit>

  return USBD_OK;
 800e138:	2300      	movs	r3, #0
}
 800e13a:	4618      	mov	r0, r3
 800e13c:	3708      	adds	r7, #8
 800e13e:	46bd      	mov	sp, r7
 800e140:	bd80      	pop	{r7, pc}

0800e142 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e142:	b580      	push	{r7, lr}
 800e144:	b082      	sub	sp, #8
 800e146:	af00      	add	r7, sp, #0
 800e148:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	2205      	movs	r2, #5
 800e14e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e152:	2300      	movs	r3, #0
 800e154:	2200      	movs	r2, #0
 800e156:	2100      	movs	r1, #0
 800e158:	6878      	ldr	r0, [r7, #4]
 800e15a:	f7fe fb07 	bl	800c76c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e15e:	2300      	movs	r3, #0
}
 800e160:	4618      	mov	r0, r3
 800e162:	3708      	adds	r7, #8
 800e164:	46bd      	mov	sp, r7
 800e166:	bd80      	pop	{r7, pc}

0800e168 <memset>:
 800e168:	4402      	add	r2, r0
 800e16a:	4603      	mov	r3, r0
 800e16c:	4293      	cmp	r3, r2
 800e16e:	d100      	bne.n	800e172 <memset+0xa>
 800e170:	4770      	bx	lr
 800e172:	f803 1b01 	strb.w	r1, [r3], #1
 800e176:	e7f9      	b.n	800e16c <memset+0x4>

0800e178 <__errno>:
 800e178:	4b01      	ldr	r3, [pc, #4]	@ (800e180 <__errno+0x8>)
 800e17a:	6818      	ldr	r0, [r3, #0]
 800e17c:	4770      	bx	lr
 800e17e:	bf00      	nop
 800e180:	200001f0 	.word	0x200001f0

0800e184 <__libc_init_array>:
 800e184:	b570      	push	{r4, r5, r6, lr}
 800e186:	4d0d      	ldr	r5, [pc, #52]	@ (800e1bc <__libc_init_array+0x38>)
 800e188:	2600      	movs	r6, #0
 800e18a:	4c0d      	ldr	r4, [pc, #52]	@ (800e1c0 <__libc_init_array+0x3c>)
 800e18c:	1b64      	subs	r4, r4, r5
 800e18e:	10a4      	asrs	r4, r4, #2
 800e190:	42a6      	cmp	r6, r4
 800e192:	d109      	bne.n	800e1a8 <__libc_init_array+0x24>
 800e194:	4d0b      	ldr	r5, [pc, #44]	@ (800e1c4 <__libc_init_array+0x40>)
 800e196:	2600      	movs	r6, #0
 800e198:	4c0b      	ldr	r4, [pc, #44]	@ (800e1c8 <__libc_init_array+0x44>)
 800e19a:	f000 ffbb 	bl	800f114 <_init>
 800e19e:	1b64      	subs	r4, r4, r5
 800e1a0:	10a4      	asrs	r4, r4, #2
 800e1a2:	42a6      	cmp	r6, r4
 800e1a4:	d105      	bne.n	800e1b2 <__libc_init_array+0x2e>
 800e1a6:	bd70      	pop	{r4, r5, r6, pc}
 800e1a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1ac:	3601      	adds	r6, #1
 800e1ae:	4798      	blx	r3
 800e1b0:	e7ee      	b.n	800e190 <__libc_init_array+0xc>
 800e1b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1b6:	3601      	adds	r6, #1
 800e1b8:	4798      	blx	r3
 800e1ba:	e7f2      	b.n	800e1a2 <__libc_init_array+0x1e>
 800e1bc:	0800f278 	.word	0x0800f278
 800e1c0:	0800f278 	.word	0x0800f278
 800e1c4:	0800f278 	.word	0x0800f278
 800e1c8:	0800f27c 	.word	0x0800f27c

0800e1cc <pow>:
 800e1cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1ce:	ec55 4b11 	vmov	r4, r5, d1
 800e1d2:	ed2d 8b02 	vpush	{d8}
 800e1d6:	eeb0 8a40 	vmov.f32	s16, s0
 800e1da:	eef0 8a60 	vmov.f32	s17, s1
 800e1de:	f000 f8b7 	bl	800e350 <__ieee754_pow>
 800e1e2:	4622      	mov	r2, r4
 800e1e4:	462b      	mov	r3, r5
 800e1e6:	4620      	mov	r0, r4
 800e1e8:	4629      	mov	r1, r5
 800e1ea:	ec57 6b10 	vmov	r6, r7, d0
 800e1ee:	f7f2 fc99 	bl	8000b24 <__aeabi_dcmpun>
 800e1f2:	2800      	cmp	r0, #0
 800e1f4:	d13b      	bne.n	800e26e <pow+0xa2>
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	ec51 0b18 	vmov	r0, r1, d8
 800e1fe:	f7f2 fc5f 	bl	8000ac0 <__aeabi_dcmpeq>
 800e202:	b1b8      	cbz	r0, 800e234 <pow+0x68>
 800e204:	2200      	movs	r2, #0
 800e206:	2300      	movs	r3, #0
 800e208:	4620      	mov	r0, r4
 800e20a:	4629      	mov	r1, r5
 800e20c:	f7f2 fc58 	bl	8000ac0 <__aeabi_dcmpeq>
 800e210:	2800      	cmp	r0, #0
 800e212:	d146      	bne.n	800e2a2 <pow+0xd6>
 800e214:	ec45 4b10 	vmov	d0, r4, r5
 800e218:	f000 f848 	bl	800e2ac <finite>
 800e21c:	b338      	cbz	r0, 800e26e <pow+0xa2>
 800e21e:	2200      	movs	r2, #0
 800e220:	2300      	movs	r3, #0
 800e222:	4620      	mov	r0, r4
 800e224:	4629      	mov	r1, r5
 800e226:	f7f2 fc55 	bl	8000ad4 <__aeabi_dcmplt>
 800e22a:	b300      	cbz	r0, 800e26e <pow+0xa2>
 800e22c:	f7ff ffa4 	bl	800e178 <__errno>
 800e230:	2322      	movs	r3, #34	@ 0x22
 800e232:	e01b      	b.n	800e26c <pow+0xa0>
 800e234:	ec47 6b10 	vmov	d0, r6, r7
 800e238:	f000 f838 	bl	800e2ac <finite>
 800e23c:	b9e0      	cbnz	r0, 800e278 <pow+0xac>
 800e23e:	eeb0 0a48 	vmov.f32	s0, s16
 800e242:	eef0 0a68 	vmov.f32	s1, s17
 800e246:	f000 f831 	bl	800e2ac <finite>
 800e24a:	b1a8      	cbz	r0, 800e278 <pow+0xac>
 800e24c:	ec45 4b10 	vmov	d0, r4, r5
 800e250:	f000 f82c 	bl	800e2ac <finite>
 800e254:	b180      	cbz	r0, 800e278 <pow+0xac>
 800e256:	4632      	mov	r2, r6
 800e258:	463b      	mov	r3, r7
 800e25a:	4630      	mov	r0, r6
 800e25c:	4639      	mov	r1, r7
 800e25e:	f7f2 fc61 	bl	8000b24 <__aeabi_dcmpun>
 800e262:	2800      	cmp	r0, #0
 800e264:	d0e2      	beq.n	800e22c <pow+0x60>
 800e266:	f7ff ff87 	bl	800e178 <__errno>
 800e26a:	2321      	movs	r3, #33	@ 0x21
 800e26c:	6003      	str	r3, [r0, #0]
 800e26e:	ecbd 8b02 	vpop	{d8}
 800e272:	ec47 6b10 	vmov	d0, r6, r7
 800e276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e278:	2200      	movs	r2, #0
 800e27a:	2300      	movs	r3, #0
 800e27c:	4630      	mov	r0, r6
 800e27e:	4639      	mov	r1, r7
 800e280:	f7f2 fc1e 	bl	8000ac0 <__aeabi_dcmpeq>
 800e284:	2800      	cmp	r0, #0
 800e286:	d0f2      	beq.n	800e26e <pow+0xa2>
 800e288:	eeb0 0a48 	vmov.f32	s0, s16
 800e28c:	eef0 0a68 	vmov.f32	s1, s17
 800e290:	f000 f80c 	bl	800e2ac <finite>
 800e294:	2800      	cmp	r0, #0
 800e296:	d0ea      	beq.n	800e26e <pow+0xa2>
 800e298:	ec45 4b10 	vmov	d0, r4, r5
 800e29c:	f000 f806 	bl	800e2ac <finite>
 800e2a0:	e7c3      	b.n	800e22a <pow+0x5e>
 800e2a2:	2600      	movs	r6, #0
 800e2a4:	4f00      	ldr	r7, [pc, #0]	@ (800e2a8 <pow+0xdc>)
 800e2a6:	e7e2      	b.n	800e26e <pow+0xa2>
 800e2a8:	3ff00000 	.word	0x3ff00000

0800e2ac <finite>:
 800e2ac:	b082      	sub	sp, #8
 800e2ae:	ed8d 0b00 	vstr	d0, [sp]
 800e2b2:	9801      	ldr	r0, [sp, #4]
 800e2b4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800e2b8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800e2bc:	0fc0      	lsrs	r0, r0, #31
 800e2be:	b002      	add	sp, #8
 800e2c0:	4770      	bx	lr
	...

0800e2c4 <round>:
 800e2c4:	ec51 0b10 	vmov	r0, r1, d0
 800e2c8:	b570      	push	{r4, r5, r6, lr}
 800e2ca:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800e2ce:	460b      	mov	r3, r1
 800e2d0:	4605      	mov	r5, r0
 800e2d2:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800e2d6:	2a13      	cmp	r2, #19
 800e2d8:	dc1b      	bgt.n	800e312 <round+0x4e>
 800e2da:	2a00      	cmp	r2, #0
 800e2dc:	da0b      	bge.n	800e2f6 <round+0x32>
 800e2de:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800e2e2:	3201      	adds	r2, #1
 800e2e4:	bf04      	itt	eq
 800e2e6:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800e2ea:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800e2ee:	2200      	movs	r2, #0
 800e2f0:	4619      	mov	r1, r3
 800e2f2:	4610      	mov	r0, r2
 800e2f4:	e015      	b.n	800e322 <round+0x5e>
 800e2f6:	4c15      	ldr	r4, [pc, #84]	@ (800e34c <round+0x88>)
 800e2f8:	4114      	asrs	r4, r2
 800e2fa:	ea04 0601 	and.w	r6, r4, r1
 800e2fe:	4306      	orrs	r6, r0
 800e300:	d00f      	beq.n	800e322 <round+0x5e>
 800e302:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800e306:	fa41 f202 	asr.w	r2, r1, r2
 800e30a:	4413      	add	r3, r2
 800e30c:	ea23 0304 	bic.w	r3, r3, r4
 800e310:	e7ed      	b.n	800e2ee <round+0x2a>
 800e312:	2a33      	cmp	r2, #51	@ 0x33
 800e314:	dd08      	ble.n	800e328 <round+0x64>
 800e316:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800e31a:	d102      	bne.n	800e322 <round+0x5e>
 800e31c:	4602      	mov	r2, r0
 800e31e:	f7f1 ffb1 	bl	8000284 <__adddf3>
 800e322:	ec41 0b10 	vmov	d0, r0, r1
 800e326:	bd70      	pop	{r4, r5, r6, pc}
 800e328:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800e32c:	f04f 34ff 	mov.w	r4, #4294967295
 800e330:	40f4      	lsrs	r4, r6
 800e332:	4204      	tst	r4, r0
 800e334:	d0f5      	beq.n	800e322 <round+0x5e>
 800e336:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800e33a:	2201      	movs	r2, #1
 800e33c:	408a      	lsls	r2, r1
 800e33e:	1952      	adds	r2, r2, r5
 800e340:	bf28      	it	cs
 800e342:	3301      	addcs	r3, #1
 800e344:	ea22 0204 	bic.w	r2, r2, r4
 800e348:	e7d2      	b.n	800e2f0 <round+0x2c>
 800e34a:	bf00      	nop
 800e34c:	000fffff 	.word	0x000fffff

0800e350 <__ieee754_pow>:
 800e350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e354:	b091      	sub	sp, #68	@ 0x44
 800e356:	ed8d 1b00 	vstr	d1, [sp]
 800e35a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800e35e:	ec57 6b10 	vmov	r6, r7, d0
 800e362:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800e366:	ea5a 0001 	orrs.w	r0, sl, r1
 800e36a:	d113      	bne.n	800e394 <__ieee754_pow+0x44>
 800e36c:	19b3      	adds	r3, r6, r6
 800e36e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800e372:	4152      	adcs	r2, r2
 800e374:	4298      	cmp	r0, r3
 800e376:	4b96      	ldr	r3, [pc, #600]	@ (800e5d0 <__ieee754_pow+0x280>)
 800e378:	4193      	sbcs	r3, r2
 800e37a:	f080 84e7 	bcs.w	800ed4c <__ieee754_pow+0x9fc>
 800e37e:	4630      	mov	r0, r6
 800e380:	4639      	mov	r1, r7
 800e382:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e386:	f7f1 ff7d 	bl	8000284 <__adddf3>
 800e38a:	ec41 0b10 	vmov	d0, r0, r1
 800e38e:	b011      	add	sp, #68	@ 0x44
 800e390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e394:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800e398:	4a8e      	ldr	r2, [pc, #568]	@ (800e5d4 <__ieee754_pow+0x284>)
 800e39a:	463d      	mov	r5, r7
 800e39c:	4633      	mov	r3, r6
 800e39e:	4590      	cmp	r8, r2
 800e3a0:	d806      	bhi.n	800e3b0 <__ieee754_pow+0x60>
 800e3a2:	d101      	bne.n	800e3a8 <__ieee754_pow+0x58>
 800e3a4:	2e00      	cmp	r6, #0
 800e3a6:	d1ea      	bne.n	800e37e <__ieee754_pow+0x2e>
 800e3a8:	4592      	cmp	sl, r2
 800e3aa:	d801      	bhi.n	800e3b0 <__ieee754_pow+0x60>
 800e3ac:	d10e      	bne.n	800e3cc <__ieee754_pow+0x7c>
 800e3ae:	b169      	cbz	r1, 800e3cc <__ieee754_pow+0x7c>
 800e3b0:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800e3b4:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800e3b8:	431d      	orrs	r5, r3
 800e3ba:	d1e0      	bne.n	800e37e <__ieee754_pow+0x2e>
 800e3bc:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e3c0:	18db      	adds	r3, r3, r3
 800e3c2:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800e3c6:	4152      	adcs	r2, r2
 800e3c8:	429d      	cmp	r5, r3
 800e3ca:	e7d4      	b.n	800e376 <__ieee754_pow+0x26>
 800e3cc:	2d00      	cmp	r5, #0
 800e3ce:	46c3      	mov	fp, r8
 800e3d0:	da3a      	bge.n	800e448 <__ieee754_pow+0xf8>
 800e3d2:	4a81      	ldr	r2, [pc, #516]	@ (800e5d8 <__ieee754_pow+0x288>)
 800e3d4:	4592      	cmp	sl, r2
 800e3d6:	d84d      	bhi.n	800e474 <__ieee754_pow+0x124>
 800e3d8:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800e3dc:	4592      	cmp	sl, r2
 800e3de:	f240 84c4 	bls.w	800ed6a <__ieee754_pow+0xa1a>
 800e3e2:	ea4f 522a 	mov.w	r2, sl, asr #20
 800e3e6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800e3ea:	2a14      	cmp	r2, #20
 800e3ec:	dd0f      	ble.n	800e40e <__ieee754_pow+0xbe>
 800e3ee:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800e3f2:	fa21 f402 	lsr.w	r4, r1, r2
 800e3f6:	fa04 f202 	lsl.w	r2, r4, r2
 800e3fa:	428a      	cmp	r2, r1
 800e3fc:	f040 84b5 	bne.w	800ed6a <__ieee754_pow+0xa1a>
 800e400:	f004 0401 	and.w	r4, r4, #1
 800e404:	f1c4 0402 	rsb	r4, r4, #2
 800e408:	2900      	cmp	r1, #0
 800e40a:	d158      	bne.n	800e4be <__ieee754_pow+0x16e>
 800e40c:	e00e      	b.n	800e42c <__ieee754_pow+0xdc>
 800e40e:	2900      	cmp	r1, #0
 800e410:	d154      	bne.n	800e4bc <__ieee754_pow+0x16c>
 800e412:	f1c2 0214 	rsb	r2, r2, #20
 800e416:	fa4a f402 	asr.w	r4, sl, r2
 800e41a:	fa04 f202 	lsl.w	r2, r4, r2
 800e41e:	4552      	cmp	r2, sl
 800e420:	f040 84a0 	bne.w	800ed64 <__ieee754_pow+0xa14>
 800e424:	f004 0401 	and.w	r4, r4, #1
 800e428:	f1c4 0402 	rsb	r4, r4, #2
 800e42c:	4a6b      	ldr	r2, [pc, #428]	@ (800e5dc <__ieee754_pow+0x28c>)
 800e42e:	4592      	cmp	sl, r2
 800e430:	d12e      	bne.n	800e490 <__ieee754_pow+0x140>
 800e432:	f1b9 0f00 	cmp.w	r9, #0
 800e436:	f280 8491 	bge.w	800ed5c <__ieee754_pow+0xa0c>
 800e43a:	4632      	mov	r2, r6
 800e43c:	463b      	mov	r3, r7
 800e43e:	2000      	movs	r0, #0
 800e440:	4966      	ldr	r1, [pc, #408]	@ (800e5dc <__ieee754_pow+0x28c>)
 800e442:	f7f2 f9ff 	bl	8000844 <__aeabi_ddiv>
 800e446:	e7a0      	b.n	800e38a <__ieee754_pow+0x3a>
 800e448:	2400      	movs	r4, #0
 800e44a:	bbc1      	cbnz	r1, 800e4be <__ieee754_pow+0x16e>
 800e44c:	4a61      	ldr	r2, [pc, #388]	@ (800e5d4 <__ieee754_pow+0x284>)
 800e44e:	4592      	cmp	sl, r2
 800e450:	d1ec      	bne.n	800e42c <__ieee754_pow+0xdc>
 800e452:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800e456:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800e45a:	431a      	orrs	r2, r3
 800e45c:	f000 8476 	beq.w	800ed4c <__ieee754_pow+0x9fc>
 800e460:	4b5f      	ldr	r3, [pc, #380]	@ (800e5e0 <__ieee754_pow+0x290>)
 800e462:	4598      	cmp	r8, r3
 800e464:	d908      	bls.n	800e478 <__ieee754_pow+0x128>
 800e466:	f1b9 0f00 	cmp.w	r9, #0
 800e46a:	f2c0 8473 	blt.w	800ed54 <__ieee754_pow+0xa04>
 800e46e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e472:	e78a      	b.n	800e38a <__ieee754_pow+0x3a>
 800e474:	2402      	movs	r4, #2
 800e476:	e7e8      	b.n	800e44a <__ieee754_pow+0xfa>
 800e478:	f1b9 0f00 	cmp.w	r9, #0
 800e47c:	f04f 0000 	mov.w	r0, #0
 800e480:	f04f 0100 	mov.w	r1, #0
 800e484:	da81      	bge.n	800e38a <__ieee754_pow+0x3a>
 800e486:	e9dd 0300 	ldrd	r0, r3, [sp]
 800e48a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800e48e:	e77c      	b.n	800e38a <__ieee754_pow+0x3a>
 800e490:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800e494:	d106      	bne.n	800e4a4 <__ieee754_pow+0x154>
 800e496:	4632      	mov	r2, r6
 800e498:	463b      	mov	r3, r7
 800e49a:	4630      	mov	r0, r6
 800e49c:	4639      	mov	r1, r7
 800e49e:	f7f2 f8a7 	bl	80005f0 <__aeabi_dmul>
 800e4a2:	e772      	b.n	800e38a <__ieee754_pow+0x3a>
 800e4a4:	4a4f      	ldr	r2, [pc, #316]	@ (800e5e4 <__ieee754_pow+0x294>)
 800e4a6:	4591      	cmp	r9, r2
 800e4a8:	d109      	bne.n	800e4be <__ieee754_pow+0x16e>
 800e4aa:	2d00      	cmp	r5, #0
 800e4ac:	db07      	blt.n	800e4be <__ieee754_pow+0x16e>
 800e4ae:	ec47 6b10 	vmov	d0, r6, r7
 800e4b2:	b011      	add	sp, #68	@ 0x44
 800e4b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4b8:	f000 bd4e 	b.w	800ef58 <__ieee754_sqrt>
 800e4bc:	2400      	movs	r4, #0
 800e4be:	9302      	str	r3, [sp, #8]
 800e4c0:	ec47 6b10 	vmov	d0, r6, r7
 800e4c4:	f000 fc84 	bl	800edd0 <fabs>
 800e4c8:	9b02      	ldr	r3, [sp, #8]
 800e4ca:	ec51 0b10 	vmov	r0, r1, d0
 800e4ce:	bb53      	cbnz	r3, 800e526 <__ieee754_pow+0x1d6>
 800e4d0:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800e4d4:	4b41      	ldr	r3, [pc, #260]	@ (800e5dc <__ieee754_pow+0x28c>)
 800e4d6:	429a      	cmp	r2, r3
 800e4d8:	d002      	beq.n	800e4e0 <__ieee754_pow+0x190>
 800e4da:	f1b8 0f00 	cmp.w	r8, #0
 800e4de:	d122      	bne.n	800e526 <__ieee754_pow+0x1d6>
 800e4e0:	f1b9 0f00 	cmp.w	r9, #0
 800e4e4:	da05      	bge.n	800e4f2 <__ieee754_pow+0x1a2>
 800e4e6:	4602      	mov	r2, r0
 800e4e8:	460b      	mov	r3, r1
 800e4ea:	2000      	movs	r0, #0
 800e4ec:	493b      	ldr	r1, [pc, #236]	@ (800e5dc <__ieee754_pow+0x28c>)
 800e4ee:	f7f2 f9a9 	bl	8000844 <__aeabi_ddiv>
 800e4f2:	2d00      	cmp	r5, #0
 800e4f4:	f6bf af49 	bge.w	800e38a <__ieee754_pow+0x3a>
 800e4f8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800e4fc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800e500:	ea58 0804 	orrs.w	r8, r8, r4
 800e504:	d108      	bne.n	800e518 <__ieee754_pow+0x1c8>
 800e506:	4602      	mov	r2, r0
 800e508:	460b      	mov	r3, r1
 800e50a:	4610      	mov	r0, r2
 800e50c:	4619      	mov	r1, r3
 800e50e:	f7f1 feb7 	bl	8000280 <__aeabi_dsub>
 800e512:	4602      	mov	r2, r0
 800e514:	460b      	mov	r3, r1
 800e516:	e794      	b.n	800e442 <__ieee754_pow+0xf2>
 800e518:	2c01      	cmp	r4, #1
 800e51a:	f47f af36 	bne.w	800e38a <__ieee754_pow+0x3a>
 800e51e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e522:	4619      	mov	r1, r3
 800e524:	e731      	b.n	800e38a <__ieee754_pow+0x3a>
 800e526:	0feb      	lsrs	r3, r5, #31
 800e528:	3b01      	subs	r3, #1
 800e52a:	ea53 0204 	orrs.w	r2, r3, r4
 800e52e:	d102      	bne.n	800e536 <__ieee754_pow+0x1e6>
 800e530:	4632      	mov	r2, r6
 800e532:	463b      	mov	r3, r7
 800e534:	e7e9      	b.n	800e50a <__ieee754_pow+0x1ba>
 800e536:	3c01      	subs	r4, #1
 800e538:	431c      	orrs	r4, r3
 800e53a:	d016      	beq.n	800e56a <__ieee754_pow+0x21a>
 800e53c:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 800e5c0 <__ieee754_pow+0x270>
 800e540:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800e544:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e548:	f240 810e 	bls.w	800e768 <__ieee754_pow+0x418>
 800e54c:	4b26      	ldr	r3, [pc, #152]	@ (800e5e8 <__ieee754_pow+0x298>)
 800e54e:	459a      	cmp	sl, r3
 800e550:	4b23      	ldr	r3, [pc, #140]	@ (800e5e0 <__ieee754_pow+0x290>)
 800e552:	d916      	bls.n	800e582 <__ieee754_pow+0x232>
 800e554:	4598      	cmp	r8, r3
 800e556:	d80b      	bhi.n	800e570 <__ieee754_pow+0x220>
 800e558:	f1b9 0f00 	cmp.w	r9, #0
 800e55c:	da0b      	bge.n	800e576 <__ieee754_pow+0x226>
 800e55e:	2000      	movs	r0, #0
 800e560:	b011      	add	sp, #68	@ 0x44
 800e562:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e566:	f000 bcef 	b.w	800ef48 <__math_oflow>
 800e56a:	ed9f 7b17 	vldr	d7, [pc, #92]	@ 800e5c8 <__ieee754_pow+0x278>
 800e56e:	e7e7      	b.n	800e540 <__ieee754_pow+0x1f0>
 800e570:	f1b9 0f00 	cmp.w	r9, #0
 800e574:	dcf3      	bgt.n	800e55e <__ieee754_pow+0x20e>
 800e576:	2000      	movs	r0, #0
 800e578:	b011      	add	sp, #68	@ 0x44
 800e57a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e57e:	f000 bcdb 	b.w	800ef38 <__math_uflow>
 800e582:	4598      	cmp	r8, r3
 800e584:	d20c      	bcs.n	800e5a0 <__ieee754_pow+0x250>
 800e586:	2200      	movs	r2, #0
 800e588:	2300      	movs	r3, #0
 800e58a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e58e:	f7f2 faa1 	bl	8000ad4 <__aeabi_dcmplt>
 800e592:	3800      	subs	r0, #0
 800e594:	bf18      	it	ne
 800e596:	2001      	movne	r0, #1
 800e598:	f1b9 0f00 	cmp.w	r9, #0
 800e59c:	daec      	bge.n	800e578 <__ieee754_pow+0x228>
 800e59e:	e7df      	b.n	800e560 <__ieee754_pow+0x210>
 800e5a0:	4b0e      	ldr	r3, [pc, #56]	@ (800e5dc <__ieee754_pow+0x28c>)
 800e5a2:	2200      	movs	r2, #0
 800e5a4:	4598      	cmp	r8, r3
 800e5a6:	d921      	bls.n	800e5ec <__ieee754_pow+0x29c>
 800e5a8:	2300      	movs	r3, #0
 800e5aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e5ae:	f7f2 fa91 	bl	8000ad4 <__aeabi_dcmplt>
 800e5b2:	3800      	subs	r0, #0
 800e5b4:	bf18      	it	ne
 800e5b6:	2001      	movne	r0, #1
 800e5b8:	f1b9 0f00 	cmp.w	r9, #0
 800e5bc:	dcd0      	bgt.n	800e560 <__ieee754_pow+0x210>
 800e5be:	e7db      	b.n	800e578 <__ieee754_pow+0x228>
 800e5c0:	00000000 	.word	0x00000000
 800e5c4:	3ff00000 	.word	0x3ff00000
 800e5c8:	00000000 	.word	0x00000000
 800e5cc:	bff00000 	.word	0xbff00000
 800e5d0:	fff00000 	.word	0xfff00000
 800e5d4:	7ff00000 	.word	0x7ff00000
 800e5d8:	433fffff 	.word	0x433fffff
 800e5dc:	3ff00000 	.word	0x3ff00000
 800e5e0:	3fefffff 	.word	0x3fefffff
 800e5e4:	3fe00000 	.word	0x3fe00000
 800e5e8:	43f00000 	.word	0x43f00000
 800e5ec:	4b5a      	ldr	r3, [pc, #360]	@ (800e758 <__ieee754_pow+0x408>)
 800e5ee:	f7f1 fe47 	bl	8000280 <__aeabi_dsub>
 800e5f2:	4604      	mov	r4, r0
 800e5f4:	460d      	mov	r5, r1
 800e5f6:	a350      	add	r3, pc, #320	@ (adr r3, 800e738 <__ieee754_pow+0x3e8>)
 800e5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5fc:	f7f1 fff8 	bl	80005f0 <__aeabi_dmul>
 800e600:	4606      	mov	r6, r0
 800e602:	460f      	mov	r7, r1
 800e604:	4620      	mov	r0, r4
 800e606:	4629      	mov	r1, r5
 800e608:	a34d      	add	r3, pc, #308	@ (adr r3, 800e740 <__ieee754_pow+0x3f0>)
 800e60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e60e:	f7f1 ffef 	bl	80005f0 <__aeabi_dmul>
 800e612:	2200      	movs	r2, #0
 800e614:	4682      	mov	sl, r0
 800e616:	468b      	mov	fp, r1
 800e618:	4b50      	ldr	r3, [pc, #320]	@ (800e75c <__ieee754_pow+0x40c>)
 800e61a:	4620      	mov	r0, r4
 800e61c:	4629      	mov	r1, r5
 800e61e:	f7f1 ffe7 	bl	80005f0 <__aeabi_dmul>
 800e622:	4602      	mov	r2, r0
 800e624:	460b      	mov	r3, r1
 800e626:	a148      	add	r1, pc, #288	@ (adr r1, 800e748 <__ieee754_pow+0x3f8>)
 800e628:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e62c:	f7f1 fe28 	bl	8000280 <__aeabi_dsub>
 800e630:	4622      	mov	r2, r4
 800e632:	462b      	mov	r3, r5
 800e634:	f7f1 ffdc 	bl	80005f0 <__aeabi_dmul>
 800e638:	4602      	mov	r2, r0
 800e63a:	460b      	mov	r3, r1
 800e63c:	2000      	movs	r0, #0
 800e63e:	4948      	ldr	r1, [pc, #288]	@ (800e760 <__ieee754_pow+0x410>)
 800e640:	f7f1 fe1e 	bl	8000280 <__aeabi_dsub>
 800e644:	4680      	mov	r8, r0
 800e646:	4689      	mov	r9, r1
 800e648:	4622      	mov	r2, r4
 800e64a:	462b      	mov	r3, r5
 800e64c:	4620      	mov	r0, r4
 800e64e:	4629      	mov	r1, r5
 800e650:	2400      	movs	r4, #0
 800e652:	f7f1 ffcd 	bl	80005f0 <__aeabi_dmul>
 800e656:	4602      	mov	r2, r0
 800e658:	460b      	mov	r3, r1
 800e65a:	4640      	mov	r0, r8
 800e65c:	4649      	mov	r1, r9
 800e65e:	f7f1 ffc7 	bl	80005f0 <__aeabi_dmul>
 800e662:	a33b      	add	r3, pc, #236	@ (adr r3, 800e750 <__ieee754_pow+0x400>)
 800e664:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e668:	f7f1 ffc2 	bl	80005f0 <__aeabi_dmul>
 800e66c:	4602      	mov	r2, r0
 800e66e:	460b      	mov	r3, r1
 800e670:	4650      	mov	r0, sl
 800e672:	4659      	mov	r1, fp
 800e674:	f7f1 fe04 	bl	8000280 <__aeabi_dsub>
 800e678:	4602      	mov	r2, r0
 800e67a:	460b      	mov	r3, r1
 800e67c:	4680      	mov	r8, r0
 800e67e:	4689      	mov	r9, r1
 800e680:	4630      	mov	r0, r6
 800e682:	4639      	mov	r1, r7
 800e684:	f7f1 fdfe 	bl	8000284 <__adddf3>
 800e688:	4632      	mov	r2, r6
 800e68a:	463b      	mov	r3, r7
 800e68c:	4620      	mov	r0, r4
 800e68e:	460d      	mov	r5, r1
 800e690:	f7f1 fdf6 	bl	8000280 <__aeabi_dsub>
 800e694:	4602      	mov	r2, r0
 800e696:	460b      	mov	r3, r1
 800e698:	4640      	mov	r0, r8
 800e69a:	4649      	mov	r1, r9
 800e69c:	f7f1 fdf0 	bl	8000280 <__aeabi_dsub>
 800e6a0:	4606      	mov	r6, r0
 800e6a2:	460f      	mov	r7, r1
 800e6a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e6a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e6ac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	9304      	str	r3, [sp, #16]
 800e6b4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800e6b8:	4652      	mov	r2, sl
 800e6ba:	465b      	mov	r3, fp
 800e6bc:	f7f1 fde0 	bl	8000280 <__aeabi_dsub>
 800e6c0:	4622      	mov	r2, r4
 800e6c2:	462b      	mov	r3, r5
 800e6c4:	f7f1 ff94 	bl	80005f0 <__aeabi_dmul>
 800e6c8:	4680      	mov	r8, r0
 800e6ca:	4689      	mov	r9, r1
 800e6cc:	4630      	mov	r0, r6
 800e6ce:	4639      	mov	r1, r7
 800e6d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e6d4:	f7f1 ff8c 	bl	80005f0 <__aeabi_dmul>
 800e6d8:	4602      	mov	r2, r0
 800e6da:	460b      	mov	r3, r1
 800e6dc:	4640      	mov	r0, r8
 800e6de:	4649      	mov	r1, r9
 800e6e0:	f7f1 fdd0 	bl	8000284 <__adddf3>
 800e6e4:	4606      	mov	r6, r0
 800e6e6:	460f      	mov	r7, r1
 800e6e8:	4652      	mov	r2, sl
 800e6ea:	465b      	mov	r3, fp
 800e6ec:	4620      	mov	r0, r4
 800e6ee:	4629      	mov	r1, r5
 800e6f0:	f7f1 ff7e 	bl	80005f0 <__aeabi_dmul>
 800e6f4:	460b      	mov	r3, r1
 800e6f6:	4602      	mov	r2, r0
 800e6f8:	4680      	mov	r8, r0
 800e6fa:	4689      	mov	r9, r1
 800e6fc:	4630      	mov	r0, r6
 800e6fe:	4639      	mov	r1, r7
 800e700:	f7f1 fdc0 	bl	8000284 <__adddf3>
 800e704:	4b17      	ldr	r3, [pc, #92]	@ (800e764 <__ieee754_pow+0x414>)
 800e706:	4604      	mov	r4, r0
 800e708:	460d      	mov	r5, r1
 800e70a:	4299      	cmp	r1, r3
 800e70c:	468a      	mov	sl, r1
 800e70e:	468b      	mov	fp, r1
 800e710:	f340 82f0 	ble.w	800ecf4 <__ieee754_pow+0x9a4>
 800e714:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800e718:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800e71c:	4303      	orrs	r3, r0
 800e71e:	f000 81e8 	beq.w	800eaf2 <__ieee754_pow+0x7a2>
 800e722:	2200      	movs	r2, #0
 800e724:	2300      	movs	r3, #0
 800e726:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e72a:	f7f2 f9d3 	bl	8000ad4 <__aeabi_dcmplt>
 800e72e:	3800      	subs	r0, #0
 800e730:	bf18      	it	ne
 800e732:	2001      	movne	r0, #1
 800e734:	e714      	b.n	800e560 <__ieee754_pow+0x210>
 800e736:	bf00      	nop
 800e738:	60000000 	.word	0x60000000
 800e73c:	3ff71547 	.word	0x3ff71547
 800e740:	f85ddf44 	.word	0xf85ddf44
 800e744:	3e54ae0b 	.word	0x3e54ae0b
 800e748:	55555555 	.word	0x55555555
 800e74c:	3fd55555 	.word	0x3fd55555
 800e750:	652b82fe 	.word	0x652b82fe
 800e754:	3ff71547 	.word	0x3ff71547
 800e758:	3ff00000 	.word	0x3ff00000
 800e75c:	3fd00000 	.word	0x3fd00000
 800e760:	3fe00000 	.word	0x3fe00000
 800e764:	408fffff 	.word	0x408fffff
 800e768:	4bd5      	ldr	r3, [pc, #852]	@ (800eac0 <__ieee754_pow+0x770>)
 800e76a:	2200      	movs	r2, #0
 800e76c:	402b      	ands	r3, r5
 800e76e:	b92b      	cbnz	r3, 800e77c <__ieee754_pow+0x42c>
 800e770:	4bd4      	ldr	r3, [pc, #848]	@ (800eac4 <__ieee754_pow+0x774>)
 800e772:	f7f1 ff3d 	bl	80005f0 <__aeabi_dmul>
 800e776:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800e77a:	468b      	mov	fp, r1
 800e77c:	ea4f 532b 	mov.w	r3, fp, asr #20
 800e780:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800e784:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800e788:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800e78c:	4413      	add	r3, r2
 800e78e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e792:	930a      	str	r3, [sp, #40]	@ 0x28
 800e794:	4bcc      	ldr	r3, [pc, #816]	@ (800eac8 <__ieee754_pow+0x778>)
 800e796:	459b      	cmp	fp, r3
 800e798:	dd08      	ble.n	800e7ac <__ieee754_pow+0x45c>
 800e79a:	4bcc      	ldr	r3, [pc, #816]	@ (800eacc <__ieee754_pow+0x77c>)
 800e79c:	459b      	cmp	fp, r3
 800e79e:	f340 81a5 	ble.w	800eaec <__ieee754_pow+0x79c>
 800e7a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e7a4:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800e7a8:	3301      	adds	r3, #1
 800e7aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800e7ac:	f04f 0a00 	mov.w	sl, #0
 800e7b0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800e7b4:	4629      	mov	r1, r5
 800e7b6:	106d      	asrs	r5, r5, #1
 800e7b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e7ba:	4bc5      	ldr	r3, [pc, #788]	@ (800ead0 <__ieee754_pow+0x780>)
 800e7bc:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800e7c0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e7c4:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800e7c8:	ed93 7b00 	vldr	d7, [r3]
 800e7cc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e7d0:	ec53 2b17 	vmov	r2, r3, d7
 800e7d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e7d8:	f7f1 fd52 	bl	8000280 <__aeabi_dsub>
 800e7dc:	4606      	mov	r6, r0
 800e7de:	460f      	mov	r7, r1
 800e7e0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e7e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e7e8:	f7f1 fd4c 	bl	8000284 <__adddf3>
 800e7ec:	4602      	mov	r2, r0
 800e7ee:	460b      	mov	r3, r1
 800e7f0:	2000      	movs	r0, #0
 800e7f2:	49b8      	ldr	r1, [pc, #736]	@ (800ead4 <__ieee754_pow+0x784>)
 800e7f4:	f7f2 f826 	bl	8000844 <__aeabi_ddiv>
 800e7f8:	4602      	mov	r2, r0
 800e7fa:	460b      	mov	r3, r1
 800e7fc:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800e800:	4630      	mov	r0, r6
 800e802:	4639      	mov	r1, r7
 800e804:	f7f1 fef4 	bl	80005f0 <__aeabi_dmul>
 800e808:	2200      	movs	r2, #0
 800e80a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800e80e:	4614      	mov	r4, r2
 800e810:	461d      	mov	r5, r3
 800e812:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e816:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800e81a:	f04f 0b00 	mov.w	fp, #0
 800e81e:	4661      	mov	r1, ip
 800e820:	46e1      	mov	r9, ip
 800e822:	4658      	mov	r0, fp
 800e824:	46d8      	mov	r8, fp
 800e826:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800e82a:	f7f1 fee1 	bl	80005f0 <__aeabi_dmul>
 800e82e:	4602      	mov	r2, r0
 800e830:	460b      	mov	r3, r1
 800e832:	4630      	mov	r0, r6
 800e834:	4639      	mov	r1, r7
 800e836:	f7f1 fd23 	bl	8000280 <__aeabi_dsub>
 800e83a:	4606      	mov	r6, r0
 800e83c:	460f      	mov	r7, r1
 800e83e:	4620      	mov	r0, r4
 800e840:	4629      	mov	r1, r5
 800e842:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e846:	f7f1 fd1b 	bl	8000280 <__aeabi_dsub>
 800e84a:	4602      	mov	r2, r0
 800e84c:	460b      	mov	r3, r1
 800e84e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e852:	f7f1 fd15 	bl	8000280 <__aeabi_dsub>
 800e856:	465a      	mov	r2, fp
 800e858:	464b      	mov	r3, r9
 800e85a:	f7f1 fec9 	bl	80005f0 <__aeabi_dmul>
 800e85e:	4602      	mov	r2, r0
 800e860:	460b      	mov	r3, r1
 800e862:	4630      	mov	r0, r6
 800e864:	4639      	mov	r1, r7
 800e866:	f7f1 fd0b 	bl	8000280 <__aeabi_dsub>
 800e86a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e86e:	f7f1 febf 	bl	80005f0 <__aeabi_dmul>
 800e872:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e876:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e87a:	4610      	mov	r0, r2
 800e87c:	4619      	mov	r1, r3
 800e87e:	f7f1 feb7 	bl	80005f0 <__aeabi_dmul>
 800e882:	4604      	mov	r4, r0
 800e884:	460d      	mov	r5, r1
 800e886:	a37c      	add	r3, pc, #496	@ (adr r3, 800ea78 <__ieee754_pow+0x728>)
 800e888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e88c:	f7f1 feb0 	bl	80005f0 <__aeabi_dmul>
 800e890:	a37b      	add	r3, pc, #492	@ (adr r3, 800ea80 <__ieee754_pow+0x730>)
 800e892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e896:	f7f1 fcf5 	bl	8000284 <__adddf3>
 800e89a:	4622      	mov	r2, r4
 800e89c:	462b      	mov	r3, r5
 800e89e:	f7f1 fea7 	bl	80005f0 <__aeabi_dmul>
 800e8a2:	a379      	add	r3, pc, #484	@ (adr r3, 800ea88 <__ieee754_pow+0x738>)
 800e8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8a8:	f7f1 fcec 	bl	8000284 <__adddf3>
 800e8ac:	4622      	mov	r2, r4
 800e8ae:	462b      	mov	r3, r5
 800e8b0:	f7f1 fe9e 	bl	80005f0 <__aeabi_dmul>
 800e8b4:	a376      	add	r3, pc, #472	@ (adr r3, 800ea90 <__ieee754_pow+0x740>)
 800e8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8ba:	f7f1 fce3 	bl	8000284 <__adddf3>
 800e8be:	4622      	mov	r2, r4
 800e8c0:	462b      	mov	r3, r5
 800e8c2:	f7f1 fe95 	bl	80005f0 <__aeabi_dmul>
 800e8c6:	a374      	add	r3, pc, #464	@ (adr r3, 800ea98 <__ieee754_pow+0x748>)
 800e8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8cc:	f7f1 fcda 	bl	8000284 <__adddf3>
 800e8d0:	4622      	mov	r2, r4
 800e8d2:	462b      	mov	r3, r5
 800e8d4:	f7f1 fe8c 	bl	80005f0 <__aeabi_dmul>
 800e8d8:	a371      	add	r3, pc, #452	@ (adr r3, 800eaa0 <__ieee754_pow+0x750>)
 800e8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8de:	f7f1 fcd1 	bl	8000284 <__adddf3>
 800e8e2:	4606      	mov	r6, r0
 800e8e4:	460f      	mov	r7, r1
 800e8e6:	4622      	mov	r2, r4
 800e8e8:	462b      	mov	r3, r5
 800e8ea:	4620      	mov	r0, r4
 800e8ec:	4629      	mov	r1, r5
 800e8ee:	f7f1 fe7f 	bl	80005f0 <__aeabi_dmul>
 800e8f2:	4602      	mov	r2, r0
 800e8f4:	460b      	mov	r3, r1
 800e8f6:	4630      	mov	r0, r6
 800e8f8:	4639      	mov	r1, r7
 800e8fa:	f7f1 fe79 	bl	80005f0 <__aeabi_dmul>
 800e8fe:	465a      	mov	r2, fp
 800e900:	4604      	mov	r4, r0
 800e902:	460d      	mov	r5, r1
 800e904:	464b      	mov	r3, r9
 800e906:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e90a:	f7f1 fcbb 	bl	8000284 <__adddf3>
 800e90e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e912:	f7f1 fe6d 	bl	80005f0 <__aeabi_dmul>
 800e916:	4622      	mov	r2, r4
 800e918:	462b      	mov	r3, r5
 800e91a:	f7f1 fcb3 	bl	8000284 <__adddf3>
 800e91e:	465a      	mov	r2, fp
 800e920:	464b      	mov	r3, r9
 800e922:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e926:	4658      	mov	r0, fp
 800e928:	4649      	mov	r1, r9
 800e92a:	f7f1 fe61 	bl	80005f0 <__aeabi_dmul>
 800e92e:	2200      	movs	r2, #0
 800e930:	4b69      	ldr	r3, [pc, #420]	@ (800ead8 <__ieee754_pow+0x788>)
 800e932:	4606      	mov	r6, r0
 800e934:	460f      	mov	r7, r1
 800e936:	f7f1 fca5 	bl	8000284 <__adddf3>
 800e93a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e93e:	f7f1 fca1 	bl	8000284 <__adddf3>
 800e942:	460d      	mov	r5, r1
 800e944:	460b      	mov	r3, r1
 800e946:	4640      	mov	r0, r8
 800e948:	4649      	mov	r1, r9
 800e94a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800e94e:	465c      	mov	r4, fp
 800e950:	465a      	mov	r2, fp
 800e952:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800e956:	f7f1 fe4b 	bl	80005f0 <__aeabi_dmul>
 800e95a:	2200      	movs	r2, #0
 800e95c:	4680      	mov	r8, r0
 800e95e:	4689      	mov	r9, r1
 800e960:	4b5d      	ldr	r3, [pc, #372]	@ (800ead8 <__ieee754_pow+0x788>)
 800e962:	4620      	mov	r0, r4
 800e964:	4629      	mov	r1, r5
 800e966:	f7f1 fc8b 	bl	8000280 <__aeabi_dsub>
 800e96a:	4632      	mov	r2, r6
 800e96c:	463b      	mov	r3, r7
 800e96e:	f7f1 fc87 	bl	8000280 <__aeabi_dsub>
 800e972:	4602      	mov	r2, r0
 800e974:	460b      	mov	r3, r1
 800e976:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e97a:	f7f1 fc81 	bl	8000280 <__aeabi_dsub>
 800e97e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e982:	f7f1 fe35 	bl	80005f0 <__aeabi_dmul>
 800e986:	4606      	mov	r6, r0
 800e988:	460f      	mov	r7, r1
 800e98a:	4622      	mov	r2, r4
 800e98c:	462b      	mov	r3, r5
 800e98e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e992:	f7f1 fe2d 	bl	80005f0 <__aeabi_dmul>
 800e996:	4602      	mov	r2, r0
 800e998:	460b      	mov	r3, r1
 800e99a:	4630      	mov	r0, r6
 800e99c:	4639      	mov	r1, r7
 800e99e:	f7f1 fc71 	bl	8000284 <__adddf3>
 800e9a2:	4606      	mov	r6, r0
 800e9a4:	460f      	mov	r7, r1
 800e9a6:	4602      	mov	r2, r0
 800e9a8:	460b      	mov	r3, r1
 800e9aa:	4640      	mov	r0, r8
 800e9ac:	4649      	mov	r1, r9
 800e9ae:	f7f1 fc69 	bl	8000284 <__adddf3>
 800e9b2:	460d      	mov	r5, r1
 800e9b4:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800e9b8:	a33b      	add	r3, pc, #236	@ (adr r3, 800eaa8 <__ieee754_pow+0x758>)
 800e9ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9be:	465c      	mov	r4, fp
 800e9c0:	4658      	mov	r0, fp
 800e9c2:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800e9c6:	f7f1 fe13 	bl	80005f0 <__aeabi_dmul>
 800e9ca:	4642      	mov	r2, r8
 800e9cc:	464b      	mov	r3, r9
 800e9ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e9d2:	4620      	mov	r0, r4
 800e9d4:	4629      	mov	r1, r5
 800e9d6:	f7f1 fc53 	bl	8000280 <__aeabi_dsub>
 800e9da:	4602      	mov	r2, r0
 800e9dc:	460b      	mov	r3, r1
 800e9de:	4630      	mov	r0, r6
 800e9e0:	4639      	mov	r1, r7
 800e9e2:	f7f1 fc4d 	bl	8000280 <__aeabi_dsub>
 800e9e6:	a332      	add	r3, pc, #200	@ (adr r3, 800eab0 <__ieee754_pow+0x760>)
 800e9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ec:	f7f1 fe00 	bl	80005f0 <__aeabi_dmul>
 800e9f0:	4606      	mov	r6, r0
 800e9f2:	460f      	mov	r7, r1
 800e9f4:	4620      	mov	r0, r4
 800e9f6:	4629      	mov	r1, r5
 800e9f8:	a32f      	add	r3, pc, #188	@ (adr r3, 800eab8 <__ieee754_pow+0x768>)
 800e9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9fe:	f7f1 fdf7 	bl	80005f0 <__aeabi_dmul>
 800ea02:	4602      	mov	r2, r0
 800ea04:	460b      	mov	r3, r1
 800ea06:	4630      	mov	r0, r6
 800ea08:	4639      	mov	r1, r7
 800ea0a:	f7f1 fc3b 	bl	8000284 <__adddf3>
 800ea0e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ea10:	4b32      	ldr	r3, [pc, #200]	@ (800eadc <__ieee754_pow+0x78c>)
 800ea12:	4413      	add	r3, r2
 800ea14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea18:	f7f1 fc34 	bl	8000284 <__adddf3>
 800ea1c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ea20:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ea22:	f7f1 fd7b 	bl	800051c <__aeabi_i2d>
 800ea26:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ea28:	4b2d      	ldr	r3, [pc, #180]	@ (800eae0 <__ieee754_pow+0x790>)
 800ea2a:	4606      	mov	r6, r0
 800ea2c:	460f      	mov	r7, r1
 800ea2e:	4413      	add	r3, r2
 800ea30:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ea34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ea38:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ea3c:	f7f1 fc22 	bl	8000284 <__adddf3>
 800ea40:	4642      	mov	r2, r8
 800ea42:	464b      	mov	r3, r9
 800ea44:	f7f1 fc1e 	bl	8000284 <__adddf3>
 800ea48:	4632      	mov	r2, r6
 800ea4a:	463b      	mov	r3, r7
 800ea4c:	f7f1 fc1a 	bl	8000284 <__adddf3>
 800ea50:	4632      	mov	r2, r6
 800ea52:	463b      	mov	r3, r7
 800ea54:	460d      	mov	r5, r1
 800ea56:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800ea5a:	4658      	mov	r0, fp
 800ea5c:	465c      	mov	r4, fp
 800ea5e:	f7f1 fc0f 	bl	8000280 <__aeabi_dsub>
 800ea62:	4642      	mov	r2, r8
 800ea64:	464b      	mov	r3, r9
 800ea66:	f7f1 fc0b 	bl	8000280 <__aeabi_dsub>
 800ea6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ea6e:	f7f1 fc07 	bl	8000280 <__aeabi_dsub>
 800ea72:	4602      	mov	r2, r0
 800ea74:	e036      	b.n	800eae4 <__ieee754_pow+0x794>
 800ea76:	bf00      	nop
 800ea78:	4a454eef 	.word	0x4a454eef
 800ea7c:	3fca7e28 	.word	0x3fca7e28
 800ea80:	93c9db65 	.word	0x93c9db65
 800ea84:	3fcd864a 	.word	0x3fcd864a
 800ea88:	a91d4101 	.word	0xa91d4101
 800ea8c:	3fd17460 	.word	0x3fd17460
 800ea90:	518f264d 	.word	0x518f264d
 800ea94:	3fd55555 	.word	0x3fd55555
 800ea98:	db6fabff 	.word	0xdb6fabff
 800ea9c:	3fdb6db6 	.word	0x3fdb6db6
 800eaa0:	33333303 	.word	0x33333303
 800eaa4:	3fe33333 	.word	0x3fe33333
 800eaa8:	e0000000 	.word	0xe0000000
 800eaac:	3feec709 	.word	0x3feec709
 800eab0:	dc3a03fd 	.word	0xdc3a03fd
 800eab4:	3feec709 	.word	0x3feec709
 800eab8:	145b01f5 	.word	0x145b01f5
 800eabc:	be3e2fe0 	.word	0xbe3e2fe0
 800eac0:	7ff00000 	.word	0x7ff00000
 800eac4:	43400000 	.word	0x43400000
 800eac8:	0003988e 	.word	0x0003988e
 800eacc:	000bb679 	.word	0x000bb679
 800ead0:	0800f268 	.word	0x0800f268
 800ead4:	3ff00000 	.word	0x3ff00000
 800ead8:	40080000 	.word	0x40080000
 800eadc:	0800f248 	.word	0x0800f248
 800eae0:	0800f258 	.word	0x0800f258
 800eae4:	460b      	mov	r3, r1
 800eae6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eaea:	e5d7      	b.n	800e69c <__ieee754_pow+0x34c>
 800eaec:	f04f 0a01 	mov.w	sl, #1
 800eaf0:	e65e      	b.n	800e7b0 <__ieee754_pow+0x460>
 800eaf2:	a3b4      	add	r3, pc, #720	@ (adr r3, 800edc4 <__ieee754_pow+0xa74>)
 800eaf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaf8:	4630      	mov	r0, r6
 800eafa:	4639      	mov	r1, r7
 800eafc:	f7f1 fbc2 	bl	8000284 <__adddf3>
 800eb00:	4642      	mov	r2, r8
 800eb02:	464b      	mov	r3, r9
 800eb04:	e9cd 0100 	strd	r0, r1, [sp]
 800eb08:	4620      	mov	r0, r4
 800eb0a:	4629      	mov	r1, r5
 800eb0c:	f7f1 fbb8 	bl	8000280 <__aeabi_dsub>
 800eb10:	4602      	mov	r2, r0
 800eb12:	460b      	mov	r3, r1
 800eb14:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eb18:	f7f1 fffa 	bl	8000b10 <__aeabi_dcmpgt>
 800eb1c:	2800      	cmp	r0, #0
 800eb1e:	f47f ae00 	bne.w	800e722 <__ieee754_pow+0x3d2>
 800eb22:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800eb26:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800eb2a:	48a1      	ldr	r0, [pc, #644]	@ (800edb0 <__ieee754_pow+0xa60>)
 800eb2c:	f1bb 0f00 	cmp.w	fp, #0
 800eb30:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800eb34:	f04f 0200 	mov.w	r2, #0
 800eb38:	fa43 fa0a 	asr.w	sl, r3, sl
 800eb3c:	44da      	add	sl, fp
 800eb3e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800eb42:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800eb46:	fa40 f001 	asr.w	r0, r0, r1
 800eb4a:	f1c1 0114 	rsb	r1, r1, #20
 800eb4e:	ea00 030a 	and.w	r3, r0, sl
 800eb52:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800eb56:	4640      	mov	r0, r8
 800eb58:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800eb5c:	fa4a fa01 	asr.w	sl, sl, r1
 800eb60:	4649      	mov	r1, r9
 800eb62:	bfb8      	it	lt
 800eb64:	f1ca 0a00 	rsblt	sl, sl, #0
 800eb68:	f7f1 fb8a 	bl	8000280 <__aeabi_dsub>
 800eb6c:	4680      	mov	r8, r0
 800eb6e:	4689      	mov	r9, r1
 800eb70:	2400      	movs	r4, #0
 800eb72:	4632      	mov	r2, r6
 800eb74:	463b      	mov	r3, r7
 800eb76:	4640      	mov	r0, r8
 800eb78:	4649      	mov	r1, r9
 800eb7a:	f7f1 fb83 	bl	8000284 <__adddf3>
 800eb7e:	460d      	mov	r5, r1
 800eb80:	4620      	mov	r0, r4
 800eb82:	a37b      	add	r3, pc, #492	@ (adr r3, 800ed70 <__ieee754_pow+0xa20>)
 800eb84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb88:	f7f1 fd32 	bl	80005f0 <__aeabi_dmul>
 800eb8c:	4642      	mov	r2, r8
 800eb8e:	464b      	mov	r3, r9
 800eb90:	e9cd 0100 	strd	r0, r1, [sp]
 800eb94:	4620      	mov	r0, r4
 800eb96:	4629      	mov	r1, r5
 800eb98:	f7f1 fb72 	bl	8000280 <__aeabi_dsub>
 800eb9c:	4602      	mov	r2, r0
 800eb9e:	460b      	mov	r3, r1
 800eba0:	4630      	mov	r0, r6
 800eba2:	4639      	mov	r1, r7
 800eba4:	f7f1 fb6c 	bl	8000280 <__aeabi_dsub>
 800eba8:	a373      	add	r3, pc, #460	@ (adr r3, 800ed78 <__ieee754_pow+0xa28>)
 800ebaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebae:	f7f1 fd1f 	bl	80005f0 <__aeabi_dmul>
 800ebb2:	4680      	mov	r8, r0
 800ebb4:	4689      	mov	r9, r1
 800ebb6:	4620      	mov	r0, r4
 800ebb8:	4629      	mov	r1, r5
 800ebba:	a371      	add	r3, pc, #452	@ (adr r3, 800ed80 <__ieee754_pow+0xa30>)
 800ebbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebc0:	f7f1 fd16 	bl	80005f0 <__aeabi_dmul>
 800ebc4:	4602      	mov	r2, r0
 800ebc6:	460b      	mov	r3, r1
 800ebc8:	4640      	mov	r0, r8
 800ebca:	4649      	mov	r1, r9
 800ebcc:	f7f1 fb5a 	bl	8000284 <__adddf3>
 800ebd0:	4604      	mov	r4, r0
 800ebd2:	460d      	mov	r5, r1
 800ebd4:	4602      	mov	r2, r0
 800ebd6:	460b      	mov	r3, r1
 800ebd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ebdc:	f7f1 fb52 	bl	8000284 <__adddf3>
 800ebe0:	4680      	mov	r8, r0
 800ebe2:	4689      	mov	r9, r1
 800ebe4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ebe8:	f7f1 fb4a 	bl	8000280 <__aeabi_dsub>
 800ebec:	4602      	mov	r2, r0
 800ebee:	460b      	mov	r3, r1
 800ebf0:	4620      	mov	r0, r4
 800ebf2:	4629      	mov	r1, r5
 800ebf4:	f7f1 fb44 	bl	8000280 <__aeabi_dsub>
 800ebf8:	4642      	mov	r2, r8
 800ebfa:	4606      	mov	r6, r0
 800ebfc:	460f      	mov	r7, r1
 800ebfe:	464b      	mov	r3, r9
 800ec00:	4640      	mov	r0, r8
 800ec02:	4649      	mov	r1, r9
 800ec04:	f7f1 fcf4 	bl	80005f0 <__aeabi_dmul>
 800ec08:	4604      	mov	r4, r0
 800ec0a:	460d      	mov	r5, r1
 800ec0c:	a35e      	add	r3, pc, #376	@ (adr r3, 800ed88 <__ieee754_pow+0xa38>)
 800ec0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec12:	f7f1 fced 	bl	80005f0 <__aeabi_dmul>
 800ec16:	a35e      	add	r3, pc, #376	@ (adr r3, 800ed90 <__ieee754_pow+0xa40>)
 800ec18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec1c:	f7f1 fb30 	bl	8000280 <__aeabi_dsub>
 800ec20:	4622      	mov	r2, r4
 800ec22:	462b      	mov	r3, r5
 800ec24:	f7f1 fce4 	bl	80005f0 <__aeabi_dmul>
 800ec28:	a35b      	add	r3, pc, #364	@ (adr r3, 800ed98 <__ieee754_pow+0xa48>)
 800ec2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec2e:	f7f1 fb29 	bl	8000284 <__adddf3>
 800ec32:	4622      	mov	r2, r4
 800ec34:	462b      	mov	r3, r5
 800ec36:	f7f1 fcdb 	bl	80005f0 <__aeabi_dmul>
 800ec3a:	a359      	add	r3, pc, #356	@ (adr r3, 800eda0 <__ieee754_pow+0xa50>)
 800ec3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec40:	f7f1 fb1e 	bl	8000280 <__aeabi_dsub>
 800ec44:	4622      	mov	r2, r4
 800ec46:	462b      	mov	r3, r5
 800ec48:	f7f1 fcd2 	bl	80005f0 <__aeabi_dmul>
 800ec4c:	a356      	add	r3, pc, #344	@ (adr r3, 800eda8 <__ieee754_pow+0xa58>)
 800ec4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec52:	f7f1 fb17 	bl	8000284 <__adddf3>
 800ec56:	4622      	mov	r2, r4
 800ec58:	462b      	mov	r3, r5
 800ec5a:	f7f1 fcc9 	bl	80005f0 <__aeabi_dmul>
 800ec5e:	4602      	mov	r2, r0
 800ec60:	460b      	mov	r3, r1
 800ec62:	4640      	mov	r0, r8
 800ec64:	4649      	mov	r1, r9
 800ec66:	f7f1 fb0b 	bl	8000280 <__aeabi_dsub>
 800ec6a:	4604      	mov	r4, r0
 800ec6c:	460d      	mov	r5, r1
 800ec6e:	4602      	mov	r2, r0
 800ec70:	460b      	mov	r3, r1
 800ec72:	4640      	mov	r0, r8
 800ec74:	4649      	mov	r1, r9
 800ec76:	f7f1 fcbb 	bl	80005f0 <__aeabi_dmul>
 800ec7a:	2200      	movs	r2, #0
 800ec7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ec80:	e9cd 0100 	strd	r0, r1, [sp]
 800ec84:	4620      	mov	r0, r4
 800ec86:	4629      	mov	r1, r5
 800ec88:	f7f1 fafa 	bl	8000280 <__aeabi_dsub>
 800ec8c:	4602      	mov	r2, r0
 800ec8e:	460b      	mov	r3, r1
 800ec90:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ec94:	f7f1 fdd6 	bl	8000844 <__aeabi_ddiv>
 800ec98:	4632      	mov	r2, r6
 800ec9a:	4604      	mov	r4, r0
 800ec9c:	460d      	mov	r5, r1
 800ec9e:	463b      	mov	r3, r7
 800eca0:	4640      	mov	r0, r8
 800eca2:	4649      	mov	r1, r9
 800eca4:	f7f1 fca4 	bl	80005f0 <__aeabi_dmul>
 800eca8:	4632      	mov	r2, r6
 800ecaa:	463b      	mov	r3, r7
 800ecac:	f7f1 faea 	bl	8000284 <__adddf3>
 800ecb0:	4602      	mov	r2, r0
 800ecb2:	460b      	mov	r3, r1
 800ecb4:	4620      	mov	r0, r4
 800ecb6:	4629      	mov	r1, r5
 800ecb8:	f7f1 fae2 	bl	8000280 <__aeabi_dsub>
 800ecbc:	4642      	mov	r2, r8
 800ecbe:	464b      	mov	r3, r9
 800ecc0:	f7f1 fade 	bl	8000280 <__aeabi_dsub>
 800ecc4:	460b      	mov	r3, r1
 800ecc6:	4602      	mov	r2, r0
 800ecc8:	493a      	ldr	r1, [pc, #232]	@ (800edb4 <__ieee754_pow+0xa64>)
 800ecca:	2000      	movs	r0, #0
 800eccc:	f7f1 fad8 	bl	8000280 <__aeabi_dsub>
 800ecd0:	ec41 0b10 	vmov	d0, r0, r1
 800ecd4:	ee10 3a90 	vmov	r3, s1
 800ecd8:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800ecdc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ece0:	da30      	bge.n	800ed44 <__ieee754_pow+0x9f4>
 800ece2:	4650      	mov	r0, sl
 800ece4:	f000 f87c 	bl	800ede0 <scalbn>
 800ece8:	ec51 0b10 	vmov	r0, r1, d0
 800ecec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ecf0:	f7ff bbd5 	b.w	800e49e <__ieee754_pow+0x14e>
 800ecf4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ecf8:	4c2f      	ldr	r4, [pc, #188]	@ (800edb8 <__ieee754_pow+0xa68>)
 800ecfa:	42a3      	cmp	r3, r4
 800ecfc:	d91a      	bls.n	800ed34 <__ieee754_pow+0x9e4>
 800ecfe:	4b2f      	ldr	r3, [pc, #188]	@ (800edbc <__ieee754_pow+0xa6c>)
 800ed00:	440b      	add	r3, r1
 800ed02:	4303      	orrs	r3, r0
 800ed04:	d009      	beq.n	800ed1a <__ieee754_pow+0x9ca>
 800ed06:	2200      	movs	r2, #0
 800ed08:	2300      	movs	r3, #0
 800ed0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed0e:	f7f1 fee1 	bl	8000ad4 <__aeabi_dcmplt>
 800ed12:	3800      	subs	r0, #0
 800ed14:	bf18      	it	ne
 800ed16:	2001      	movne	r0, #1
 800ed18:	e42e      	b.n	800e578 <__ieee754_pow+0x228>
 800ed1a:	4642      	mov	r2, r8
 800ed1c:	464b      	mov	r3, r9
 800ed1e:	f7f1 faaf 	bl	8000280 <__aeabi_dsub>
 800ed22:	4632      	mov	r2, r6
 800ed24:	463b      	mov	r3, r7
 800ed26:	f7f1 fee9 	bl	8000afc <__aeabi_dcmpge>
 800ed2a:	2800      	cmp	r0, #0
 800ed2c:	d1eb      	bne.n	800ed06 <__ieee754_pow+0x9b6>
 800ed2e:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800edcc <__ieee754_pow+0xa7c>
 800ed32:	e6f6      	b.n	800eb22 <__ieee754_pow+0x7d2>
 800ed34:	469a      	mov	sl, r3
 800ed36:	4b22      	ldr	r3, [pc, #136]	@ (800edc0 <__ieee754_pow+0xa70>)
 800ed38:	459a      	cmp	sl, r3
 800ed3a:	f63f aef2 	bhi.w	800eb22 <__ieee754_pow+0x7d2>
 800ed3e:	f8dd a010 	ldr.w	sl, [sp, #16]
 800ed42:	e715      	b.n	800eb70 <__ieee754_pow+0x820>
 800ed44:	ec51 0b10 	vmov	r0, r1, d0
 800ed48:	4619      	mov	r1, r3
 800ed4a:	e7cf      	b.n	800ecec <__ieee754_pow+0x99c>
 800ed4c:	2000      	movs	r0, #0
 800ed4e:	4919      	ldr	r1, [pc, #100]	@ (800edb4 <__ieee754_pow+0xa64>)
 800ed50:	f7ff bb1b 	b.w	800e38a <__ieee754_pow+0x3a>
 800ed54:	2000      	movs	r0, #0
 800ed56:	2100      	movs	r1, #0
 800ed58:	f7ff bb17 	b.w	800e38a <__ieee754_pow+0x3a>
 800ed5c:	4630      	mov	r0, r6
 800ed5e:	4639      	mov	r1, r7
 800ed60:	f7ff bb13 	b.w	800e38a <__ieee754_pow+0x3a>
 800ed64:	460c      	mov	r4, r1
 800ed66:	f7ff bb61 	b.w	800e42c <__ieee754_pow+0xdc>
 800ed6a:	2400      	movs	r4, #0
 800ed6c:	f7ff bb4c 	b.w	800e408 <__ieee754_pow+0xb8>
 800ed70:	00000000 	.word	0x00000000
 800ed74:	3fe62e43 	.word	0x3fe62e43
 800ed78:	fefa39ef 	.word	0xfefa39ef
 800ed7c:	3fe62e42 	.word	0x3fe62e42
 800ed80:	0ca86c39 	.word	0x0ca86c39
 800ed84:	be205c61 	.word	0xbe205c61
 800ed88:	72bea4d0 	.word	0x72bea4d0
 800ed8c:	3e663769 	.word	0x3e663769
 800ed90:	c5d26bf1 	.word	0xc5d26bf1
 800ed94:	3ebbbd41 	.word	0x3ebbbd41
 800ed98:	af25de2c 	.word	0xaf25de2c
 800ed9c:	3f11566a 	.word	0x3f11566a
 800eda0:	16bebd93 	.word	0x16bebd93
 800eda4:	3f66c16c 	.word	0x3f66c16c
 800eda8:	5555553e 	.word	0x5555553e
 800edac:	3fc55555 	.word	0x3fc55555
 800edb0:	fff00000 	.word	0xfff00000
 800edb4:	3ff00000 	.word	0x3ff00000
 800edb8:	4090cbff 	.word	0x4090cbff
 800edbc:	3f6f3400 	.word	0x3f6f3400
 800edc0:	3fe00000 	.word	0x3fe00000
 800edc4:	652b82fe 	.word	0x652b82fe
 800edc8:	3c971547 	.word	0x3c971547
 800edcc:	4090cc00 	.word	0x4090cc00

0800edd0 <fabs>:
 800edd0:	ec51 0b10 	vmov	r0, r1, d0
 800edd4:	4602      	mov	r2, r0
 800edd6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800edda:	ec43 2b10 	vmov	d0, r2, r3
 800edde:	4770      	bx	lr

0800ede0 <scalbn>:
 800ede0:	b570      	push	{r4, r5, r6, lr}
 800ede2:	ec55 4b10 	vmov	r4, r5, d0
 800ede6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800edea:	4606      	mov	r6, r0
 800edec:	462b      	mov	r3, r5
 800edee:	b991      	cbnz	r1, 800ee16 <scalbn+0x36>
 800edf0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800edf4:	4323      	orrs	r3, r4
 800edf6:	d03d      	beq.n	800ee74 <scalbn+0x94>
 800edf8:	4b35      	ldr	r3, [pc, #212]	@ (800eed0 <scalbn+0xf0>)
 800edfa:	4620      	mov	r0, r4
 800edfc:	4629      	mov	r1, r5
 800edfe:	2200      	movs	r2, #0
 800ee00:	f7f1 fbf6 	bl	80005f0 <__aeabi_dmul>
 800ee04:	4b33      	ldr	r3, [pc, #204]	@ (800eed4 <scalbn+0xf4>)
 800ee06:	4604      	mov	r4, r0
 800ee08:	460d      	mov	r5, r1
 800ee0a:	429e      	cmp	r6, r3
 800ee0c:	da0f      	bge.n	800ee2e <scalbn+0x4e>
 800ee0e:	a328      	add	r3, pc, #160	@ (adr r3, 800eeb0 <scalbn+0xd0>)
 800ee10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee14:	e01e      	b.n	800ee54 <scalbn+0x74>
 800ee16:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800ee1a:	4291      	cmp	r1, r2
 800ee1c:	d10b      	bne.n	800ee36 <scalbn+0x56>
 800ee1e:	4622      	mov	r2, r4
 800ee20:	4620      	mov	r0, r4
 800ee22:	4629      	mov	r1, r5
 800ee24:	f7f1 fa2e 	bl	8000284 <__adddf3>
 800ee28:	4604      	mov	r4, r0
 800ee2a:	460d      	mov	r5, r1
 800ee2c:	e022      	b.n	800ee74 <scalbn+0x94>
 800ee2e:	460b      	mov	r3, r1
 800ee30:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ee34:	3936      	subs	r1, #54	@ 0x36
 800ee36:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800ee3a:	4296      	cmp	r6, r2
 800ee3c:	dd0d      	ble.n	800ee5a <scalbn+0x7a>
 800ee3e:	2d00      	cmp	r5, #0
 800ee40:	a11d      	add	r1, pc, #116	@ (adr r1, 800eeb8 <scalbn+0xd8>)
 800ee42:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee46:	da02      	bge.n	800ee4e <scalbn+0x6e>
 800ee48:	a11d      	add	r1, pc, #116	@ (adr r1, 800eec0 <scalbn+0xe0>)
 800ee4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee4e:	a31a      	add	r3, pc, #104	@ (adr r3, 800eeb8 <scalbn+0xd8>)
 800ee50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee54:	f7f1 fbcc 	bl	80005f0 <__aeabi_dmul>
 800ee58:	e7e6      	b.n	800ee28 <scalbn+0x48>
 800ee5a:	1872      	adds	r2, r6, r1
 800ee5c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800ee60:	428a      	cmp	r2, r1
 800ee62:	dcec      	bgt.n	800ee3e <scalbn+0x5e>
 800ee64:	2a00      	cmp	r2, #0
 800ee66:	dd08      	ble.n	800ee7a <scalbn+0x9a>
 800ee68:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ee6c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800ee70:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ee74:	ec45 4b10 	vmov	d0, r4, r5
 800ee78:	bd70      	pop	{r4, r5, r6, pc}
 800ee7a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800ee7e:	da08      	bge.n	800ee92 <scalbn+0xb2>
 800ee80:	2d00      	cmp	r5, #0
 800ee82:	a10b      	add	r1, pc, #44	@ (adr r1, 800eeb0 <scalbn+0xd0>)
 800ee84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee88:	dac1      	bge.n	800ee0e <scalbn+0x2e>
 800ee8a:	a10f      	add	r1, pc, #60	@ (adr r1, 800eec8 <scalbn+0xe8>)
 800ee8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee90:	e7bd      	b.n	800ee0e <scalbn+0x2e>
 800ee92:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ee96:	3236      	adds	r2, #54	@ 0x36
 800ee98:	4620      	mov	r0, r4
 800ee9a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800ee9e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800eea2:	2200      	movs	r2, #0
 800eea4:	4b0c      	ldr	r3, [pc, #48]	@ (800eed8 <scalbn+0xf8>)
 800eea6:	4629      	mov	r1, r5
 800eea8:	e7d4      	b.n	800ee54 <scalbn+0x74>
 800eeaa:	bf00      	nop
 800eeac:	f3af 8000 	nop.w
 800eeb0:	c2f8f359 	.word	0xc2f8f359
 800eeb4:	01a56e1f 	.word	0x01a56e1f
 800eeb8:	8800759c 	.word	0x8800759c
 800eebc:	7e37e43c 	.word	0x7e37e43c
 800eec0:	8800759c 	.word	0x8800759c
 800eec4:	fe37e43c 	.word	0xfe37e43c
 800eec8:	c2f8f359 	.word	0xc2f8f359
 800eecc:	81a56e1f 	.word	0x81a56e1f
 800eed0:	43500000 	.word	0x43500000
 800eed4:	ffff3cb0 	.word	0xffff3cb0
 800eed8:	3c900000 	.word	0x3c900000

0800eedc <with_errno>:
 800eedc:	b510      	push	{r4, lr}
 800eede:	ed2d 8b02 	vpush	{d8}
 800eee2:	eeb0 8a40 	vmov.f32	s16, s0
 800eee6:	eef0 8a60 	vmov.f32	s17, s1
 800eeea:	4604      	mov	r4, r0
 800eeec:	f7ff f944 	bl	800e178 <__errno>
 800eef0:	6004      	str	r4, [r0, #0]
 800eef2:	eeb0 0a48 	vmov.f32	s0, s16
 800eef6:	eef0 0a68 	vmov.f32	s1, s17
 800eefa:	ecbd 8b02 	vpop	{d8}
 800eefe:	bd10      	pop	{r4, pc}

0800ef00 <xflow>:
 800ef00:	4603      	mov	r3, r0
 800ef02:	b507      	push	{r0, r1, r2, lr}
 800ef04:	ec51 0b10 	vmov	r0, r1, d0
 800ef08:	b183      	cbz	r3, 800ef2c <xflow+0x2c>
 800ef0a:	4602      	mov	r2, r0
 800ef0c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ef10:	e9cd 2300 	strd	r2, r3, [sp]
 800ef14:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ef18:	f7f1 fb6a 	bl	80005f0 <__aeabi_dmul>
 800ef1c:	ec41 0b10 	vmov	d0, r0, r1
 800ef20:	2022      	movs	r0, #34	@ 0x22
 800ef22:	b003      	add	sp, #12
 800ef24:	f85d eb04 	ldr.w	lr, [sp], #4
 800ef28:	f7ff bfd8 	b.w	800eedc <with_errno>
 800ef2c:	4602      	mov	r2, r0
 800ef2e:	460b      	mov	r3, r1
 800ef30:	e7ee      	b.n	800ef10 <xflow+0x10>
 800ef32:	0000      	movs	r0, r0
 800ef34:	0000      	movs	r0, r0
	...

0800ef38 <__math_uflow>:
 800ef38:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ef40 <__math_uflow+0x8>
 800ef3c:	f7ff bfe0 	b.w	800ef00 <xflow>
 800ef40:	00000000 	.word	0x00000000
 800ef44:	10000000 	.word	0x10000000

0800ef48 <__math_oflow>:
 800ef48:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ef50 <__math_oflow+0x8>
 800ef4c:	f7ff bfd8 	b.w	800ef00 <xflow>
 800ef50:	00000000 	.word	0x00000000
 800ef54:	70000000 	.word	0x70000000

0800ef58 <__ieee754_sqrt>:
 800ef58:	4a6b      	ldr	r2, [pc, #428]	@ (800f108 <__ieee754_sqrt+0x1b0>)
 800ef5a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef5e:	ec55 4b10 	vmov	r4, r5, d0
 800ef62:	43aa      	bics	r2, r5
 800ef64:	462b      	mov	r3, r5
 800ef66:	4621      	mov	r1, r4
 800ef68:	d110      	bne.n	800ef8c <__ieee754_sqrt+0x34>
 800ef6a:	4622      	mov	r2, r4
 800ef6c:	4620      	mov	r0, r4
 800ef6e:	4629      	mov	r1, r5
 800ef70:	f7f1 fb3e 	bl	80005f0 <__aeabi_dmul>
 800ef74:	4602      	mov	r2, r0
 800ef76:	460b      	mov	r3, r1
 800ef78:	4620      	mov	r0, r4
 800ef7a:	4629      	mov	r1, r5
 800ef7c:	f7f1 f982 	bl	8000284 <__adddf3>
 800ef80:	4604      	mov	r4, r0
 800ef82:	460d      	mov	r5, r1
 800ef84:	ec45 4b10 	vmov	d0, r4, r5
 800ef88:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef8c:	2d00      	cmp	r5, #0
 800ef8e:	dc0e      	bgt.n	800efae <__ieee754_sqrt+0x56>
 800ef90:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800ef94:	4322      	orrs	r2, r4
 800ef96:	d0f5      	beq.n	800ef84 <__ieee754_sqrt+0x2c>
 800ef98:	b19d      	cbz	r5, 800efc2 <__ieee754_sqrt+0x6a>
 800ef9a:	4622      	mov	r2, r4
 800ef9c:	4620      	mov	r0, r4
 800ef9e:	4629      	mov	r1, r5
 800efa0:	f7f1 f96e 	bl	8000280 <__aeabi_dsub>
 800efa4:	4602      	mov	r2, r0
 800efa6:	460b      	mov	r3, r1
 800efa8:	f7f1 fc4c 	bl	8000844 <__aeabi_ddiv>
 800efac:	e7e8      	b.n	800ef80 <__ieee754_sqrt+0x28>
 800efae:	152a      	asrs	r2, r5, #20
 800efb0:	d115      	bne.n	800efde <__ieee754_sqrt+0x86>
 800efb2:	2000      	movs	r0, #0
 800efb4:	e009      	b.n	800efca <__ieee754_sqrt+0x72>
 800efb6:	0acb      	lsrs	r3, r1, #11
 800efb8:	3a15      	subs	r2, #21
 800efba:	0549      	lsls	r1, r1, #21
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d0fa      	beq.n	800efb6 <__ieee754_sqrt+0x5e>
 800efc0:	e7f7      	b.n	800efb2 <__ieee754_sqrt+0x5a>
 800efc2:	462a      	mov	r2, r5
 800efc4:	e7fa      	b.n	800efbc <__ieee754_sqrt+0x64>
 800efc6:	005b      	lsls	r3, r3, #1
 800efc8:	3001      	adds	r0, #1
 800efca:	02dc      	lsls	r4, r3, #11
 800efcc:	d5fb      	bpl.n	800efc6 <__ieee754_sqrt+0x6e>
 800efce:	1e44      	subs	r4, r0, #1
 800efd0:	1b12      	subs	r2, r2, r4
 800efd2:	f1c0 0420 	rsb	r4, r0, #32
 800efd6:	fa21 f404 	lsr.w	r4, r1, r4
 800efda:	4081      	lsls	r1, r0
 800efdc:	4323      	orrs	r3, r4
 800efde:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800efe2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800efe6:	07d2      	lsls	r2, r2, #31
 800efe8:	f04f 0600 	mov.w	r6, #0
 800efec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eff0:	ea4f 0565 	mov.w	r5, r5, asr #1
 800eff4:	f04f 0016 	mov.w	r0, #22
 800eff8:	4632      	mov	r2, r6
 800effa:	bf58      	it	pl
 800effc:	005b      	lslpl	r3, r3, #1
 800effe:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800f002:	bf5c      	itt	pl
 800f004:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800f008:	0049      	lslpl	r1, r1, #1
 800f00a:	005b      	lsls	r3, r3, #1
 800f00c:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800f010:	0049      	lsls	r1, r1, #1
 800f012:	1917      	adds	r7, r2, r4
 800f014:	429f      	cmp	r7, r3
 800f016:	bfde      	ittt	le
 800f018:	193a      	addle	r2, r7, r4
 800f01a:	1bdb      	suble	r3, r3, r7
 800f01c:	1936      	addle	r6, r6, r4
 800f01e:	0fcf      	lsrs	r7, r1, #31
 800f020:	3801      	subs	r0, #1
 800f022:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f026:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800f02a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800f02e:	d1f0      	bne.n	800f012 <__ieee754_sqrt+0xba>
 800f030:	4604      	mov	r4, r0
 800f032:	2720      	movs	r7, #32
 800f034:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800f038:	429a      	cmp	r2, r3
 800f03a:	eb00 0e0c 	add.w	lr, r0, ip
 800f03e:	db02      	blt.n	800f046 <__ieee754_sqrt+0xee>
 800f040:	d113      	bne.n	800f06a <__ieee754_sqrt+0x112>
 800f042:	458e      	cmp	lr, r1
 800f044:	d811      	bhi.n	800f06a <__ieee754_sqrt+0x112>
 800f046:	f1be 0f00 	cmp.w	lr, #0
 800f04a:	eb0e 000c 	add.w	r0, lr, ip
 800f04e:	da43      	bge.n	800f0d8 <__ieee754_sqrt+0x180>
 800f050:	2800      	cmp	r0, #0
 800f052:	db41      	blt.n	800f0d8 <__ieee754_sqrt+0x180>
 800f054:	f102 0801 	add.w	r8, r2, #1
 800f058:	1a9b      	subs	r3, r3, r2
 800f05a:	458e      	cmp	lr, r1
 800f05c:	4464      	add	r4, ip
 800f05e:	eba1 010e 	sub.w	r1, r1, lr
 800f062:	bf88      	it	hi
 800f064:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f068:	4642      	mov	r2, r8
 800f06a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800f06e:	3f01      	subs	r7, #1
 800f070:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f074:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800f078:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800f07c:	d1dc      	bne.n	800f038 <__ieee754_sqrt+0xe0>
 800f07e:	4319      	orrs	r1, r3
 800f080:	d01b      	beq.n	800f0ba <__ieee754_sqrt+0x162>
 800f082:	f8df a088 	ldr.w	sl, [pc, #136]	@ 800f10c <__ieee754_sqrt+0x1b4>
 800f086:	f8df b088 	ldr.w	fp, [pc, #136]	@ 800f110 <__ieee754_sqrt+0x1b8>
 800f08a:	e9da 0100 	ldrd	r0, r1, [sl]
 800f08e:	e9db 2300 	ldrd	r2, r3, [fp]
 800f092:	e9da 8900 	ldrd	r8, r9, [sl]
 800f096:	f7f1 f8f3 	bl	8000280 <__aeabi_dsub>
 800f09a:	4602      	mov	r2, r0
 800f09c:	460b      	mov	r3, r1
 800f09e:	4640      	mov	r0, r8
 800f0a0:	4649      	mov	r1, r9
 800f0a2:	f7f1 fd21 	bl	8000ae8 <__aeabi_dcmple>
 800f0a6:	b140      	cbz	r0, 800f0ba <__ieee754_sqrt+0x162>
 800f0a8:	f1b4 3fff 	cmp.w	r4, #4294967295
 800f0ac:	e9da 0100 	ldrd	r0, r1, [sl]
 800f0b0:	e9db 2300 	ldrd	r2, r3, [fp]
 800f0b4:	d112      	bne.n	800f0dc <__ieee754_sqrt+0x184>
 800f0b6:	3601      	adds	r6, #1
 800f0b8:	463c      	mov	r4, r7
 800f0ba:	1072      	asrs	r2, r6, #1
 800f0bc:	07f1      	lsls	r1, r6, #31
 800f0be:	ea4f 0354 	mov.w	r3, r4, lsr #1
 800f0c2:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800f0c6:	bf48      	it	mi
 800f0c8:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800f0cc:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800f0d6:	e753      	b.n	800ef80 <__ieee754_sqrt+0x28>
 800f0d8:	4690      	mov	r8, r2
 800f0da:	e7bd      	b.n	800f058 <__ieee754_sqrt+0x100>
 800f0dc:	e9da 8900 	ldrd	r8, r9, [sl]
 800f0e0:	f7f1 f8d0 	bl	8000284 <__adddf3>
 800f0e4:	4602      	mov	r2, r0
 800f0e6:	460b      	mov	r3, r1
 800f0e8:	4640      	mov	r0, r8
 800f0ea:	4649      	mov	r1, r9
 800f0ec:	f7f1 fcf2 	bl	8000ad4 <__aeabi_dcmplt>
 800f0f0:	b128      	cbz	r0, 800f0fe <__ieee754_sqrt+0x1a6>
 800f0f2:	1ca0      	adds	r0, r4, #2
 800f0f4:	f104 0402 	add.w	r4, r4, #2
 800f0f8:	bf08      	it	eq
 800f0fa:	3601      	addeq	r6, #1
 800f0fc:	e7dd      	b.n	800f0ba <__ieee754_sqrt+0x162>
 800f0fe:	1c63      	adds	r3, r4, #1
 800f100:	f023 0401 	bic.w	r4, r3, #1
 800f104:	e7d9      	b.n	800f0ba <__ieee754_sqrt+0x162>
 800f106:	bf00      	nop
 800f108:	7ff00000 	.word	0x7ff00000
 800f10c:	20000248 	.word	0x20000248
 800f110:	20000240 	.word	0x20000240

0800f114 <_init>:
 800f114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f116:	bf00      	nop
 800f118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f11a:	bc08      	pop	{r3}
 800f11c:	469e      	mov	lr, r3
 800f11e:	4770      	bx	lr

0800f120 <_fini>:
 800f120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f122:	bf00      	nop
 800f124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f126:	bc08      	pop	{r3}
 800f128:	469e      	mov	lr, r3
 800f12a:	4770      	bx	lr
