Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,3343
design__instance__area,39094.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0014021501410752535
power__switching__total,0.001032658270560205
power__leakage__total,0.0000016410825764978654
power__total,0.002436449285596609
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.5011013412715762
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27455399841837624
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.0821034929948811
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.495025034974802
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.082103
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,9.620416
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.8699297084476539
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,-0.36992968069207754
timing__hold__ws__corner:nom_slow_1p08V_125C,0.574090458088025
timing__setup__ws__corner:nom_slow_1p08V_125C,5.142201476840913
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.574090
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,9.425776
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.6420515412171975
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2891128807079759
timing__hold__ws__corner:nom_typ_1p20V_25C,0.26133707049216964
timing__setup__ws__corner:nom_typ_1p20V_25C,5.366768514829083
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.261337
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,9.551097
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.5011013412715762
clock__skew__worst_setup,-0.36992968069207754
timing__hold__ws,0.0821034929948811
timing__setup__ws,5.142201476840913
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.082103
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9.425776
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3343
design__instance__area__stdcell,39094.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.650397
design__instance__utilization__stdcell,0.650397
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,9
design__instance__area__class:buffer,68.9472
design__instance__count__class:inverter,131
design__instance__area__class:inverter,818.294
design__instance__count__class:sequential_cell,136
design__instance__area__class:sequential_cell,6415.72
design__instance__count__class:multi_input_combinational_cell,2497
design__instance__area__class:multi_input_combinational_cell,25033.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,501
design__instance__area__class:timing_repair_buffer,6187.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,106778
design__violations,0
design__instance__count__class:clock_buffer,54
design__instance__area__class:clock_buffer,489.888
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,48.9888
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,164
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,6
design__instance__count__class:antenna_cell,6
design__instance__area__class:antenna_cell,32.6592
route__net,3485
route__net__special,2
route__drc_errors__iter:0,3789
route__wirelength__iter:0,122571
route__drc_errors__iter:1,2296
route__wirelength__iter:1,121326
route__drc_errors__iter:2,2083
route__wirelength__iter:2,121096
route__drc_errors__iter:3,291
route__wirelength__iter:3,119974
route__drc_errors__iter:4,73
route__wirelength__iter:4,119907
route__drc_errors__iter:5,11
route__wirelength__iter:5,119874
route__drc_errors__iter:6,0
route__wirelength__iter:6,119877
route__drc_errors,0
route__wirelength,119877
route__vias,26388
route__vias__singlecut,26388
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,663
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,95
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,95
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,95
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,95
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000278444
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000254196
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000148864
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000254196
design_powergrid__voltage__worst,0.0000254196
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000278444
design_powergrid__drop__worst__net:VPWR,0.0000278444
design_powergrid__voltage__worst__net:VGND,0.0000254196
design_powergrid__drop__worst__net:VGND,0.0000254196
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001520000000000000015920424700777147108965436927974224090576171875
ir__drop__worst,0.00002780000000000000149485458733611409343211562372744083404541015625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
