
==============================================================================
XRT Build Version: 2.6.655 (2020.1)
       Build Date: 2020-05-22 12:05:03
          Hash ID: 2d6bfe4ce91051d4e5b499d38fc493586dd4859a
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.1.1) on Wed Aug  5 22:57:21 MDT 2020
   Version:                2.6.655
   Kernels:                processStateG
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          7ee119be-f8c4-409c-90ae-8a104be67c00
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA, 
                           DEBUG_DATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50
   Name:                   gen3x16_xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Wed Feb 19 10:53:31 2020
   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.0
   Board Part:             xilinx.com:au50:part0:1.0
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: processStateG

Definition
----------
   Signature: processStateG (CLPType* inputG, CLPType* outputG, CLCell* cells, uint start, uint end)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        processStateG_1
   Base Address: --

   Argument:          inputG
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          outputG
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          cells
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          start
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          end
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        processStateG_2
   Base Address: --

   Argument:          inputG
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          outputG
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          cells
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          start
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          end
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.1.1 - Wed Aug  5 22:57:21 MDT 2020 (SW BUILD: 2960000)
   Command Line:  v++ --target sw_emu --link --config common-config.cfg --config BiGlobal-link.cfg -oBiGlobal.xclbin BiGlobal.build/processStateG.xo 
   Options:       --target sw_emu
                  --link
                  --config common-config.cfg
                  --config BiGlobal-link.cfg
                  -oBiGlobal.xclbin BiGlobal.build/processStateG.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
