+-------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                            ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
<<<<<<< HEAD
; 136.91 MHz ; 136.91 MHz      ; clock_27                         ;                                                       ;
; 141.96 MHz ; 141.96 MHz      ; aud_adclrck_dup0                 ;                                                       ;
; 244.5 MHz  ; 244.5 MHz       ; u_audio_dac_p1_altpll|pll|clk[1] ;                                                       ;
; 761.61 MHz ; 450.05 MHz      ; aud_bclk_dup0                    ; limit due to high minimum pulse width violation (tch) ;
=======
; 118.57 MHz ; 118.57 MHz      ; aud_adclrck_dup0                 ;                                                       ;
; 143.86 MHz ; 143.86 MHz      ; clock_27                         ;                                                       ;
; 260.42 MHz ; 260.42 MHz      ; u_audio_dac_p1_altpll|pll|clk[1] ;                                                       ;
; 781.25 MHz ; 450.05 MHz      ; aud_bclk_dup0                    ; limit due to high minimum pulse width violation (tch) ;
>>>>>>> simar
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.
