
****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Users/Usuario/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/Usuario/AppData/Roaming/Xilinx/Vivado/init.tcl'
source system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_ghdl_dir [file normalize [file join [file dirname [info script]] "../../../ghdl"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
## proc get_env_param {name default_value} {
##   if [info exists ::env($name)] {
##     puts "Getting from environment the parameter: $name=$::env($name) "
##     return $::env($name)
##   } else {
##     return $default_value
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## set sys_cpu_interconnect_index 0
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set sys_mem_clk_index 0
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## proc ad_ip_instance {i_ip i_name {i_params {}}} {
## 
##   set cell [create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && \
##     design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}]
##   if {$i_params != {}} {
##     set config {}
##     # Add CONFIG. prefix to all config options
##     foreach {k v} $i_params {
##       lappend config "CONFIG.$k" $v
##     }
##     set_property -dict $config $cell
##   }
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect {p_name_1 p_name_2} {
## 
##   ## connect an IPI object to GND or VCC
##   ## instantiate xlconstant with the required width module if there isn't any
##   ## already
##   if {($p_name_2 eq "GND") || ($p_name_2 eq "VCC")} {
##     set p_size 1
##     set p_msb [get_property left [get_bd_pins $p_name_1]]
##     set p_lsb [get_property right [get_bd_pins $p_name_1]]
##     if {($p_msb ne "") && ($p_lsb ne "")} {
##       set p_size [expr (($p_msb + 1) - $p_lsb)]
##     }
##     set p_cell_name "$p_name_2\_$p_size"
##     if {[get_bd_cells -quiet $p_cell_name] eq ""} {
##       if {$p_name_2 eq "VCC"} {
##         set p_value [expr (1 << $p_size) - 1]
##       } else {
##         set p_value 0
##       }
##       ad_ip_instance xlconstant $p_cell_name
##       set_property CONFIG.CONST_WIDTH $p_size [get_bd_cells $p_cell_name]
##       set_property CONFIG.CONST_VAL $p_value [get_bd_cells $p_cell_name]
##     }
##     puts "connect_bd_net $p_cell_name/dout $p_name_1"
##     connect_bd_net [get_bd_pins $p_name_1] [get_bd_pins $p_cell_name/dout]
##     return
##   }
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {$m_name_1 eq ""} {
##     if {[get_property CLASS $m_name_2] eq "bd_intf_pin"} {
##       puts "create_bd_intf_net $p_name_1"
##       create_bd_intf_net $p_name_1
##     }
##     if {[get_property CLASS $m_name_2] eq "bd_pin"} {
##       puts "create_bd_net $p_name_1"
##       create_bd_net $p_name_1
##     }
##     set m_name_1 [ad_connect_type $p_name_1]
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_intf_pin"} {
##     puts "connect_bd_intf_net $m_name_1 $m_name_2"
##     connect_bd_intf_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     puts "connect_bd_net $m_name_1 $m_name_2"
##     connect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     puts "connect_bd_net -net $m_name_1 $m_name_2"
##     connect_bd_net -net $m_name_1 $m_name_2
##     return
##   }
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {device_clk {}}} {
## 
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set no_of_lanes [get_property CONFIG.NUM_OF_LANES [get_bd_cells $a_xcvr]]
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   if {$jesd204_type == 0} {
##     set num_of_links [get_property CONFIG.NUM_LINKS [get_bd_cells $a_jesd/$txrx]]
##   } else {
##     set num_of_links 1
##   }
## 
##   create_bd_port -dir I $m_sysref
##   create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
## 
##   if {$device_clk == {}} {
##     set device_clk ${u_xcvr}/${txrx}_out_clk_${index}
##     set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
##     set create_rst_gen 1
##   } else {
##     set rst_gen ${device_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {${create_rst_gen}} {
##     ad_ip_instance proc_sys_reset ${rst_gen}
##     ad_connect ${device_clk} ${rst_gen}/slowest_sync_clk
##     ad_connect sys_cpu_resetn ${rst_gen}/ext_reset_in
##   }
## 
##   for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##     set m [expr ($n + $index)]
## 
## 
##     if {$lane_map != {}} {
##       set phys_lane [lindex $lane_map $n]
##     } else {
##       set phys_lane $m
##     }
## 
##     if {$tx_or_rx_n == 0} {
##       ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##       if {$jesd204_type == 0} {
##         ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##       } else {
##         ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##       }
##     }
## 
##     if {(($n%4) == 0) && ($qpll_enable == 1)} {
##       ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${n}
##     }
##     ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##     ad_connect  ${device_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##     if {$phys_lane != {}} {
##       if {$jesd204_type == 0} {
##         ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##       } else {
##         ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##       }
##     }
## 
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##     ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##     ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##   }
## 
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     ad_connect  ${a_jesd}/sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/device_clk
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${rst_gen}/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
##   global sys_mem_clk_index
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance smartconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl]]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP2/HP0_DDR_*]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP3/HP1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP4/HP2_DDR_*]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP5/HP3_DDR_*]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
## 
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     if {[lsearch [get_bd_nets -of_object [get_bd_pins $m_interconnect_cell/ACLK*]] [get_bd_nets $p_clk]] == -1 } {
##         incr sys_mem_clk_index
##         set_property CONFIG.NUM_CLKS [expr $sys_mem_clk_index +1] $m_interconnect_cell
##         ad_connect $p_clk $m_interconnect_cell/ACLK$sys_mem_clk_index
##     }
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
## 
##     set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *DLMB*} -of [get_bd_cells /sys_mb]]] -filter {NAME=~ *DDR* || NAME=~ *ddr*}]
## 
##     if {$mem_mapped eq ""} {
##       assign_bd_address $m_addr_seg
##     } else {
##       assign_bd_address -offset [get_property OFFSET $mem_mapped] \
##                         -range  [get_property RANGE $mem_mapped] $m_addr_seg
##     }
##   }
## 
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_cpu_interconnect {p_address p_name} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
##     ad_ip_instance axi_interconnect axi_cpu_interconnect
##     if {$sys_zynq == 2} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     }
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     }
##     if {$sys_zynq == 0} {
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##   }
## 
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
## 
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of_objects $p_hier_cell]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc_0/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [get_bd_pins sys_concat_intc_1/In$m_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
## proc stringtohex {str blocksize} {
##   binary scan $str H* hex
##   return [format %0-[expr $blocksize * 2]s $hex]
## }
## proc checksum8bit {hex} {
## 
##   set chks 0
##   for {set i 0} {$i < [string length $hex]} {incr i} {
##     if { ($i+1) % 2 == 0} {
##       set chks [expr $chks + "0x[string range $hex $i-1 $i]"]
##     }
##   }
##   return [format %0.2x [expr 255 - [expr "0x[string range [format %0.2x $chks] [expr [string length [format %0.2x $chks]] -2] [expr [string length [format %0.2x $chks]] -1]]"] +1]]
## }
## proc hexstr_flip {str} {
## 
##   set fstr {}
##   for {set i 0} {$i < [string length $str]} {incr i} {
##     if { ($i+1) % 8 == 0} {
##       set line [string range $str [expr $i - 7] $i]
##       set fline {}
##       for {set j 0} {$j < [string length $line]} {incr j} {
##         if { ($j+1) % 2 == 0} {
##           append fline [string reverse [append byte [string index $line $j]]]
##         } else {
##           set byte [string index $line $j]
##         }
##       }
##       append fstr [string reverse $fline]
##     }
##   }
##   return $fstr
## }
## proc sysid_gen_sys_init_file {{custom_string {}}} {
## 
##   # git sha
##   if {[catch {exec git rev-parse HEAD} gitsha_string] != 0} {
##     set gitsha_string 0
##   }
##   set gitsha_hex [hexstr_flip [stringtohex $gitsha_string 44]]
## 
##   #git clean
##   set git_clean_string "f"
##   if {$gitsha_string != 0} {
##     if {[catch {exec git status .} gitstat_string] == 0} {
##       if [expr [string match *modified $gitstat_string] == 0] {
##         set git_clean_string "t"
##       }
##     }
##   }
##   set git_clean_hex [hexstr_flip [stringtohex $git_clean_string 4]]
## 
##   # vadj check
##   set vadj_check_string "vadj"
##   set vadj_check_hex [hexstr_flip [stringtohex $vadj_check_string 4]]
## 
##   # time and date
##   set thetime [clock seconds]
##   set timedate_hex [hexstr_flip [stringtohex $thetime 12]]
## 
##   # merge components
##   set verh_hex {}
##   set verh_size 448
## 
##   append verh_hex $gitsha_hex $git_clean_hex $vadj_check_hex $timedate_hex
##   append verh_hex "00000000" [checksum8bit $verh_hex] "000000"
##   set verh_hex [format %0-[expr [expr $verh_size] * 8]s $verh_hex]
## 
##   # common header
##   # size in lines
##   set table_size 16
##   set comh_size [expr 8 * $table_size]
## 
##   # set version
##   set comh_ver_hex "00000001"
## 
##   set boardname [lindex [split [current_project] _] [expr [llength [split [current_project] _]] - 1]]
## 
##   # board name
##   set boardname_hex [hexstr_flip [stringtohex $boardname 32]]
##   
##   # project name
##   set projname_hex [hexstr_flip [stringtohex [string trimright [string trimright [current_project] $boardname] _] 32]]
## 
##   # custom string
##   set custom_hex [hexstr_flip [stringtohex $custom_string 64]]
## 
##   # pr offset
##   # not used
##   set pr_offset "00000000"
## 
##   # init - generate header
##   set comh_hex {}
##   append comh_hex $comh_ver_hex
## 
##   # offset for internal use area
##   set offset $table_size
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for projname_hex
##   set offset [expr $table_size + $verh_size]
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for boardname_hex
##   set offset [expr $offset + [expr [string length $projname_hex] / 8]]
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for custom_hex
##   set offset [expr $offset + [expr [string length $boardname_hex] / 8]]
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for pr custom string
##   set offset $pr_offset
##   append comh_hex [format %08s $offset]
## 
##   # pad header to match size and add checksum
##   set comh_hex [format %0-[expr [expr $table_size - 2] * 8]s $comh_hex]
##   append comh_hex "00000000" [checksum8bit $comh_hex] "000000"
## 
##   # creating file
##   set sys_mem_hex [format %0-[expr 512 * 8]s [concat $comh_hex$verh_hex$projname_hex$boardname_hex$custom_hex]]
## 
##   set sys_mem_file [open "mem_init_sys.txt" "w"]
## 
##   # writting 32 bits to each line
##   for {set i 0} {$i < [string length $sys_mem_hex]} {incr i} {
##     if { ($i+1) % 8 == 0} {
##       puts $sys_mem_file [string index $sys_mem_hex $i]
##     } else {
##       puts -nonewline $sys_mem_file [string index $sys_mem_hex $i]
##     }
##   }
##   close $sys_mem_file
## }
## proc sysid_gen_pr_init_file {custom_string} {
## 
##   set custom_hex [stringtohex $custom_string 64]
## 
##   # creating file
##   set pr_mem_file [open "mem_init_pr.txt" "w"]
## 
##   # writting 32 bits to each line
##   for {set i 0} {$i < [string length $custom_hex]} {incr i} {
##     if { ($i+1) % 8 == 0} {
##       puts $pr_mem_file [string index $custom_hex $i]
##     } else {
##       puts -nonewline $pr_mem_file [string index $custom_hex $i]
##     }
##   }
##   close $pr_mem_file
## }
# source $ad_hdl_dir/projects/scripts/adi_project_xilinx.tcl
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2019.1"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## if {[info exists ::env(ADI_USE_OOC_SYNTHESIS)]} {
##   set ADI_USE_OOC_SYNTHESIS 1
## } elseif {![info exists ADI_USE_OOC_SYNTHESIS]} {
##   set ADI_USE_OOC_SYNTHESIS 0
## }
## set ADI_USE_INCR_COMP 1
## set ADI_POWER_OPTIMIZATION 0
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set p_prcfg_init ""
## set p_prcfg_list ""
## set p_prcfg_status ""
## proc adi_project {project_name {mode 0} {parameter_list {}} } {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_USE_INCR_COMP
## 
##   if [regexp "_ac701$" $project_name] {
##     set p_device "xc7a200tfbg676-2"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *ac701*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_kc705$" $project_name] {
##     set p_device "xc7k325tffg900-2"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *kc705*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_vc707$" $project_name] {
##     set p_device "xc7vx485tffg1761-2"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *vc707*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_vcu118$" $project_name] {
##     set p_device "xcvu9p-flga2104-2L-e"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *vcu118*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set p_device "xcku040-ffva1156-2-e"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *kcu105*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_zed$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *zed*] end]
##     set sys_zynq 1
##   }
##   if [regexp "_coraz7s$" $project_name] {
##     set p_device "xc7z007sclg400-1"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_microzed$" $project_name] {
##     set p_device "xc7z010clg400-1"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zc702$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *zc702*] end]
##     set sys_zynq 1
##   }
##   if [regexp "_zc706$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *zc706*] end]
##     set sys_zynq 1
##   }
##   if [regexp "_mitx045$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zcu102$" $project_name] {
##     set p_device "xczu9eg-ffvb1156-2-e"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *zcu102*] end]
##     set sys_zynq 2
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {$IGNORE_VERSION_CHECK} {
##     if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
##       puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##       puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##     }
##   } else {
##     if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
##       puts -nonewline "ERROR: vivado version mismatch; "
##       puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##       puts -nonewline "This ERROR message can be down-graded to CRITICAL WARNING by setting ADI_IGNORE_VERSION_CHECK environment variable to 1. Be aware that ADI will not support you, if you are using a different tool version.\n"
##       exit 2
##     }
##   }
## 
##   if {$mode == 0} {
##     set project_system_dir "./$project_name.srcs/sources_1/bd/system"
##     create_project $project_name . -part $p_device -force
##   } else {
##     set project_system_dir ".srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir $project_name.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_ghdl_dir} {
##     lappend lib_dirs $ad_ghdl_dir/library
##   }
## 
##   # Set a common IP cache for all projects
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     if {[file exists $ad_hdl_dir/ipcache] == 0} {
##       file mkdir $ad_hdl_dir/ipcache
##     }
##     config_ip_cache -import_from_project -use_cache_location $ad_hdl_dir/ipcache
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
##   source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
## 
##   ## In Vivado there is a limit for the number of warnings and errors which are
##   ## displayed by the tool for a particular error or warning; the default value
##   ## of this limit is 100.
##   ## Overrides the default limit to 2000.
##   set_param messaging.defaultLimit 2000
## 
##   # Set parameters of the top level file
##   # Make the same parameters available to system_bd.tcl
##   set proj_params [get_property generic [current_fileset]]
##   foreach {param value} $parameter_list {
##     lappend proj_params $param=$value
##     set ad_project_params($param) $value
##   }
##   set_property generic $proj_params [current_fileset]
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     set_property synth_checkpoint_mode Hierarchical [get_files  $project_system_dir/system.bd]
##   } else {
##     set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   }
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     export_ip_user_files -of_objects [get_files  $project_system_dir/system.bd] -no_script -sync -force -quiet
##     create_ip_run [get_files  $project_system_dir/system.bd]
##   }
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "$project_name.data/$project_name.hwdef"
##   }
## 
##   if {$ADI_USE_INCR_COMP == 1} {
##     if {[file exists ./reference.dcp]} {
##       set_property incremental_checkpoint ./reference.dcp [get_runs impl_1]
##     }
##   }
## 
## }
## proc adi_project_files {project_name project_files} {
## 
##   foreach pfile $project_files {
##     if {[string range $pfile [expr 1 + [string last . $pfile]] end] == "xdc"} {
##       add_files -norecurse -fileset constrs_1 $pfile
##     } else {
##       add_files -norecurse -fileset sources_1 $pfile
##     }
##   }
## 
##   # NOTE: top file name is always system_top
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ADI_POWER_OPTIMIZATION
##   global ADI_USE_OOC_SYNTHESIS
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     launch_runs -jobs 4 system_*_synth_1 synth_1
##   } else {
##     launch_runs synth_1
##   }
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -warn_on_violation -file timing_impl.log
## 
##   if {[info exists ::env(ADI_GENERATE_UTILIZATION)]} {
##     set csv_file resource_utilization.csv
##     if {[ catch {
##       xilinx::designutils::report_failfast -csv -file $csv_file -transpose -no_header -ignore_pr -quiet
##       set MMCM [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *MMCM* }]]
##       set PLL [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *PLL* }]]
##       set worst_slack_setup [get_property SLACK [get_timing_paths -setup]]
##       set worst_slack_hold [get_property SLACK [get_timing_paths -hold]]
## 
##       set fileRead [open $csv_file r]
##       set lines [split [read $fileRead] "\n"]
##       set names_line [lindex $lines end-3]
##       set values_line [lindex $lines end-2]
##       close $fileRead
## 
##       set fileWrite [open $csv_file w]
##       puts $fileWrite "$names_line,MMCM*,PLL*,Worst_Setup_Slack,Worst_Hold_Slack"
##       puts $fileWrite "$values_line,$MMCM,$PLL,$worst_slack_setup,$worst_slack_hold"
##       close $fileWrite
##       } issue ] != 0 } {
##         puts "GENERATE_REPORTS: tclapp::xilinx::designutils not installed"
##       }
## 
##       # Define a list of IPs for which to generate report utilization
##       set IP_list {
##         ad_ip_jesd_204_tpl_adc
##         ad_ip_jesd_204_tpl_dac
##         axi_jesd204_rx
##         axi_jesd204_tx
##         jesd204_rx
##         jesd204_tx
##         axi_adxcvr
##         util_adxcvr
##         axi_dmac
##         util_cpack2
##         util_upack2
##       }
## 
##       foreach IP_name $IP_list {
## 	set output_file ${IP_name}_resource_utilization.log
##         file delete $output_file
##         foreach IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $IP_name || REF_NAME =~ $IP_name " ] {
##           report_utilization -hierarchical -hierarchical_depth 1 -cells $IP_instance -file $output_file -append -quiet
##           report_property $IP_instance -file $output_file -append -quiet
##           set report_file [ open $output_file a ]
##           puts $report_file "\n\n\n"
##           close $report_file
##         }
##       }
##     } else {
##     puts "GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set"
##   }
## 
##   if {[info exists ::env(ADI_GENERATE_XPA)]} {
##     set csv_file power_analysis.csv
##     set Layers "8to11"
##     set CapLoad "20"
##     set ToggleRate "15.00000"
##     set StatProb "0.500000"
## 
##     set_load $CapLoad [all_outputs]
##     set_operating_conditions -board_layers $Layers
##     set_switching_activity -default_toggle_rate $ToggleRate
##     set_switching_activity -default_static_probability $StatProb
##     set_switching_activity -type lut -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type shift_register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type lut_ram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type dsp -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_rxdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_txdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_output -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_wr_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_bidir_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     report_power -file $csv_file
## 
##     set fileRead [open $csv_file r]
##     set filecontent [read $fileRead]
##     set input_list [split $filecontent "\n"]
## 
##     set TextList [lsearch -all -inline $input_list "*Total On-Chip Power (W)*"]
##     set on_chip_pwr "[lindex [lindex $TextList 0] 6] W"
##     set TextList [lsearch -all -inline $input_list "*Junction Temperature (C)*"]
##     set junction_temp "[lindex [lindex $TextList 0] 5] *C"
##     close $fileRead
## 
##     set fileWrite [open $csv_file w]
##     puts $fileWrite "On-chip_power,Junction_temp"
##     puts $fileWrite "$on_chip_pwr,$junction_temp"
##     close $fileWrite
##   } else {
##     puts "GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set"
##   }
## 
##   # Look for undefined clocks which do not show up in the timing summary
##   set timing_check [check_timing -override_defaults no_clock -no_header -return_string]
##   if {[regexp { (\d+) register} $timing_check -> num_regs]} {
## 
##     if {[info exist num_regs]} {
##       if {$num_regs > 0} {
##         puts "CRITICAL WARNING: There are $num_regs registers with no clocks !!! See no_clock.log for details."
##         check_timing -override_defaults no_clock -verbose -file no_clock.log
##       }
##     }
## 
##   } else {
##     puts "CRITICAL WARNING: The search for undefined clocks failed !!!"
##   }
## 
##   file mkdir $project_name.sdk
## 
##   set timing_string $[report_timing_summary -return_string]
##   if { [string match "*VIOLATED*" $timing_string] == 1 ||
##        [string match "*Timing constraints are not met*" $timing_string] == 1} {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top_bad_timing.hdf
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   } else {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   # checkpoint for the default design
##   global p_prcfg_init
##   # list of checkpoints with all the PRs integrated into the default design
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# adi_project fmcjesdadc1_kc705
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/adi_minimal/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/adi_minimal/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : <D:\adi_minimal\hdl\projects\fmcjesdadc1\kc705\fmcjesdadc1_kc705.srcs\sources_1\bd\system\system.bd> 
## source $ad_hdl_dir/projects/common/kc705/kc705_system_bd.tcl
### create_bd_port -dir I -type rst sys_rst
### create_bd_port -dir I sys_clk_p
### create_bd_port -dir I sys_clk_n
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr3
### create_bd_port -dir I uart_sin
### create_bd_port -dir O uart_sout
### create_bd_port -dir O -from 7 -to 0 spi_csn_o
### create_bd_port -dir I -from 7 -to 0 spi_csn_i
### create_bd_port -dir I spi_clk_i
### create_bd_port -dir O spi_clk_o
### create_bd_port -dir I spi_sdo_i
### create_bd_port -dir O spi_sdo_o
### create_bd_port -dir I spi_sdi_i
### create_bd_port -dir I -from 31 -to 0 gpio0_i
### create_bd_port -dir O -from 31 -to 0 gpio0_o
### create_bd_port -dir O -from 31 -to 0 gpio0_t
### create_bd_port -dir I -from 31 -to 0 gpio1_i
### create_bd_port -dir O -from 31 -to 0 gpio1_o
### create_bd_port -dir O -from 31 -to 0 gpio1_t
### set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_ports sys_rst]
### ad_ip_instance microblaze sys_mb
### ad_ip_parameter sys_mb CONFIG.G_TEMPLATE_LIST 4
### ad_ip_parameter sys_mb CONFIG.C_DCACHE_FORCE_TAG_LUTRAM 1
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'C_DCACHE_FORCE_TAG_LUTRAM' of cell '/sys_mb' is ignored
### ad_ip_instance lmb_v10 sys_dlmb
### ad_ip_instance lmb_v10 sys_ilmb
### ad_ip_instance lmb_bram_if_cntlr sys_dlmb_cntlr
### ad_ip_parameter sys_dlmb_cntlr CONFIG.C_ECC 0
### ad_ip_instance lmb_bram_if_cntlr sys_ilmb_cntlr
### ad_ip_parameter sys_ilmb_cntlr CONFIG.C_ECC 0
### ad_ip_instance blk_mem_gen sys_lmb_bram
### ad_ip_parameter sys_lmb_bram CONFIG.Memory_Type True_Dual_Port_RAM
### ad_ip_parameter sys_lmb_bram CONFIG.use_bram_block BRAM_Controller
### ad_ip_instance mdm sys_mb_debug
### ad_ip_parameter sys_mb_debug CONFIG.C_USE_UART 1
### ad_ip_instance proc_sys_reset sys_rstgen
### ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance proc_sys_reset sys_200m_rstgen
### ad_ip_parameter sys_200m_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance mig_7series axi_ddr_cntrl
### set axi_ddr_cntrl_dir [get_property IP_DIR [get_ips [get_property CONFIG.Component_Name [get_bd_cells axi_ddr_cntrl]]]]
### file copy -force $ad_hdl_dir/projects/common/kc705/kc705_system_mig.prj "$axi_ddr_cntrl_dir/"
### ad_ip_parameter axi_ddr_cntrl CONFIG.XML_INPUT_FILE kc705_system_mig.prj
### ad_ip_instance axi_uartlite axi_uart
### ad_ip_parameter axi_uart CONFIG.C_BAUDRATE 115200
### ad_ip_instance axi_quad_spi axi_spi
### ad_ip_parameter axi_spi CONFIG.C_USE_STARTUP 0
### ad_ip_parameter axi_spi CONFIG.C_NUM_SS_BITS 8
### ad_ip_parameter axi_spi CONFIG.C_SCK_RATIO 8
### ad_ip_instance axi_gpio axi_gpio
### ad_ip_parameter axi_gpio CONFIG.C_IS_DUAL 1
### ad_ip_parameter axi_gpio CONFIG.C_GPIO_WIDTH 32
### ad_ip_parameter axi_gpio CONFIG.C_GPIO2_WIDTH 32
### ad_ip_parameter axi_gpio CONFIG.C_INTERRUPT_PRESENT 1
### ad_ip_instance axi_intc axi_intc
### ad_ip_parameter axi_intc CONFIG.C_HAS_FAST 0
### ad_ip_instance xlconcat sys_concat_intc
### ad_ip_parameter sys_concat_intc CONFIG.NUM_PORTS 16
### ad_ip_instance axi_sysid axi_sysid_0
### ad_ip_instance sysid_rom rom_sys_0
### ad_connect  axi_sysid_0/rom_addr   	rom_sys_0/rom_addr
connect_bd_net /axi_sysid_0/rom_addr /rom_sys_0/rom_addr
### ad_connect  axi_sysid_0/sys_rom_data   	rom_sys_0/rom_data
connect_bd_net /axi_sysid_0/sys_rom_data /rom_sys_0/rom_data
### ad_connect  sys_cpu_clk                 rom_sys_0/clk
create_bd_net sys_cpu_clk
connect_bd_net -net /sys_cpu_clk /rom_sys_0/clk
### ad_connect  sys_mb_debug/Debug_SYS_Rst sys_rstgen/mb_debug_sys_rst
connect_bd_net /sys_mb_debug/Debug_SYS_Rst /sys_rstgen/mb_debug_sys_rst
### ad_connect  sys_rstgen/mb_reset sys_mb/Reset
connect_bd_net /sys_rstgen/mb_reset /sys_mb/Reset
### ad_connect  sys_rstgen/bus_struct_reset sys_dlmb/SYS_Rst
connect_bd_net /sys_rstgen/bus_struct_reset /sys_dlmb/SYS_Rst
### ad_connect  sys_rstgen/bus_struct_reset sys_ilmb/SYS_Rst
connect_bd_net /sys_rstgen/bus_struct_reset /sys_ilmb/SYS_Rst
### ad_connect  sys_rstgen/bus_struct_reset sys_dlmb_cntlr/LMB_Rst
connect_bd_net /sys_rstgen/bus_struct_reset /sys_dlmb_cntlr/LMB_Rst
### ad_connect  sys_rstgen/bus_struct_reset sys_ilmb_cntlr/LMB_Rst
connect_bd_net /sys_rstgen/bus_struct_reset /sys_ilmb_cntlr/LMB_Rst
### ad_connect  sys_dlmb/LMB_Sl_0   sys_dlmb_cntlr/SLMB
connect_bd_intf_net /sys_dlmb/LMB_Sl_0 /sys_dlmb_cntlr/SLMB
### ad_connect  sys_ilmb/LMB_Sl_0   sys_ilmb_cntlr/SLMB
connect_bd_intf_net /sys_ilmb/LMB_Sl_0 /sys_ilmb_cntlr/SLMB
### ad_connect  sys_dlmb_cntlr/BRAM_PORT  sys_lmb_bram/BRAM_PORTA
connect_bd_intf_net /sys_dlmb_cntlr/BRAM_PORT /sys_lmb_bram/BRAM_PORTA
### ad_connect  sys_ilmb_cntlr/BRAM_PORT  sys_lmb_bram/BRAM_PORTB
connect_bd_intf_net /sys_ilmb_cntlr/BRAM_PORT /sys_lmb_bram/BRAM_PORTB
### ad_connect  sys_mb/DLMB   sys_dlmb/LMB_M
connect_bd_intf_net /sys_mb/DLMB /sys_dlmb/LMB_M
### ad_connect  sys_mb/ILMB   sys_ilmb/LMB_M
connect_bd_intf_net /sys_mb/ILMB /sys_ilmb/LMB_M
### ad_connect sys_mb_debug/MBDEBUG_0   sys_mb/DEBUG
connect_bd_intf_net /sys_mb_debug/MBDEBUG_0 /sys_mb/DEBUG
### ad_connect axi_intc/interrupt   sys_mb/INTERRUPT
connect_bd_intf_net /axi_intc/interrupt /sys_mb/INTERRUPT
### ad_connect sys_concat_intc/dout   axi_intc/intr
connect_bd_net /sys_concat_intc/dout /axi_intc/intr
### ad_connect axi_ddr_cntrl/mmcm_locked   sys_rstgen/dcm_locked
connect_bd_net /axi_ddr_cntrl/mmcm_locked /sys_rstgen/dcm_locked
### ad_connect axi_ddr_cntrl/mmcm_locked   sys_200m_rstgen/dcm_locked
connect_bd_net /axi_ddr_cntrl/mmcm_locked /sys_200m_rstgen/dcm_locked
### ad_connect sys_cpu_clk    axi_ddr_cntrl/ui_addn_clk_0
connect_bd_net -net /sys_cpu_clk /axi_ddr_cntrl/ui_addn_clk_0
### ad_connect sys_200m_clk   axi_ddr_cntrl/ui_clk
create_bd_net sys_200m_clk
connect_bd_net -net /sys_200m_clk /axi_ddr_cntrl/ui_clk
### ad_connect sys_cpu_resetn axi_ddr_cntrl/aresetn
create_bd_net sys_cpu_resetn
connect_bd_net -net /sys_cpu_resetn /axi_ddr_cntrl/aresetn
### ad_connect sys_cpu_reset  sys_rstgen/peripheral_reset
create_bd_net sys_cpu_reset
connect_bd_net -net /sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect sys_cpu_resetn sys_rstgen/peripheral_aresetn
connect_bd_net -net /sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect sys_200m_reset  sys_200m_rstgen/peripheral_reset
create_bd_net sys_200m_reset
connect_bd_net -net /sys_200m_reset /sys_200m_rstgen/peripheral_reset
### ad_connect sys_200m_resetn sys_200m_rstgen/peripheral_aresetn
create_bd_net sys_200m_resetn
connect_bd_net -net /sys_200m_resetn /sys_200m_rstgen/peripheral_aresetn
### set sys_cpu_clk      [get_bd_nets sys_cpu_clk]
### set sys_dma_clk      [get_bd_nets sys_200m_clk]
### set sys_iodelay_clk  [get_bd_nets sys_200m_clk]
### set sys_cpu_reset         [get_bd_nets sys_cpu_reset]
### set sys_cpu_resetn        [get_bd_nets sys_cpu_resetn]
### set sys_dma_reset         [get_bd_nets sys_200m_reset]
### set sys_dma_resetn        [get_bd_nets sys_200m_resetn]
### set sys_iodelay_reset     [get_bd_nets sys_200m_reset]
### set sys_iodelay_resetn    [get_bd_nets sys_200m_resetn]
### ad_connect sys_cpu_clk  sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect sys_200m_clk sys_200m_rstgen/slowest_sync_clk
connect_bd_net -net /sys_200m_clk /sys_200m_rstgen/slowest_sync_clk
### ad_connect sys_cpu_clk  sys_mb/Clk
connect_bd_net -net /sys_cpu_clk /sys_mb/Clk
### ad_connect sys_cpu_clk  sys_dlmb/LMB_Clk
connect_bd_net -net /sys_cpu_clk /sys_dlmb/LMB_Clk
### ad_connect sys_cpu_clk  sys_ilmb/LMB_Clk
connect_bd_net -net /sys_cpu_clk /sys_ilmb/LMB_Clk
### ad_connect sys_cpu_clk  sys_dlmb_cntlr/LMB_Clk
connect_bd_net -net /sys_cpu_clk /sys_dlmb_cntlr/LMB_Clk
### ad_connect sys_cpu_clk  sys_ilmb_cntlr/LMB_Clk
connect_bd_net -net /sys_cpu_clk /sys_ilmb_cntlr/LMB_Clk
### ad_connect sys_cpu_clk  axi_spi/ext_spi_clk
connect_bd_net -net /sys_cpu_clk /axi_spi/ext_spi_clk
### ad_connect sys_concat_intc/In0    GND
connect_bd_net GND_1/dout sys_concat_intc/In0
### ad_connect sys_concat_intc/In1    GND
connect_bd_net GND_1/dout sys_concat_intc/In1
### ad_connect sys_concat_intc/In2    GND
connect_bd_net GND_1/dout sys_concat_intc/In2
### ad_connect sys_concat_intc/In3    GND
connect_bd_net GND_1/dout sys_concat_intc/In3
### ad_connect sys_concat_intc/In4    axi_uart/interrupt
connect_bd_net /sys_concat_intc/In4 /axi_uart/interrupt
### ad_connect sys_concat_intc/In5    GND
connect_bd_net GND_1/dout sys_concat_intc/In5
### ad_connect sys_concat_intc/In6    GND
connect_bd_net GND_1/dout sys_concat_intc/In6
### ad_connect sys_concat_intc/In7    GND
connect_bd_net GND_1/dout sys_concat_intc/In7
### ad_connect sys_concat_intc/In8    GND
connect_bd_net GND_1/dout sys_concat_intc/In8
### ad_connect sys_concat_intc/In9    GND
connect_bd_net GND_1/dout sys_concat_intc/In9
### ad_connect sys_concat_intc/In10   axi_spi/ip2intc_irpt
connect_bd_net /sys_concat_intc/In10 /axi_spi/ip2intc_irpt
### ad_connect sys_concat_intc/In11   axi_gpio/ip2intc_irpt
connect_bd_net /sys_concat_intc/In11 /axi_gpio/ip2intc_irpt
### ad_connect sys_concat_intc/In12   GND
connect_bd_net GND_1/dout sys_concat_intc/In12
### ad_connect sys_concat_intc/In13   GND
connect_bd_net GND_1/dout sys_concat_intc/In13
### ad_connect sys_concat_intc/In14   GND
connect_bd_net GND_1/dout sys_concat_intc/In14
### ad_connect sys_concat_intc/In15   GND
connect_bd_net GND_1/dout sys_concat_intc/In15
### ad_connect  sys_rst sys_rstgen/ext_reset_in
connect_bd_net /sys_rst /sys_rstgen/ext_reset_in
### ad_connect  sys_rst axi_ddr_cntrl/sys_rst
connect_bd_net /sys_rst /axi_ddr_cntrl/sys_rst
### ad_connect  sys_200m_rst sys_200m_rstgen/ext_reset_in
create_bd_net sys_200m_rst
connect_bd_net -net /sys_200m_rst /sys_200m_rstgen/ext_reset_in
### ad_connect  sys_200m_rst axi_ddr_cntrl/ui_clk_sync_rst
connect_bd_net -net /sys_200m_rst /axi_ddr_cntrl/ui_clk_sync_rst
### ad_connect  sys_clk_p axi_ddr_cntrl/sys_clk_p
connect_bd_net /sys_clk_p /axi_ddr_cntrl/sys_clk_p
WARNING: [BD 41-1306] The connection to interface pin /axi_ddr_cntrl/sys_clk_p is being overridden by the user. This pin will not be connected as a part of interface connection SYS_CLK
### ad_connect  sys_clk_n axi_ddr_cntrl/sys_clk_n
connect_bd_net /sys_clk_n /axi_ddr_cntrl/sys_clk_n
WARNING: [BD 41-1306] The connection to interface pin /axi_ddr_cntrl/sys_clk_n is being overridden by the user. This pin will not be connected as a part of interface connection SYS_CLK
### ad_connect  ddr3 axi_ddr_cntrl/DDR3
connect_bd_intf_net /ddr3 /axi_ddr_cntrl/DDR3
### ad_connect  uart_sin axi_uart/rx
connect_bd_net /uart_sin /axi_uart/rx
WARNING: [BD 41-1306] The connection to interface pin /axi_uart/rx is being overridden by the user. This pin will not be connected as a part of interface connection UART
### ad_connect  uart_sout axi_uart/tx
connect_bd_net /uart_sout /axi_uart/tx
WARNING: [BD 41-1306] The connection to interface pin /axi_uart/tx is being overridden by the user. This pin will not be connected as a part of interface connection UART
### ad_connect  spi_csn_i axi_spi/ss_i
connect_bd_net /spi_csn_i /axi_spi/ss_i
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/ss_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi_csn_o axi_spi/ss_o
connect_bd_net /spi_csn_o /axi_spi/ss_o
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/ss_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi_clk_i axi_spi/sck_i
connect_bd_net /spi_clk_i /axi_spi/sck_i
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/sck_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi_clk_o axi_spi/sck_o
connect_bd_net /spi_clk_o /axi_spi/sck_o
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/sck_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi_sdo_i axi_spi/io0_i
connect_bd_net /spi_sdo_i /axi_spi/io0_i
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/io0_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi_sdo_o axi_spi/io0_o
connect_bd_net /spi_sdo_o /axi_spi/io0_o
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/io0_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi_sdi_i axi_spi/io1_i
connect_bd_net /spi_sdi_i /axi_spi/io1_i
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/io1_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  gpio0_i axi_gpio/gpio_io_i
connect_bd_net /gpio0_i /axi_gpio/gpio_io_i
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
### ad_connect  gpio0_o axi_gpio/gpio_io_o
connect_bd_net /gpio0_o /axi_gpio/gpio_io_o
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
### ad_connect  gpio0_t axi_gpio/gpio_io_t
connect_bd_net /gpio0_t /axi_gpio/gpio_io_t
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio/gpio_io_t is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
### ad_connect  gpio1_i axi_gpio/gpio2_io_i
connect_bd_net /gpio1_i /axi_gpio/gpio2_io_i
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
### ad_connect  gpio1_o axi_gpio/gpio2_io_o
connect_bd_net /gpio1_o /axi_gpio/gpio2_io_o
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
### ad_connect  gpio1_t axi_gpio/gpio2_io_t
connect_bd_net /gpio1_t /axi_gpio/gpio2_io_t
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio/gpio2_io_t is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
### ad_cpu_interconnect 0x41400000 sys_mb_debug
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/S00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/S00_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_mb/M_AXI_DP
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_clk /sys_mb_debug/S_AXI_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_resetn /sys_mb_debug/S_AXI_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /sys_mb_debug/S_AXI
### ad_cpu_interconnect 0x41200000 axi_intc
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_clk /axi_intc/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_intc/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /axi_intc/s_axi
### ad_cpu_interconnect 0x40600000 axi_uart
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M02_ACLK
connect_bd_net -net /sys_cpu_clk /axi_uart/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M02_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_uart/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M02_AXI /axi_uart/S_AXI
### ad_cpu_interconnect 0x45000000 axi_sysid_0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M03_ACLK
connect_bd_net -net /sys_cpu_clk /axi_sysid_0/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M03_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_sysid_0/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M03_AXI /axi_sysid_0/s_axi
### ad_cpu_interconnect 0x40000000 axi_gpio
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M04_ACLK
connect_bd_net -net /sys_cpu_clk /axi_gpio/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M04_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_gpio/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M04_AXI /axi_gpio/S_AXI
### ad_cpu_interconnect 0x44A70000 axi_spi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M05_ACLK
connect_bd_net -net /sys_cpu_clk /axi_spi/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M05_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_spi/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M05_AXI /axi_spi/AXI_LITE
### ad_mem_hp0_interconnect sys_200m_clk axi_ddr_cntrl/S_AXI
connect_bd_net -net /sys_200m_resetn /axi_mem_interconnect/aresetn
connect_bd_net -net /sys_200m_clk /axi_mem_interconnect/aclk
connect_bd_intf_net /axi_mem_interconnect/M00_AXI /axi_ddr_cntrl/S_AXI
### ad_mem_hp0_interconnect sys_cpu_clk sys_mb/M_AXI_DC
connect_bd_net -net /sys_cpu_clk /axi_mem_interconnect/aclk1
connect_bd_intf_net /axi_mem_interconnect/S00_AXI /sys_mb/M_AXI_DC
Slave segment </axi_ddr_cntrl/memmap/memaddr> is being mapped into address space </sys_mb/Data> at <0x8000_0000 [ 1G ]>
### ad_mem_hp0_interconnect sys_cpu_clk sys_mb/M_AXI_IC
connect_bd_intf_net /axi_mem_interconnect/S01_AXI /sys_mb/M_AXI_IC
Slave segment </axi_ddr_cntrl/memmap/memaddr> is being mapped into address space </sys_mb/Instruction> at <0x8000_0000 [ 1G ]>
### create_bd_addr_seg -range 0x20000 -offset 0x0 [get_bd_addr_spaces sys_mb/Data] \
###   [get_bd_addr_segs sys_dlmb_cntlr/SLMB/Mem] SEG_dlmb_cntlr
### create_bd_addr_seg -range 0x20000 -offset 0x0 [get_bd_addr_spaces sys_mb/Instruction] \
###   [get_bd_addr_segs sys_ilmb_cntlr/SLMB/Mem] SEG_ilmb_cntlr
### ad_connect axi_ddr_cntrl/device_temp_i GND
connect_bd_net GND_12/dout axi_ddr_cntrl/device_temp_i
## source ../common/fmcjesdadc1_bd.tcl
### source $ad_hdl_dir/library/jesd204/scripts/jesd204.tcl
#### proc adi_axi_jesd204_tx_create {ip_name num_lanes {num_links 1} {link_mode 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 16} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-16)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_tx "${ip_name}/tx_axi"
####     ad_ip_instance jesd204_tx "${ip_name}/tx"
#### 
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.LINK_MODE $link_mode
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.LINK_MODE $link_mode
#### 
####     ad_connect "${ip_name}/tx_axi/core_reset" "${ip_name}/tx/reset"
####     if {$link_mode == 1} {ad_connect "${ip_name}/tx_axi/tx_ctrl" "${ip_name}/tx/tx_ctrl"}
####     ad_connect "${ip_name}/tx_axi/tx_cfg" "${ip_name}/tx/tx_cfg"
####     ad_connect "${ip_name}/tx/tx_event" "${ip_name}/tx_axi/tx_event"
####     ad_connect "${ip_name}/tx/tx_status" "${ip_name}/tx_axi/tx_status"
####     if {$link_mode == 1} {ad_connect "${ip_name}/tx/tx_ilas_config" "${ip_name}/tx_axi/tx_ilas_config"}
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/tx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/tx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/tx_axi/s_axi"
####     ad_connect "${ip_name}/tx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     if {$link_mode == 1} {create_bd_pin -dir I -from [expr $num_links - 1] -to 0 "${ip_name}/sync"}
####     create_bd_pin -dir I "${ip_name}/sysref"
#### 
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/tx_data"
#### 
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx_axi/core_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx/clk"
####     if {$link_mode == 1} {ad_connect "${ip_name}/sync" "${ip_name}/tx/sync"}
####     ad_connect "${ip_name}/sysref" "${ip_name}/tx/sysref"
####     ad_connect "${ip_name}/tx_data" "${ip_name}/tx/tx_data"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 "${ip_name}/tx_phy${i}"
####       ad_connect "${ip_name}/tx/tx_phy${i}" "${ip_name}/tx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_axi_jesd204_rx_create {ip_name num_lanes {num_links 1} {link_mode 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 16} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-16)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_rx "${ip_name}/rx_axi"
####     ad_ip_instance jesd204_rx "${ip_name}/rx"
#### 
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.LINK_MODE $link_mode
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.LINK_MODE $link_mode
#### 
####     ad_connect "${ip_name}/rx_axi/core_reset" "${ip_name}/rx/reset"
####     ad_connect "${ip_name}/rx_axi/rx_cfg" "${ip_name}/rx/rx_cfg"
####     ad_connect "${ip_name}/rx/rx_event" "${ip_name}/rx_axi/rx_event"
####     ad_connect "${ip_name}/rx/rx_status" "${ip_name}/rx_axi/rx_status"
####     if {$link_mode == 1} {ad_connect "${ip_name}/rx/rx_ilas_config" "${ip_name}/rx_axi/rx_ilas_config"}
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/rx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/rx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/rx_axi/s_axi"
####     ad_connect "${ip_name}/rx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     if {$link_mode == 1} {create_bd_pin -dir O -from [expr $num_links - 1] -to 0 "${ip_name}/sync"}
####     create_bd_pin -dir I "${ip_name}/sysref"
####     if {$link_mode == 1} {create_bd_pin -dir O "${ip_name}/phy_en_char_align"}
#### #    create_bd_pin -dir I "${ip_name}/phy_ready"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_eof"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_sof"
#### 
#### #    create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/rx_data"
####     create_bd_pin -dir O "${ip_name}/rx_data_tvalid"
####     create_bd_pin -dir O -from [expr $num_lanes * 32 - 1] -to 0 "${ip_name}/rx_data_tdata"
#### 
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx_axi/core_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx/clk"
####     if {$link_mode == 1} {ad_connect "${ip_name}/rx/sync" "${ip_name}/sync"}
####     ad_connect "${ip_name}/sysref" "${ip_name}/rx/sysref"
#### #    ad_connect "${ip_name}/phy_ready" "${ip_name}/rx/phy_ready"
####     if {$link_mode == 1} {ad_connect "${ip_name}/rx/phy_en_char_align" "${ip_name}/phy_en_char_align"}
####     ad_connect "${ip_name}/rx/rx_data" "${ip_name}/rx_data_tdata"
####     ad_connect "${ip_name}/rx/rx_valid" "${ip_name}/rx_data_tvalid"
####     ad_connect "${ip_name}/rx/rx_eof" "${ip_name}/rx_eof"
####     ad_connect "${ip_name}/rx/rx_sof" "${ip_name}/rx_sof"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 "${ip_name}/rx_phy${i}"
####       ad_connect "${ip_name}/rx/rx_phy${i}" "${ip_name}/rx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_tpl_jesd204_tx_create {ip_name num_of_lanes num_of_converters samples_per_frame sample_width {link_layer_bytes_per_beat 4}} {
#### 
#### 
####   if {$num_of_lanes < 1 || $num_of_lanes > 16} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-16)"
####   }
####   # F = (M * N * S) / (L * 8)
####   set bytes_per_frame [expr ($num_of_converters * $sample_width * $samples_per_frame) / ($num_of_lanes * 8)];
####   # one beat per lane must accommodate at least one frame
####   set tpl_bytes_per_beat [expr max($bytes_per_frame, $link_layer_bytes_per_beat)]
#### 
####   # datapath width = L * 8 * TPL_BYTES_PER_BEAT / (M * N)
####   set samples_per_channel [expr ($num_of_lanes * 8 * $tpl_bytes_per_beat) / ($num_of_converters * $sample_width)];
#### 
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
#### 
####     # Interface to link layer
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/link"
#### 
####     # Interface to application layer
####     create_bd_pin -dir I "${ip_name}/dac_dunf"
####     for {set i 0} {$i < $num_of_converters} {incr i} {
####       create_bd_pin -dir O "${ip_name}/dac_enable_${i}"
####       create_bd_pin -dir O "${ip_name}/dac_valid_${i}"
####       create_bd_pin -dir I "${ip_name}/dac_data_${i}"
####     }
#### 
####     # Generic TPL core
####     ad_ip_instance ad_ip_jesd204_tpl_dac "${ip_name}/dac_tpl_core" [list \
####       NUM_LANES $num_of_lanes \
####       NUM_CHANNELS $num_of_converters \
####       SAMPLES_PER_FRAME $samples_per_frame \
####       CONVERTER_RESOLUTION $sample_width \
####       BITS_PER_SAMPLE $sample_width  \
####       OCTETS_PER_BEAT $tpl_bytes_per_beat \
####      ]
#### 
####     if {$num_of_converters > 1} {
####       # Concatenation and slicer cores
####       # xconcat limited to 32 input ports
####       for {set i 0} {$i < $num_of_converters} {incr i 32} {
####       ad_ip_instance xlconcat "${ip_name}/data_concat[expr $i/32]" [list \
####         NUM_PORTS [expr min(32,$num_of_converters-$i)] \
####         ]
####       }
####       # main concat
####       if {$num_of_converters > 32} {
####        ad_ip_instance xlconcat "${ip_name}/data_concat" [list \
####         NUM_PORTS [expr int(ceil(double($num_of_converters)/32))] \
####         ]
####       }
#### 
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_ip_instance xlslice "${ip_name}/enable_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####         ad_ip_instance xlslice "${ip_name}/valid_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####       }
####     }
####     # Create connections
####     # TPL configuration interface
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/dac_tpl_core/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/dac_tpl_core/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/dac_tpl_core/s_axi"
#### 
####     # TPL - link layer
####     ad_connect ${ip_name}/dac_tpl_core/link_clk ${ip_name}/link_clk
####     ad_connect ${ip_name}/dac_tpl_core/link ${ip_name}/link
#### 
####     # TPL - app layer
####     if {$num_of_converters > 1} {
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_connect ${ip_name}/dac_tpl_core/enable ${ip_name}/enable_slice_$i/Din
####         ad_connect ${ip_name}/dac_tpl_core/dac_valid ${ip_name}/valid_slice_$i/Din
#### 
####         ad_connect ${ip_name}/enable_slice_$i/Dout ${ip_name}/dac_enable_$i
####         ad_connect ${ip_name}/valid_slice_$i/Dout ${ip_name}/dac_valid_$i
####         ad_connect ${ip_name}/dac_data_$i ${ip_name}/data_concat[expr $i/32]/In[expr $i%32]
#### 
####       }
####       if {$num_of_converters > 32} {
####         # wire all concatenators together
####         for {set i 0} {$i < $num_of_converters} {incr i 32} {
####           ad_connect ${ip_name}/data_concat[expr $i/32]/dout ${ip_name}/data_concat/In[expr $i/32]
####         }
####         ad_connect ${ip_name}/data_concat/dout ${ip_name}/dac_tpl_core/dac_ddata
####       } else {
####         ad_connect ${ip_name}/data_concat0/dout ${ip_name}/dac_tpl_core/dac_ddata
####       }
####     } else {
####       ad_connect ${ip_name}/dac_data_0 ${ip_name}/dac_tpl_core/dac_ddata
####       ad_connect ${ip_name}/dac_tpl_core/enable ${ip_name}/dac_enable_0
####       ad_connect ${ip_name}/dac_tpl_core/dac_valid ${ip_name}/dac_valid_0
####     }
####     ad_connect ${ip_name}/dac_dunf ${ip_name}/dac_tpl_core/dac_dunf
#### 
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_tpl_jesd204_rx_create {ip_name num_of_lanes num_of_converters samples_per_frame sample_width {link_layer_bytes_per_beat 4}} {
#### 
#### 
####   if {$num_of_lanes < 1 || $num_of_lanes > 16} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-16)"
####   }
####   # F = (M * N * S) / (L * 8)
####   set bytes_per_frame [expr ($num_of_converters * $sample_width * $samples_per_frame) / ($num_of_lanes * 8)];
####   # one beat per lane must accommodate at least one frame
####   set tpl_bytes_per_beat [expr max($bytes_per_frame, $link_layer_bytes_per_beat)]
#### 
####   # datapath width = L * 8 * TPL_BYTES_PER_BEAT / (M * N)
####   set samples_per_channel [expr ($num_of_lanes * 8 * $tpl_bytes_per_beat) / ($num_of_converters * $sample_width)];
#### 
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
#### 
####     # Interface to link layer
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     #create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/link"
####     create_bd_pin -dir I "${ip_name}/link_sof"
####     create_bd_pin -dir I "${ip_name}/link_valid"
####     create_bd_pin -dir I "${ip_name}/link_data"
#### 
####     # Interface to application layer
####     create_bd_pin -dir I "${ip_name}/adc_dovf"
####     for {set i 0} {$i < $num_of_converters} {incr i} {
####       create_bd_pin -dir O "${ip_name}/adc_enable_${i}"
####       create_bd_pin -dir O "${ip_name}/adc_valid_${i}"
####       create_bd_pin -dir O "${ip_name}/adc_data_${i}"
####     }
#### 
####     # Generic TPL core
####     ad_ip_instance ad_ip_jesd204_tpl_adc "${ip_name}/adc_tpl_core" [list \
####       NUM_LANES $num_of_lanes \
####       NUM_CHANNELS $num_of_converters \
####       SAMPLES_PER_FRAME $samples_per_frame \
####       CONVERTER_RESOLUTION $sample_width \
####       BITS_PER_SAMPLE $sample_width  \
####       OCTETS_PER_BEAT $tpl_bytes_per_beat \
####      ]
#### 
####     if {$num_of_converters > 1} {
####       # Slicer cores
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_ip_instance xlslice ${ip_name}/data_slice_$i [list \
####           DIN_WIDTH [expr $sample_width*$samples_per_channel*$num_of_converters] \
####           DIN_FROM [expr $sample_width*$samples_per_channel*($i+1)-1] \
####           DIN_TO [expr $sample_width*$samples_per_channel*$i] \
####         ]
#### 
####         ad_ip_instance xlslice "${ip_name}/enable_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####         ad_ip_instance xlslice "${ip_name}/valid_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####       }
####     }
#### 
####     # Create connections
####     # TPL configuration interface
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/adc_tpl_core/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/adc_tpl_core/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/adc_tpl_core/s_axi"
#### 
####     # TPL - link layer
####     ad_connect ${ip_name}/adc_tpl_core/link_clk ${ip_name}/link_clk
####     #ad_connect ${ip_name}/adc_tpl_core/link ${ip_name}/link
####     ad_connect ${ip_name}/adc_tpl_core/link_sof ${ip_name}/link_sof
####     ad_connect ${ip_name}/adc_tpl_core/link_data ${ip_name}/link_data
####     ad_connect ${ip_name}/adc_tpl_core/link_valid ${ip_name}/link_valid
#### 
####     # TPL - app layer
####     if {$num_of_converters > 1} {
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_connect ${ip_name}/adc_tpl_core/adc_data ${ip_name}/data_slice_$i/Din
####         ad_connect ${ip_name}/adc_tpl_core/enable ${ip_name}/enable_slice_$i/Din
####         ad_connect ${ip_name}/adc_tpl_core/adc_valid ${ip_name}/valid_slice_$i/Din
#### 
####         ad_connect ${ip_name}/data_slice_$i/Dout ${ip_name}/adc_data_$i
####         ad_connect ${ip_name}/enable_slice_$i/Dout ${ip_name}/adc_enable_$i
####         ad_connect ${ip_name}/valid_slice_$i/Dout ${ip_name}/adc_valid_$i
#### 
####       }
####     } else {
####       ad_connect ${ip_name}/adc_tpl_core/adc_data ${ip_name}/adc_data_0
####       ad_connect ${ip_name}/adc_tpl_core/enable ${ip_name}/adc_enable_0
####       ad_connect ${ip_name}/adc_tpl_core/adc_valid ${ip_name}/adc_valid_0
####     }
####     ad_connect ${ip_name}/adc_dovf ${ip_name}/adc_tpl_core/adc_dovf
#### 
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
### ad_ip_instance axi_adxcvr axi_ad9250_xcvr
### ad_ip_parameter axi_ad9250_xcvr CONFIG.NUM_OF_LANES 2
### ad_ip_parameter axi_ad9250_xcvr CONFIG.QPLL_ENABLE 0
### ad_ip_parameter axi_ad9250_xcvr CONFIG.TX_OR_RX_N 0
### ad_ip_parameter axi_ad9250_xcvr CONFIG.LPM_OR_DFE_N 0
### ad_ip_parameter axi_ad9250_xcvr CONFIG.OUT_CLK_SEL 0x2
### ad_ip_parameter axi_ad9250_xcvr CONFIG.SYS_CLK_SEL 0x0
### adi_axi_jesd204_rx_create axi_ad9250_jesd 2
connect_bd_net /axi_ad9250_jesd/rx_axi/core_reset /axi_ad9250_jesd/rx/reset
connect_bd_intf_net /axi_ad9250_jesd/rx_axi/rx_cfg /axi_ad9250_jesd/rx/rx_cfg
connect_bd_intf_net /axi_ad9250_jesd/rx/rx_event /axi_ad9250_jesd/rx_axi/rx_event
connect_bd_intf_net /axi_ad9250_jesd/rx/rx_status /axi_ad9250_jesd/rx_axi/rx_status
connect_bd_intf_net /axi_ad9250_jesd/rx/rx_ilas_config /axi_ad9250_jesd/rx_axi/rx_ilas_config
connect_bd_net /axi_ad9250_jesd/s_axi_aclk /axi_ad9250_jesd/rx_axi/s_axi_aclk
connect_bd_net /axi_ad9250_jesd/s_axi_aresetn /axi_ad9250_jesd/rx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9250_jesd/s_axi /axi_ad9250_jesd/rx_axi/s_axi
connect_bd_net /axi_ad9250_jesd/rx_axi/irq /axi_ad9250_jesd/irq
connect_bd_net /axi_ad9250_jesd/device_clk /axi_ad9250_jesd/rx_axi/core_clk
connect_bd_net /axi_ad9250_jesd/device_clk /axi_ad9250_jesd/rx/clk
connect_bd_net /axi_ad9250_jesd/rx/sync /axi_ad9250_jesd/sync
connect_bd_net /axi_ad9250_jesd/sysref /axi_ad9250_jesd/rx/sysref
connect_bd_net /axi_ad9250_jesd/rx/phy_en_char_align /axi_ad9250_jesd/phy_en_char_align
connect_bd_net /axi_ad9250_jesd/rx/rx_data /axi_ad9250_jesd/rx_data_tdata
connect_bd_net /axi_ad9250_jesd/rx/rx_valid /axi_ad9250_jesd/rx_data_tvalid
connect_bd_net /axi_ad9250_jesd/rx/rx_eof /axi_ad9250_jesd/rx_eof
connect_bd_net /axi_ad9250_jesd/rx/rx_sof /axi_ad9250_jesd/rx_sof
connect_bd_intf_net /axi_ad9250_jesd/rx/rx_phy0 /axi_ad9250_jesd/rx_phy0
connect_bd_intf_net /axi_ad9250_jesd/rx/rx_phy1 /axi_ad9250_jesd/rx_phy1
### ad_ip_instance axi_ad9250 axi_ad9250_core
### ad_ip_instance util_cpack2 axi_ad9250_cpack { \
###   NUM_OF_CHANNELS 2 \
###   SAMPLES_PER_CHANNEL 2 \
###   SAMPLE_DATA_WIDTH 16 \
### }
### ad_ip_instance axi_dmac axi_ad9250_dma
### ad_ip_parameter axi_ad9250_dma CONFIG.DMA_TYPE_SRC 2
### ad_ip_parameter axi_ad9250_dma CONFIG.DMA_TYPE_DEST 0
### ad_ip_parameter axi_ad9250_dma CONFIG.ID 0
### ad_ip_parameter axi_ad9250_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9250_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9250_dma CONFIG.SYNC_TRANSFER_START 1
### ad_ip_parameter axi_ad9250_dma CONFIG.DMA_LENGTH_WIDTH 24
### ad_ip_parameter axi_ad9250_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9250_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9250_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_ip_parameter axi_ad9250_dma CONFIG.DMA_DATA_WIDTH_DEST 64
### ad_ip_parameter axi_ad9250_dma CONFIG.FIFO_SIZE 8
### ad_ip_instance util_adxcvr util_fmcjesdadc1_xcvr
### ad_ip_parameter util_fmcjesdadc1_xcvr CONFIG.QPLL_FBDIV 0x80
### ad_ip_parameter util_fmcjesdadc1_xcvr CONFIG.CPLL_FBDIV 2
### ad_ip_parameter util_fmcjesdadc1_xcvr CONFIG.TX_NUM_OF_LANES 0
### ad_ip_parameter util_fmcjesdadc1_xcvr CONFIG.TX_OUT_DIV 1
### ad_ip_parameter util_fmcjesdadc1_xcvr CONFIG.TX_CLK25_DIV 10
### ad_ip_parameter util_fmcjesdadc1_xcvr CONFIG.RX_NUM_OF_LANES 2
### ad_ip_parameter util_fmcjesdadc1_xcvr CONFIG.RX_OUT_DIV 1
### ad_ip_parameter util_fmcjesdadc1_xcvr CONFIG.RX_CLK25_DIV 10
### ad_ip_parameter util_fmcjesdadc1_xcvr CONFIG.RX_DFE_LPM_CFG 0x0904
### ad_ip_parameter util_fmcjesdadc1_xcvr CONFIG.RX_PMA_CFG 0x00018480
### ad_ip_parameter util_fmcjesdadc1_xcvr CONFIG.RX_CDR_CFG 0x03000023ff10200020
### create_bd_port -dir I rx_ref_clk_0
### ad_xcvrpll  rx_ref_clk_0 util_fmcjesdadc1_xcvr/qpll_ref_clk_*
### ad_xcvrpll  rx_ref_clk_0 util_fmcjesdadc1_xcvr/cpll_ref_clk_*
### ad_xcvrpll  axi_ad9250_xcvr/up_pll_rst util_fmcjesdadc1_xcvr/up_qpll_rst_*
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9250_xcvr/up_pll_rst(rst) and /util_fmcjesdadc1_xcvr/up_qpll_rst_0(undef)
### ad_xcvrpll  axi_ad9250_xcvr/up_pll_rst util_fmcjesdadc1_xcvr/up_cpll_rst_*
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9250_xcvr/up_pll_rst(rst) and /util_fmcjesdadc1_xcvr/up_cpll_rst_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9250_xcvr/up_pll_rst(rst) and /util_fmcjesdadc1_xcvr/up_cpll_rst_1(undef)
### ad_connect  $sys_cpu_resetn util_fmcjesdadc1_xcvr/up_rstn
connect_bd_net -net /sys_cpu_resetn /util_fmcjesdadc1_xcvr/up_rstn
### ad_connect  $sys_cpu_clk util_fmcjesdadc1_xcvr/up_clk
connect_bd_net -net /sys_cpu_clk /util_fmcjesdadc1_xcvr/up_clk
### create_bd_port -dir O rx_core_clk
### ad_xcvrcon  util_fmcjesdadc1_xcvr axi_ad9250_xcvr axi_ad9250_jesd
connect_bd_net /util_fmcjesdadc1_xcvr/rx_out_clk_0 /axi_ad9250_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9250_jesd_rstgen/ext_reset_in
connect_bd_intf_net /axi_ad9250_xcvr/up_es_0 /util_fmcjesdadc1_xcvr/up_es_0
connect_bd_net /axi_ad9250_jesd/phy_en_char_align /util_fmcjesdadc1_xcvr/rx_calign_0
connect_bd_intf_net /axi_ad9250_xcvr/up_ch_0 /util_fmcjesdadc1_xcvr/up_rx_0
connect_bd_net /util_fmcjesdadc1_xcvr/rx_out_clk_0 /util_fmcjesdadc1_xcvr/rx_clk_0
connect_bd_intf_net /util_fmcjesdadc1_xcvr/rx_0 /axi_ad9250_jesd/rx_phy0
connect_bd_net /util_fmcjesdadc1_xcvr/rx_0_p /rx_data_0_p
connect_bd_net /util_fmcjesdadc1_xcvr/rx_0_n /rx_data_0_n
connect_bd_intf_net /axi_ad9250_xcvr/up_es_1 /util_fmcjesdadc1_xcvr/up_es_1
connect_bd_net /axi_ad9250_jesd/phy_en_char_align /util_fmcjesdadc1_xcvr/rx_calign_1
connect_bd_intf_net /axi_ad9250_xcvr/up_ch_1 /util_fmcjesdadc1_xcvr/up_rx_1
connect_bd_net /util_fmcjesdadc1_xcvr/rx_out_clk_0 /util_fmcjesdadc1_xcvr/rx_clk_1
connect_bd_intf_net /util_fmcjesdadc1_xcvr/rx_1 /axi_ad9250_jesd/rx_phy1
connect_bd_net /util_fmcjesdadc1_xcvr/rx_1_p /rx_data_1_p
connect_bd_net /util_fmcjesdadc1_xcvr/rx_1_n /rx_data_1_n
connect_bd_net /axi_ad9250_jesd/sysref /rx_sysref_0
connect_bd_net /axi_ad9250_jesd/sync /rx_sync_0
connect_bd_net /util_fmcjesdadc1_xcvr/rx_out_clk_0 /axi_ad9250_jesd/device_clk
### ad_connect  util_fmcjesdadc1_xcvr/rx_out_clk_0 rx_core_clk
connect_bd_net /util_fmcjesdadc1_xcvr/rx_out_clk_0 /rx_core_clk
### ad_connect  util_fmcjesdadc1_xcvr/rx_out_clk_0 axi_ad9250_core/rx_clk
connect_bd_net /util_fmcjesdadc1_xcvr/rx_out_clk_0 /axi_ad9250_core/rx_clk
### ad_connect  axi_ad9250_jesd/rx_sof axi_ad9250_core/rx_sof
connect_bd_net /axi_ad9250_jesd/rx_sof /axi_ad9250_core/rx_sof
### ad_connect  util_fmcjesdadc1_xcvr/rx_out_clk_0 axi_ad9250_cpack/clk
connect_bd_net /util_fmcjesdadc1_xcvr/rx_out_clk_0 /axi_ad9250_cpack/clk
### ad_connect  axi_ad9250_jesd_rstgen/peripheral_reset axi_ad9250_cpack/reset
connect_bd_net /axi_ad9250_jesd_rstgen/peripheral_reset /axi_ad9250_cpack/reset
### ad_connect  axi_ad9250_core/adc_dovf axi_ad9250_cpack/fifo_wr_overflow
connect_bd_net /axi_ad9250_core/adc_dovf /axi_ad9250_cpack/fifo_wr_overflow
### ad_connect  axi_ad9250_core/adc_valid_a axi_ad9250_cpack/fifo_wr_en
connect_bd_net /axi_ad9250_core/adc_valid_a /axi_ad9250_cpack/fifo_wr_en
### ad_connect  axi_ad9250_core/adc_enable_a axi_ad9250_cpack/enable_0
connect_bd_net /axi_ad9250_core/adc_enable_a /axi_ad9250_cpack/enable_0
### ad_connect  axi_ad9250_core/adc_data_a axi_ad9250_cpack/fifo_wr_data_0
connect_bd_net /axi_ad9250_core/adc_data_a /axi_ad9250_cpack/fifo_wr_data_0
### ad_connect  axi_ad9250_core/adc_enable_b axi_ad9250_cpack/enable_1
connect_bd_net /axi_ad9250_core/adc_enable_b /axi_ad9250_cpack/enable_1
### ad_connect  axi_ad9250_core/adc_data_b axi_ad9250_cpack/fifo_wr_data_1
connect_bd_net /axi_ad9250_core/adc_data_b /axi_ad9250_cpack/fifo_wr_data_1
### ad_connect  axi_ad9250_core/adc_clk axi_ad9250_dma/fifo_wr_clk
connect_bd_net /axi_ad9250_core/adc_clk /axi_ad9250_dma/fifo_wr_clk
### ad_connect  axi_ad9250_dma/fifo_wr axi_ad9250_cpack/packed_fifo_wr
connect_bd_intf_net /axi_ad9250_dma/fifo_wr /axi_ad9250_cpack/packed_fifo_wr
### ad_cpu_interconnect 0x44A60000 axi_ad9250_xcvr
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M06_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9250_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M06_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9250_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M06_AXI /axi_ad9250_xcvr/s_axi
### ad_cpu_interconnect 0x44A10000 axi_ad9250_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M07_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9250_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M07_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9250_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M07_AXI /axi_ad9250_core/s_axi
### ad_cpu_interconnect 0x44AA0000 axi_ad9250_jesd
/axi_ad9250_jesd/rx_axi/s_axi_aclk
/axi_ad9250_jesd/rx_axi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M08_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9250_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M08_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9250_jesd/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M08_AXI /axi_ad9250_jesd/s_axi
### ad_cpu_interconnect 0x7c420000 axi_ad9250_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M09_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9250_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M09_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9250_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M09_AXI /axi_ad9250_dma/s_axi
### ad_mem_hp3_interconnect $sys_cpu_clk sys_ps7/S_AXI_HP3
### ad_mem_hp3_interconnect $sys_cpu_clk axi_ad9250_xcvr/m_axi
connect_bd_intf_net /axi_mem_interconnect/S02_AXI /axi_ad9250_xcvr/m_axi
Slave segment </axi_ddr_cntrl/memmap/memaddr> is being mapped into address space </axi_ad9250_xcvr/m_axi> at <0x8000_0000 [ 1G ]>
### ad_mem_hp2_interconnect $sys_dma_clk sys_ps7/S_AXI_HP2
### ad_mem_hp2_interconnect $sys_dma_clk axi_ad9250_dma/m_dest_axi
connect_bd_intf_net /axi_mem_interconnect/S03_AXI /axi_ad9250_dma/m_dest_axi
connect_bd_net -net /sys_200m_clk /axi_ad9250_dma/m_dest_axi_aclk
Slave segment </axi_ddr_cntrl/memmap/memaddr> is being mapped into address space </axi_ad9250_dma/m_dest_axi> at <0x8000_0000 [ 1G ]>
### ad_connect  $sys_dma_resetn axi_ad9250_dma/m_dest_axi_aresetn
connect_bd_net -net /sys_200m_resetn /axi_ad9250_dma/m_dest_axi_aresetn
### ad_cpu_interrupt ps-11 mb-14 axi_ad9250_jesd/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In14
connect_bd_net /sys_concat_intc/In14 /axi_ad9250_jesd/irq
### ad_cpu_interrupt ps-12 mb-12 axi_ad9250_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In12
connect_bd_net /sys_concat_intc/In12 /axi_ad9250_dma/irq
## ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
## ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "[pwd]/mem_init_sys.txt"
## ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
## sysid_gen_sys_init_file
## ad_ip_parameter axi_ad9250_dma CONFIG.DMA_DATA_WIDTH_DEST 512
## ad_ip_parameter axi_ad9250_dma CONFIG.FIFO_SIZE 32
Wrote  : <D:\adi_minimal\hdl\projects\fmcjesdadc1\kc705\fmcjesdadc1_kc705.srcs\sources_1\bd\system\system.bd> 
INFO: [xilinx.com:ip:microblaze:11.0-16] /sys_mb: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0xBFFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /sys_mb: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0xBFFFFFFF.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_spi 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 15 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 13 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 9 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 8 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 7 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 5 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [BD 41-927] Following properties on pin /axi_sysid_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /rom_sys_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_xcvr/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_core/rx_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_core/adc_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9250_core_0_adc_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_cpack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_fmcjesdadc1_xcvr/up_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /util_fmcjesdadc1_xcvr/rx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_fmcjesdadc1_xcvr/rx_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_fmcjesdadc1_xcvr/rx_clk_1 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_jesd/rx_axi/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_jesd/rx_axi/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_jesd/rx/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0 
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 958.680 ; gain = 105.094
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\adi_minimal\hdl\projects\fmcjesdadc1\kc705\fmcjesdadc1_kc705.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_mb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_dlmb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ilmb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_dlmb_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ilmb_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_lmb_bram .
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_mb_debug .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_200m_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ddr_cntrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
Exporting to file d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/hw_handoff/system_axi_mem_interconnect_0.hwh
Generated Block Design Tcl file d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/hw_handoff/system_axi_mem_interconnect_0_bd.tcl
Generated Hardware Definition File d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/system_axi_mem_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9250_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9250_jesd/rx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9250_jesd/rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9250_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9250_cpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9250_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_fmcjesdadc1_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9250_jesd_rstgen .
Exporting to file D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1491.332 ; gain = 527.652
# adi_project_files fmcjesdadc1_kc705 [list \
#   "../common/fmcjesdadc1_spi.v" \
#   "system_top.v" \
#   "system_constr.xdc" \
#   "$ad_hdl_dir/library/common/ad_iobuf.v" \
#   "$ad_hdl_dir/library/common/ad_sysref_gen.v" \
#   "$ad_hdl_dir/projects/common/kc705/kc705_system_constr.xdc" ]
# adi_project_run fmcjesdadc1_kc705
[Mon Dec 13 21:04:07 2021] Launched synth_1...
Run output will be captured here: D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1491.523 ; gain = 0.191
[Mon Dec 13 21:04:07 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Users/Usuario/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/Usuario/AppData/Roaming/Xilinx/Vivado/init.tcl'
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/adi_minimal/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/adi_minimal/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 478.672 ; gain = 59.023
Command: synth_design -top system_top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1001.402 ; gain = 208.969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33009]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33009]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [D:/adi_minimal/hdl/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (2#1) [D:/adi_minimal/hdl/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'fmcjesdadc1_spi' [d:/adi_minimal/hdl/projects/fmcjesdadc1/common/fmcjesdadc1_spi.v:38]
	Parameter FMC27X_CPLD bound to: 8'b00000000 
	Parameter FMC27X_AD9517 bound to: 8'b10000100 
	Parameter FMC27X_AD9250_0 bound to: 8'b10000000 
	Parameter FMC27X_AD9250_1 bound to: 8'b10000001 
	Parameter FMC27X_AD9129_0 bound to: 8'b10000010 
	Parameter FMC27X_AD9129_1 bound to: 8'b10000011 
INFO: [Synth 8-6155] done synthesizing module 'fmcjesdadc1_spi' (3#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/common/fmcjesdadc1_spi.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_sysref_gen' [D:/adi_minimal/hdl/library/common/ad_sysref_gen.v:38]
	Parameter SYSREF_PERIOD bound to: 64 - type: integer 
	Parameter SYSREF_HALFPERIOD bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_sysref_gen' (4#1) [D:/adi_minimal/hdl/library/common/ad_sysref_gen.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:1833]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (5#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (6#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_GND_12_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_GND_12_0/synth/system_GND_12_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (6#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_12_0' (7#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_GND_12_0/synth/system_GND_12_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9250_core_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_core_0/synth/system_axi_ad9250_core_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9250' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9082/axi_ad9250.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 2 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 2 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 14 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTES_PER_FRAME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_regmap' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_regmap.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 2 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter NUM_PROFILES bound to: 1 - type: integer 
	Parameter CLK_RATIO bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (8#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (9#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_xfer_status.v:38]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel' (10#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized0' (10#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (11#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_awaddr' does not match port width (13) of module 'up_axi' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_regmap.v:144]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_araddr' does not match port width (13) of module 'up_axi' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_regmap.v:154]
INFO: [Synth 8-6157] synthesizing module 'up_adc_common' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 2 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter START_CODE_DISABLE bound to: 1 - type: integer 
	Parameter VERSION bound to: 655714 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (12#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_rst.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (12#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (13#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
INFO: [Synth 8-4471] merging register 'up_adc_start_code_reg[31:0]' into 'up_adc_gpio_out_int_reg[31:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_common.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_adc_start_code_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_common.v:344]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_common' (14#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_common.v:38]
WARNING: [Synth 8-7023] instance 'i_up_adc_common' of module 'up_adc_common' has 44 connections declared, but only 41 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_regmap.v:210]
INFO: [Synth 8-6157] synthesizing module 'up_tpl_common' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ad_ip_jesd204_tpl_common/up_tpl_common.v:38]
	Parameter COMMON_ID bound to: 2'b00 
	Parameter NUM_PROFILES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_tpl_common' (15#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ad_ip_jesd204_tpl_common/up_tpl_common.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_regmap' (16#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_regmap.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_core' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_core.v:26]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 14 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter CDW_RAW bound to: 28 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 56 - type: integer 
	Parameter CDW_FMT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_channel' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_channel.v:26]
	Parameter CONVERTER_RESOLUTION bound to: 14 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter OCTETS_PER_SAMPLE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_datafmt' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_datafmt.v:39]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter OCTETS_PER_SAMPLE bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_datafmt' (17#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_datafmt.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_pnmon' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_pnmon.v:26]
	Parameter CONVERTER_RESOLUTION bound to: 14 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DW bound to: 27 - type: integer 
	Parameter PN_W bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_pnmon' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_pnmon.v:39]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter OOS_THRESHOLD bound to: 16 - type: integer 
	Parameter ALLOW_ZERO_MASKING bound to: 0 - type: integer 
	Parameter CNT_W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_pnmon' (18#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_pnmon.v:39]
WARNING: [Synth 8-7023] instance 'i_pnmon' of module 'ad_pnmon' has 7 connections declared, but only 6 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_pnmon.v:112]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_pnmon' (19#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_pnmon.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_channel' (20#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_channel.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_adc_deframer' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_deframer.v:26]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 14 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 56 - type: integer 
	Parameter SAMPLES_PER_BEAT bound to: 4 - type: integer 
	Parameter BITS_PER_CHANNEL_PER_FRAME bound to: 16 - type: integer 
	Parameter BITS_PER_LANE_PER_FRAME bound to: 16 - type: integer 
	Parameter FRAMES_PER_BEAT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_xcvr_rx_if' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:38]
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_xcvr_rx_if' (21#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle' (22#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_deframer' (23#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_deframer.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc_core' (24#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc_core.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_adc' (25#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4c3c/ad_ip_jesd204_tpl_adc.v:26]
WARNING: [Synth 8-7023] instance 'i_adc_jesd204' of module 'ad_ip_jesd204_tpl_adc' has 32 connections declared, but only 30 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9082/axi_ad9250.v:105]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9250' (26#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9082/axi_ad9250.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9250_core_0' (27#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_core_0/synth/system_axi_ad9250_core_0.v:57]
WARNING: [Synth 8-7023] instance 'axi_ad9250_core' of module 'system_axi_ad9250_core_0' has 34 connections declared, but only 32 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:2467]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9250_cpack_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_cpack_0/synth/system_axi_ad9250_cpack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_cpack2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6295/util_cpack2.v:38]
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 2 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REAL_NUM_OF_CHANNELS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_cpack2_impl' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6295/util_cpack2_impl.v:38]
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 2 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_shell' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 2 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NON_POWER_OF_TWO bound to: 1'b0 
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_network' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_ctrl' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NUM_OF_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_ctrl' (28#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_interconnect' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 1 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized0' (28#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'pack_interconnect' (29#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_network' (30#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_shell' (31#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack2_impl' (32#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6295/util_cpack2_impl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack2' (33#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6295/util_cpack2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9250_cpack_0' (34#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_cpack_0/synth/system_axi_ad9250_cpack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9250_dma_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_dma_0/synth/system_axi_ad9250_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 512 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 0 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 0 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 6 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DBG_ID_PADDING bound to: 2 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 16384 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 8192 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 8192 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 3 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 6 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter PCORE_VERSION bound to: 263009 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_regmap.v:180]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 6 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/d07d/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 26 - type: integer 
	Parameter ASYNC_CLK bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_address_sync' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/d07d/address_sync.v:38]
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MAX_ROOM bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_address_sync' (35#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/d07d/address_sync.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo' (36#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/d07d/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request' (37#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized0' (37#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap' (38#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 512 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 6 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_reset_manager.v:38]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_reset_manager.v:156]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (39#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager' (40#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 512 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 6 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 26 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 29 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 1 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_mm_axi' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/dest_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 512 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 6 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 1 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_address_generator' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/address_generator.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 512 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 1 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 6 - type: integer 
	Parameter LENGTH_WIDTH bound to: 8 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 2'b10 
	Parameter MAX_LENGTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'dmac_address_generator' (41#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/address_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_response_handler' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/response_handler.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_handler' (42#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/response_handler.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_mm_axi' (43#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/dest_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/d07d/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized0' (43#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/d07d/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_fifo_inf' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/src_fifo_inf.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_data_mover' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/data_mover.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter ALLOW_ABORT bound to: 0 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_data_mover' (44#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/data_mover.v:38]
WARNING: [Synth 8-7023] instance 'i_data_mover' of module 'dmac_data_mover' has 29 connections declared, but only 22 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/src_fifo_inf.v:94]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_fifo_inf' (45#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/src_fifo_inf.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 6 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (45#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized1' (45#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (46#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 69 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (47#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_burst_memory.v:38]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 512 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 512 - type: integer 
	Parameter MEM_RATIO bound to: 8 - type: integer 
	Parameter BURST_LEN bound to: 2 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 1 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 32 - type: integer 
	Parameter MEM_RATIO_WIDTH bound to: 3 - type: integer 
	Parameter BURST_LEN_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DATA_WIDTH_MEM_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM_DEST bound to: 512 - type: integer 
	Parameter ADDRESS_WIDTH_SRC bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH_DEST bound to: 6 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_src' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_resize_src.v:43]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_src' (48#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
	Parameter A_ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter A_DATA_WIDTH bound to: 64 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter B_DATA_WIDTH bound to: 512 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter MIN_WIDTH bound to: 64 - type: integer 
	Parameter MAX_WIDTH bound to: 512 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
	Parameter MEM_RATIO bound to: 8 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:86]
WARNING: [Synth 8-6014] Unused sequential element lsb_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:137]
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM m_ram_reg
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym' (49#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_dest' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_resize_dest.v:38]
	Parameter DATA_WIDTH_DEST bound to: 512 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_dest' (50#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_resize_dest.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory' (51#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized0' (51#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/d07d/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized1' (51#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/d07d/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/d07d/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized2' (51#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/d07d/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_generator' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/request_generator.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_GEN_ID bound to: 3'b001 
	Parameter STATE_REWIND_ID bound to: 3'b010 
	Parameter STATE_CONSUME bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_generator' (52#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/request_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 512 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 8 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 6 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized3' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/d07d/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized3' (52#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/d07d/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager' (53#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb' (54#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer' (55#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac' (56#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/7c2d/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9250_dma_0' (57#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_dma_0/synth/system_axi_ad9250_dma_0.v:57]
WARNING: [Synth 8-7023] instance 'axi_ad9250_dma' of module 'system_axi_ad9250_dma_0' has 46 connections declared, but only 45 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:2513]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9250_jesd_imp_YL5HSW' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_rx_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx.v:47]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter NUM_INPUT_PIPELINE bound to: 1 - type: integer 
	Parameter LINK_MODE bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter ENABLE_FRAME_ALIGN_CHECK bound to: 1 - type: integer 
	Parameter ENABLE_FRAME_ALIGN_ERR_RESET bound to: 0 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 512 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter CW bound to: 8 - type: integer 
	Parameter HW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_lane' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_lane.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter ENABLE_FRAME_ALIGN_CHECK bound to: 1 - type: integer 
	Parameter MAX_DATA_PATH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_frame_align_monitor' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_frame_align_monitor.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter RESET_COUNT_ON_MF_ONLY bound to: 1'b1 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_frame_mark' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_frame_mark.v:52]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
	Parameter CW bound to: 4 - type: integer 
	Parameter BEATS_PER_FRAME_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_frame_mark' (58#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_frame_mark.v:52]
WARNING: [Synth 8-6014] Unused sequential element gen_k_char[0].eof_good_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_frame_align_monitor.v:134]
WARNING: [Synth 8-6014] Unused sequential element gen_k_char[1].eof_good_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_frame_align_monitor.v:134]
WARNING: [Synth 8-6014] Unused sequential element gen_k_char[2].eof_good_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_frame_align_monitor.v:134]
WARNING: [Synth 8-6014] Unused sequential element gen_k_char[3].eof_good_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_frame_align_monitor.v:134]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_frame_align_monitor' (59#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_frame_align_monitor.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage' (60#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'align_mux' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/align_mux.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'align_mux' (61#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/align_mux.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized0' (61#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_scrambler' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/jesd204_scrambler.v:47]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_scrambler' (62#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/jesd204_scrambler.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized1' (62#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'elastic_buffer' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/elastic_buffer.v:47]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'elastic_buffer' (63#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/elastic_buffer.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_ilas_monitor' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_ilas_monitor.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_ILAS bound to: 1'b1 
	Parameter STATE_DATA bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element multi_frame_counter_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_ilas_monitor.v:104]
WARNING: [Synth 8-6014] Unused sequential element length_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_ilas_monitor.v:112]
WARNING: [Synth 8-6014] Unused sequential element frame_length_error_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_ilas_monitor.v:121]
WARNING: [Synth 8-6014] Unused sequential element frame_counter_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_ilas_monitor.v:131]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_ilas_monitor' (64#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_ilas_monitor.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_cgs' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_cgs.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CGS_STATE_INIT bound to: 2'b00 
	Parameter CGS_STATE_CHECK bound to: 2'b01 
	Parameter CGS_STATE_DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_cgs.v:92]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_cgs' (65#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_cgs.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_lane' (66#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_ctrl' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_ctrl.v:47]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter STATE_RESET bound to: 0 - type: integer 
	Parameter STATE_WAIT_FOR_PHY bound to: 1 - type: integer 
	Parameter STATE_CGS bound to: 2 - type: integer 
	Parameter STATE_SYNCHRONIZED bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_ctrl.v:102]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_ctrl' (67#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx_ctrl.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_lane_latency_monitor' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_lane_latency_monitor.v:47]
	Parameter NUM_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lane_latency_monitor' (68#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_lane_latency_monitor.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 94 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/pipeline_stage.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized2' (68#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized3' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized3' (68#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_lmfc' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/jesd204_lmfc.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lmfc' (69#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/jesd204_lmfc.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_eof_generator' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/jesd204_eof_generator.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter CW bound to: 4 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_eof_generator' (70#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c757/jesd204_eof_generator.v:47]
WARNING: [Synth 8-6014] Unused sequential element mode_8b10b.ifs_ready_d1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx.v:435]
WARNING: [Synth 8-6014] Unused sequential element mode_8b10b.ifs_ready_d2_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx.v:436]
WARNING: [Synth 8-3848] Net status_lane_emb_state in module/entity jesd204_rx does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx.v:112]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx' (71#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8bd9/jesd204_rx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_0' (72#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:57]
WARNING: [Synth 8-7023] instance 'rx' of module 'system_rx_0' has 45 connections declared, but only 43 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:196]
INFO: [Synth 8-6157] synthesizing module 'system_rx_axi_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_jesd204_rx' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e755/axi_jesd204_rx.v:47]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter LINK_MODE bound to: 1 - type: integer 
	Parameter ENABLE_LINK_STATS bound to: 0 - type: integer 
	Parameter PCORE_VERSION bound to: 66657 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_event__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_event__parameterized0' (72#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized1' (72#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_common' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e3fd/jesd204_up_common.v:47]
	Parameter PCORE_VERSION bound to: 66657 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 256 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 27 - type: integer 
	Parameter LINK_MODE bound to: 1 - type: integer 
	Parameter ENABLE_LINK_STATS bound to: 0 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 4096 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e3fd/jesd204_up_common.v:337]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e3fd/jesd204_up_common.v:355]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon__parameterized0' (72#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_common' (73#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e3fd/jesd204_up_common.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_sysref' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e3fd/jesd204_up_sysref.v:47]
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e3fd/jesd204_up_sysref.v:123]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_sysref' (74#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e3fd/jesd204_up_sysref.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_rx' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e755/jesd204_up_rx.v:47]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 256 - type: integer 
	Parameter LANE_BASE_ADDR bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_rx_lane' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e755/jesd204_up_rx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized2' (74#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_bits.v:46]
INFO: [Synth 8-226] default block is never used [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e755/jesd204_up_rx_lane.v:110]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_ilas_mem' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e755/jesd204_up_ilas_mem.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_ilas_mem' (75#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e755/jesd204_up_ilas_mem.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_rx_lane' (76#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e755/jesd204_up_rx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'sync_data' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_data.v:38]
	Parameter NUM_OF_BITS bound to: 92 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_data' (77#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_data.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_data__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_data.v:38]
	Parameter NUM_OF_BITS bound to: 8 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_data__parameterized0' (77#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2b57/sync_data.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e755/jesd204_up_rx.v:188]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e755/jesd204_up_rx.v:196]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_rx' (78#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e755/jesd204_up_rx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'axi_jesd204_rx' (79#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/e755/axi_jesd204_rx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_axi_0' (80#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9250_jesd_imp_YL5HSW' (81#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:12]
WARNING: [Synth 8-7023] instance 'axi_ad9250_jesd' of module 'axi_ad9250_jesd_imp_YL5HSW' has 38 connections declared, but only 35 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:2559]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9250_jesd_rstgen_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_jesd_rstgen_0/synth/system_axi_ad9250_jesd_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_jesd_rstgen_0/synth/system_axi_ad9250_jesd_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (82#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (83#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (84#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (85#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (86#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (87#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9250_jesd_rstgen_0' (88#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_jesd_rstgen_0/synth/system_axi_ad9250_jesd_rstgen_0.vhd:74]
WARNING: [Synth 8-7023] instance 'axi_ad9250_jesd_rstgen' of module 'system_axi_ad9250_jesd_rstgen_0' has 10 connections declared, but only 6 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:2595]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9250_xcvr_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_xcvr_0/synth/system_axi_ad9250_xcvr_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 2 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 16'b0000001111001010 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 0 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 5'b01000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b00 
	Parameter OUT_CLK_SEL bound to: 3'b010 
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp' (89#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized0' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized0' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized1' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized1' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized2' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized2' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized3' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized3' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized3' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized3' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized4' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized4' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized4' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized4' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized5' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized5' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized5' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized5' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized6' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized6' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized6' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized6' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized7' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized7' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized7' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized7' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized8' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized8' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized8' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized8' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized9' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized9' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized9' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized9' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized10' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized10' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized10' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized10' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized11' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized11' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized11' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized11' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized12' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized12' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized12' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized12' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized13' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized13' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized13' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized13' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mdrp__parameterized14' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized14' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_mstatus__parameterized14' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized14' (90#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_es' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_es.v:38]
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter GTXE2 bound to: 2 - type: integer 
	Parameter GTHE3 bound to: 5 - type: integer 
	Parameter GTHE4 bound to: 8 - type: integer 
	Parameter GTYE4 bound to: 9 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111101 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000000111011 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b000101010001 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b000101010000 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b000101001111 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_es' (91#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_es.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr_up' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_up.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 2 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 16'b0000001111001010 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 0 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 4'b1000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b00 
	Parameter OUT_CLK_SEL bound to: 3'b010 
	Parameter VERSION bound to: 1114465 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_up.v:433]
INFO: [Synth 8-4471] merging register 'up_icm_wr_reg' into 'up_icm_enb_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_up.v:292]
INFO: [Synth 8-4471] merging register 'up_icm_busy_reg' into 'up_icm_enb_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_up.v:295]
WARNING: [Synth 8-6014] Unused sequential element up_icm_wr_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_up.v:292]
WARNING: [Synth 8-6014] Unused sequential element up_icm_busy_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_up.v:295]
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_up' (92#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr_up.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized2' (92#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_awaddr' does not match port width (12) of module 'up_axi__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr.v:1934]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_araddr' does not match port width (12) of module 'up_axi__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr.v:1944]
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr' (93#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/5f80/axi_adxcvr.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9250_xcvr_0' (94#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_xcvr_0/synth/system_axi_ad9250_xcvr_0.v:57]
WARNING: [Synth 8-7023] instance 'axi_ad9250_xcvr' of module 'system_axi_ad9250_xcvr_0' has 90 connections declared, but only 83 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:2602]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cpu_interconnect_0' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:3581]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_I5GH1N' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:296]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_I5GH1N' (95#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:296]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UBGIXM' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:428]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UBGIXM' (96#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:428]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1J5P44O' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:560]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1J5P44O' (97#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:560]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_T17W6X' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:692]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_T17W6X' (98#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:692]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_15FU5SC' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:838]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_15FU5SC' (99#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:838]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_GFBASD' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:970]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_GFBASD' (100#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:970]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_59JXRJ' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:1102]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_59JXRJ' (101#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:1102]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1GBLMBI' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1GBLMBI' (102#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:1248]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_E05M9W' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:1394]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_E05M9W' (103#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:1394]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_17AVPN9' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:1540]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_17AVPN9' (104#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:1540]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WZLZH6' [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:1686]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WZLZH6' (105#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:1686]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 640'b0000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000100010010101010000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101001100000000000000000000000000000000000000000000000000100010010100111000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000101000000000000000000000000000000000000000000000000000000000100000001100000000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 320'b00000000000000000000000000001100000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 10'b1111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 10'b1111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 10 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 640'b0000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000100010010101010000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101001100000000000000000000000000000000000000000000000000100010010100111000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000101000000000000000000000000000000000000000000000000000000000100000001100000000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001111100010000100000111111111111000000000000000000000000000000000100010010101010001111111111111100000000000000000000000000000000010001001010000100001111111111110000000000000000000000000000000001000100101001101111111111111111000000000000000000000000000000000100010010100111000011111111111100000000000000000000000000000000010000000000000000001111111111110000000000000000000000000000000001000101000000001111111111111111000000000000000000000000000000000100000001100000000011111111111100000000000000000000000000000000010000010010000000001111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 10'b1111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 10'b1111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 11 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 10'b0000000000 
	Parameter P_M_AXILITE_MASK bound to: 10'b0000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 10 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000100010010101010000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101001100000000000000000000000000000000000000000000000000100010010100111000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000101000000000000000000000000000000000000000000000000000000000100000001100000000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001111100010000100000111111111111000000000000000000000000000000000100010010101010001111111111111100000000000000000000000000000000010001001010000100001111111111110000000000000000000000000000000001000100101001101111111111111111000000000000000000000000000000000100010010100111000011111111111100000000000000000000000000000000010000000000000000001111111111110000000000000000000000000000000001000101000000001111111111111111000000000000000000000000000000000100000001100000000011111111111100000000000000000000000000000000010000010010000000001111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 11'b01111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (106#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (107#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (107#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (107#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001010000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (107#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (107#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010011100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (107#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (107#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (107#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010101000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (107#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (107#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (108#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (109#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' (110#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (111#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' (111#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (112#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (112#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (112#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (113#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (113#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' (114#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (115#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (116#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cpu_interconnect_0' (117#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:3581]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0_mig' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:75]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 125 - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 8 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 4 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: TRUE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 
	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 
	Parameter CAS_MAP bound to: 12'b000100101010 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100100101 
	Parameter WE_MAP bound to: 12'b000100100100 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 
	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 
	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 
	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 
	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 
	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 
	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 
	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 
	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: TRUE - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: TRUE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_MEM_SIZE bound to: 1073741824 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:133]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (118#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: TRUE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:142]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (119#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (120#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (121#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (122#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:83]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (123#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (124#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: TRUE - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 4 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: TRUE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter VCO_PERIOD bound to: 625 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 20000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 224 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 223 - type: integer 
	Parameter QCNTR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (124#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (125#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (126#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (127#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_axi' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 
	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 
	Parameter CAS_MAP bound to: 12'b000100101010 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100100101 
	Parameter WE_MAP bound to: 12'b000100100100 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 
	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 
	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 
	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 
	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 
	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 
	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 
	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 
	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter INTERFACE bound to: AXI4 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_MC_DATA_WIDTH_LCL bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 
	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 
	Parameter CAS_MAP bound to: 12'b000100101010 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100100101 
	Parameter WE_MAP bound to: 12'b000100100100 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 
	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 
	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 
	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 
	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 
	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 
	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 
	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 
	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 11 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 8 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 12210 - type: integer 
	Parameter CWL_T bound to: 8 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter nCL bound to: 11 - type: integer 
	Parameter nCWL bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 11 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 4 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nRAS bound to: 28 - type: integer 
	Parameter nFAW bound to: 24 - type: integer 
	Parameter nRFC bound to: 88 - type: integer 
	Parameter nWR_CK bound to: 12 - type: integer 
	Parameter nWR bound to: 12 - type: integer 
	Parameter nRRD_CK bound to: 5 - type: integer 
	Parameter nRRD bound to: 5 - type: integer 
	Parameter nWTR_CK bound to: 6 - type: integer 
	Parameter nWTR bound to: 6 - type: integer 
	Parameter nRTP_CK bound to: 6 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter CWL_M bound to: 8 - type: integer 
	Parameter CL_M bound to: 11 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 5 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 5 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 24 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 5 - type: integer 
	Parameter nWTR bound to: 6 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 24 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 5 - type: integer 
	Parameter nWTR bound to: 6 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter nADD_RRD bound to: -3 - type: integer 
	Parameter nRRD_CLKS bound to: 1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 6 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 18 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 5 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 3 - type: integer 
	Parameter CASRD2CASWR bound to: 11 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (128#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (129#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 5 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 2 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:172]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (130#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (130#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (131#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (132#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 28 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nRFC bound to: 88 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 12 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nWTP bound to: 24 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (133#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (134#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (135#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (136#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (136#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (136#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (136#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (136#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (136#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (136#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 11 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 3 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (136#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (136#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (136#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 88 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 22 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (137#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 28 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 12 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 28 - type: integer 
	Parameter nRCD bound to: 11 - type: integer 
	Parameter nWR bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (137#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (138#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (139#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (140#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (141#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 27 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:70040]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (142#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:70040]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (143#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (144#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 
	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 
	Parameter CAS_MAP bound to: 12'b000100101010 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100100101 
	Parameter WE_MAP bound to: 12'b000100100100 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 
	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 
	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 
	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 
	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 
	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 
	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 
	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 
	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter CTL_BYTE_LANE bound to: 8'b00100100 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 
	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 
	Parameter CAS_MAP bound to: 12'b000100101010 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100100101 
	Parameter WE_MAP bound to: 12'b000100100100 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 
	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 
	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 
	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 
	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 
	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 
	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 
	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 
	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000010000000000010000000000010000000000010000000000000000000000000000000000000000000000000000000000010000000000010000000000010000000000010 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: B - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter INT_DELAY bound to: 0.519200 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.500000 - type: float 
	Parameter MC_OCLK_DELAY bound to: 14.540400 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 29 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 8 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:596]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (145#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46291]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (146#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46291]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_DCIEN' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36430]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_DCIEN' (147#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36430]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36270]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' (148#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36270]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_pd' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (149#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_pd' (150#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (151#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (151#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b1111 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b1111 
	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 1250 - type: integer 
	Parameter N_LANES bound to: 11 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 1250 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 1250.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 769.250000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 511.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b0 
	Parameter PO_CIRC_BUF_OFFSET bound to: 30.250000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_DELAY bound to: 1866.187500 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 1944 - type: integer 
	Parameter PO_DELAY_INT bound to: 1866 - type: integer 
	Parameter PI_OFFSET bound to: -78 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 547.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 547.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 56 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "FORCE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:371]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:750]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (152#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (152#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6157] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:60885]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: NONE - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_IN_PHY' (153#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:60885]
INFO: [Synth 8-6157] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36047]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IN_FIFO' (154#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36047]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61022]
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 29 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (155#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61022]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50186]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (156#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50186]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2_FINEDELAY' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34988]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter FINEDELAY bound to: ADD_DLY - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2_FINEDELAY' (157#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34988]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38491]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (158#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38491]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (159#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (159#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (160#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (161#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane' (162#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' (162#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' (162#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' (162#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' (162#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (163#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6157] synthesizing module 'PHY_CONTROL' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61113]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PHY_CONTROL' (164#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61113]
INFO: [Synth 8-226] default block is never used [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-6157] synthesizing module 'PHASER_REF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61097]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_REF' (165#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61097]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' (166#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b0111 
	Parameter DATA_CTL_N bound to: 4'b0000 
	Parameter BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0000 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter N_BYTE_LANES bound to: 3 - type: integer 
	Parameter N_DATA_LANES bound to: 0 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b1 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b1 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b1 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b1 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b0 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b0 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized3' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61022]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 29 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (166#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61022]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50186]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO__parameterized0' (166#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50186]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized1' (166#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized1 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized1 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized1 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized1 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' (166#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized3' (166#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized4' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b010001110011 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (167#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b010001110011 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' (167#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized4' (167#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized5' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b110010110000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized3' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b110010110000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: SYSTEM_AXI_DDR_CNTRL_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized3' (167#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized5' (167#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'PHY_CONTROL__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61113]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: FALSE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: FALSE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PHY_CONTROL__parameterized0' (167#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61113]
INFO: [Synth 8-226] default block is never used [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-3848] Net D_pi_dqs_out_of_range in module/entity mig_7series_v4_2_ddr_phy_4lanes__parameterized0 does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:516]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes__parameterized0' (167#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy' (168#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' (169#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_calib_top' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 
	Parameter CTL_BYTE_LANE bound to: 8'b00100100 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 11 - type: integer 
	Parameter nCWL bound to: 8 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 3 - type: integer 
	Parameter DQSFOUND_CAL bound to: RIGHT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 12210 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:90]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 5'b00000 
	Parameter WL_INIT bound to: 5'b00001 
	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
	Parameter WL_FINE_INC bound to: 5'b00111 
	Parameter WL_WAIT bound to: 5'b01000 
	Parameter WL_EDGE_CHECK bound to: 5'b01001 
	Parameter WL_DQS_CHECK bound to: 5'b01010 
	Parameter WL_DQS_CNT bound to: 5'b01011 
	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
	Parameter WL_FINE_DEC bound to: 5'b01110 
	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
	Parameter WL_CORSE_INC bound to: 5'b10000 
	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
	Parameter WL_CORSE_DEC bound to: 5'b10100 
	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
	Parameter COARSE_TAPS bound to: 7 - type: integer 
	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
	Parameter REDO_COARSE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:797]
WARNING: [Synth 8-5856] 3D RAM wl_corse_cnt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM wl_dqs_tap_count_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:792]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[2] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[3] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[4] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[5] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[6] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[7] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[2] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[3] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[4] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[5] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[6] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[7] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl' (170#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter PHASER_TAP_RES bound to: 9 - type: integer 
	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter TAP_DEC bound to: 29 - type: integer 
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay' (171#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_oclkdelay_cal' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter OCAL_SIMPLE_SCAN_SAMPS bound to: 512 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SCAN_PCT_SAMPS_SOLID bound to: 95 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_lim' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:69]
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter TDQSS_DEGREES bound to: 60 - type: integer 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter DIV_FACTOR bound to: 6 - type: integer 
	Parameter TDQSS_LIM_MMCM_TAPS bound to: 9 - type: integer 
	Parameter WAIT_CNT bound to: 15 - type: integer 
	Parameter IDLE bound to: 14'b00000000000001 
	Parameter INIT bound to: 14'b00000000000010 
	Parameter WAIT_WR_REQ bound to: 14'b00000000000100 
	Parameter WAIT_POC_DONE bound to: 14'b00000000001000 
	Parameter WAIT_STG3 bound to: 14'b00000000010000 
	Parameter STAGE3_INC bound to: 14'b00000000100000 
	Parameter STAGE3_DEC bound to: 14'b00000001000000 
	Parameter STAGE2_INC bound to: 14'b00000010000000 
	Parameter STAGE2_DEC bound to: 14'b00000100000000 
	Parameter STG3_INCDEC_WAIT bound to: 14'b00001000000000 
	Parameter STG2_INCDEC_WAIT bound to: 14'b00010000000000 
	Parameter STAGE2_TAP_CHK bound to: 14'b00100000000000 
	Parameter PRECH_REQUEST bound to: 14'b01000000000000 
	Parameter LIMIT_DONE bound to: 14'b10000000000000 
WARNING: [Synth 8-6014] Unused sequential element oclkdelay_calib_done_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:268]
WARNING: [Synth 8-6014] Unused sequential element cmplx_stg3_left_lim_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:394]
WARNING: [Synth 8-6014] Unused sequential element cmplx_stg3_right_lim_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:409]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_lim' (172#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_top' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v:68]
	Parameter LANE_CNT_WIDTH bound to: 3 - type: integer 
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CCENABLE bound to: 0 - type: integer 
	Parameter SCANFROMRIGHT bound to: 1 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_tap_base' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:99]
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter SAMP_WAIT_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pd_out_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:138]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_tap_base' (173#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:99]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_meta' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:106]
	Parameter SCANFROMRIGHT bound to: 1 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter NINETY bound to: 14 - type: integer 
	Parameter TAPSPERKCLKX2 bound to: 112 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:193]
WARNING: [Synth 8-6014] Unused sequential element prev_valid_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:281]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_meta' (174#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:106]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_edge_store' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_edge_store' (175#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_cc' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CCENABLE bound to: 0 - type: integer 
	Parameter LANE_CNT_WIDTH bound to: 3 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter SAMPS_SOLID_THRESH bound to: 410 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_cc' (176#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_top' (177#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_mux' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v:72]
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PO_WAIT bound to: 15 - type: integer 
	Parameter POW_WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_mux' (178#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_data' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:120]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter OCAL_DQ_MASK bound to: 8'b00000000 
WARNING: [Synth 8-6014] Unused sequential element second_half_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:170]
WARNING: [Synth 8-3936] Found unconnected internal register 'word_shifted_reg' and it is trimmed from '64' to '8' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:190]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_data' (179#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:120]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_samp' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:109]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter OCAL_SIMPLE_SCAN_SAMPS bound to: 512 - type: integer 
	Parameter SCAN_PCT_SAMPS_SOLID bound to: 95 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter ONE bound to: 1 - type: integer 
	Parameter CMPLX_DATA_CNT bound to: 157 - type: integer 
	Parameter SIMP_DATA_CNT bound to: 1 - type: integer 
	Parameter DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter CMPLX_SAMPS bound to: 50 - type: integer 
	Parameter SAMP_CNT_WIDTH bound to: 10 - type: integer 
	Parameter SIMP_SAMPS_SOLID_THRESH bound to: 486 - type: integer 
	Parameter SIMP_SAMPS_HALF_THRESH bound to: 243 - type: integer 
	Parameter CMPLX_SAMPS_SOLID_THRESH bound to: 48 - type: integer 
	Parameter CMPLX_SAMPS_HALF_THRESH bound to: 24 - type: integer 
	Parameter NULL bound to: 2'b11 
	Parameter FUZZ bound to: 2'b00 
	Parameter ONEEIGHTY bound to: 2'b10 
	Parameter ZERO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_samp' (180#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v:109]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_edge' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v:91]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NULL bound to: 2'b11 
	Parameter FUZZ bound to: 2'b00 
	Parameter ONEEIGHTY bound to: 2'b10 
	Parameter ZERO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v:184]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_edge' (181#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v:91]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_cntlr' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_cntlr' (182#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v:82]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_po_cntlr' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:105]
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter POC_SAMPLE_CLEAR_WAIT bound to: 1024 - type: integer 
	Parameter MAX_RESUME_WAIT bound to: 1024 - type: integer 
	Parameter RESUME_WAIT_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:420]
WARNING: [Synth 8-6014] Unused sequential element phy_rddata_en_3_second_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:359]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_po_cntlr' (183#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:105]
WARNING: [Synth 8-3848] Net dbg_oclkdelay_rd_data in module/entity mig_7series_v4_2_ddr_phy_oclkdelay_cal does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v:207]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_oclkdelay_cal' (184#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 11 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 8 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000111100001111 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:207]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:691]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal' (185#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_rdlvl' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:81]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[3:0]' into 'rd_mux_sel_r_reg[3:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_rdlvl' (186#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_prbs_rdlvl' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter PRBS_IDLE bound to: 6'b000000 
	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
	Parameter PRBS_DEC_DQS bound to: 6'b000011 
	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
	Parameter PRBS_INC_DQS bound to: 6'b000101 
	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
	Parameter PRBS_NEXT_DQS bound to: 6'b001000 
	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001001 
	Parameter PRBS_DONE bound to: 6'b001010 
	Parameter PRBS_CALC_TAPS_PRE bound to: 6'b001011 
	Parameter PRBS_CALC_TAPS_WAIT bound to: 6'b001100 
	Parameter FINE_PI_DEC bound to: 6'b001101 
	Parameter FINE_PI_DEC_WAIT bound to: 6'b001110 
	Parameter FINE_PI_INC bound to: 6'b001111 
	Parameter FINE_PI_INC_WAIT bound to: 6'b010000 
	Parameter FINE_PAT_COMPARE_PER_BIT bound to: 6'b010001 
	Parameter FINE_CALC_TAPS bound to: 6'b010010 
	Parameter FINE_CALC_TAPS_WAIT bound to: 6'b010011 
	Parameter RD_DONE_WAIT_FOR_PI_INC_INC bound to: 6'b010100 
	Parameter RD_DONE_WAIT_FOR_PI_INC_DEC bound to: 6'b010101 
	Parameter NUM_SAMPLES_CNT bound to: 12'b000000001100 
	Parameter NUM_SAMPLES_CNT1 bound to: 12'b000000010100 
	Parameter NUM_SAMPLES_CNT2 bound to: 12'b000000001010 
	Parameter MIN_WIN bound to: 8 - type: integer 
	Parameter MATCH_ALL_ONE bound to: 8'b11111111 
	Parameter MIN_PASS bound to: 8'b00000000 
	Parameter MIN_LEFT bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1152]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_rise0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_fall0_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_rise1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_fall1_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_rise2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_fall2_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_rise3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_fall3_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element rd_valid_r3_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element samples_cnt1_en_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:646]
WARNING: [Synth 8-6014] Unused sequential element samples_cnt2_en_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:662]
WARNING: [Synth 8-6014] Unused sequential element prbs_dec_tap_calc_plus_3_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:848]
WARNING: [Synth 8-6014] Unused sequential element prbs_dec_tap_calc_minus_3_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:849]
WARNING: [Synth 8-6014] Unused sequential element prbs_tap_mod_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1132]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_prbs_rdlvl' (187#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_prbs_gen' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:92]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:156]
WARNING: [Synth 8-6014] Unused sequential element reseed_prbs_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:157]
WARNING: [Synth 8-6014] Unused sequential element lfsr_q_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_prbs_gen' (188#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:92]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_init' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:89]
	Parameter tCK bound to: 1250 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 11 - type: integer 
	Parameter nCWL bound to: 8 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter REFRESH_TIMER bound to: 12210 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 14 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 40 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 1250 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 40 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 140 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 79 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 34 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 12 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0011 
	Parameter REG_RC10 bound to: 8'b10011010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 8 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5273]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_cs1_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4271]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_odt_r1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4273]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1421]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_rank_cntr_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1539]
WARNING: [Synth 8-6014] Unused sequential element cnt_pwron_cke_done_r1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1781]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_pre_wait_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1814]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_pre_wait_done_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1815]
WARNING: [Synth 8-6014] Unused sequential element rnk_ref_cnt_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1941]
WARNING: [Synth 8-6014] Unused sequential element read_calib_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2720]
WARNING: [Synth 8-6014] Unused sequential element read_calib_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2727]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_rank_done_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2778]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_all_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2783]
WARNING: [Synth 8-6014] Unused sequential element complex_row0_rd_done_r1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3339]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_wr_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3632]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_data_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3714]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4173]
WARNING: [Synth 8-6014] Unused sequential element calib_cas_slot_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[1].mr2_r_reg[1] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[1].mr1_r_reg[1] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[2].mr2_r_reg[2] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[2].mr1_r_reg[2] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[3].mr2_r_reg[3] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
WARNING: [Synth 8-6014] Unused sequential element gen_rnk[3].mr1_r_reg[3] was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-6014] Unused sequential element prech_done_r1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
WARNING: [Synth 8-6014] Unused sequential element calib_cmd_wren_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_init' (189#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:89]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrcal' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 3 - type: integer 
	Parameter FINE_CNT bound to: 22 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:534]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r5_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:535]
WARNING: [Synth 8-6014] Unused sequential element pat1_detect_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1124]
WARNING: [Synth 8-6014] Unused sequential element early1_detect_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1125]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[3:0]' into 'po_stg2_wrcal_cnt_reg[3:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-6014] Unused sequential element rd_mux_sel_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrcal' (190#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:77]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_tempmon' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:69]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
WARNING: [Synth 8-6014] Unused sequential element calib_complete_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:182]
WARNING: [Synth 8-6014] Unused sequential element sample_en_cnt_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:188]
WARNING: [Synth 8-6014] Unused sequential element device_temp_capture_102_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:290]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_tempmon' (191#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:69]
WARNING: [Synth 8-6014] Unused sequential element tempmon_sel_pi_incdec_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:883]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:898]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r2_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:899]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r3_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:900]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:901]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r5_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:902]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r6_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:903]
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
WARNING: [Synth 8-6014] Unused sequential element skip_calib_tap_off.skip_cal_tempmon_samp_en_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_calib_top' (192#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_top' (193#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mem_intfc' (194#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_top' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter CWL_M bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_cmd' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_cmd' (195#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_wr_data' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:131]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 9 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 576 - type: integer 
	Parameter FULL_RAM_CNT bound to: 96 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 96 - type: integer 
	Parameter RAM_WIDTH bound to: 576 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
WARNING: [Synth 8-6014] Unused sequential element app_wdf_rdy_r_copy4_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:268]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_wr_data' (196#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:131]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_rd_data' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:140]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 512 - type: integer 
	Parameter FULL_RAM_CNT bound to: 85 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 86 - type: integer 
	Parameter RAM_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:432]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_rd_data' (197#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:140]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_top' (198#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v:90]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 6 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axi_register_slice' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 3 - type: integer 
	Parameter C_AW_SIZE bound to: 63 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 3 - type: integer 
	Parameter C_W_SIZE bound to: 580 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 3 - type: integer 
	Parameter C_B_SIZE bound to: 5 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 3 - type: integer 
	Parameter C_AR_SIZE bound to: 63 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 3 - type: integer 
	Parameter C_R_SIZE bound to: 518 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:206]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice' (199#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 580 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized0' (199#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized1' (199#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 518 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axic_register_slice__parameterized2' (199#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_axi_register_slice' (200#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:63]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_aw_channel' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v:57]
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_cmd_translator' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v:62]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_incr_cmd' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:64]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:126]
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:191]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:220]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_incr_cmd' (201#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_wrap_cmd' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:97]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:221]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:239]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_wrap_cmd' (202#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_cmd_translator' (203#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_wr_cmd_fsm' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v:76]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_wr_cmd_fsm' (204#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_aw_channel' (205#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v:57]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_w_channel' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:64]
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_2_axi_mc_w_channel does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:96]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_w_channel' (206#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:64]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_b_channel' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v:83]
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter P_WIDTH bound to: 3 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter B_RESP_PERF bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_fifo' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 3 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_fifo' (207#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_b_channel' (208#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_ar_channel' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v:57]
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_cmd_translator__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v:62]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_incr_cmd__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:64]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:191]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:220]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_incr_cmd__parameterized0' (208#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:97]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:221]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:239]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0' (208#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_cmd_translator__parameterized0' (208#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_cmd_fsm' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v:72]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_cmd_fsm' (209#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_ar_channel' (210#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v:57]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_r_channel' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:67]
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 6 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 513 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:189]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_fifo__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 513 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_fifo__parameterized0' (210#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_fifo__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 6 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_fifo__parameterized1' (210#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:315]
WARNING: [Synth 8-6014] Unused sequential element rd_last_r_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:216]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_r_channel' (211#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:67]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_axi_mc_cmd_arbiter' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v:61]
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc_cmd_arbiter' (212#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_axi_mc' (213#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v:90]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:500]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_memc_ui_top_axi' (214#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:72]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:784]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:786]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:788]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:790]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:793]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:796]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:798]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:801]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:810]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity system_axi_ddr_cntrl_0_mig does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:811]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0_mig' (215#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig.v:75]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0' (216#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0.v:70]
WARNING: [Synth 8-7023] instance 'axi_ddr_cntrl' of module 'system_axi_ddr_cntrl_0' has 70 connections declared, but only 59 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:2910]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_0/synth/system_axi_gpio_0.vhd:90]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_0/synth/system_axi_gpio_0.vhd:182]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (217#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (218#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (219#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (220#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 64'b0000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (221#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-226] default block is never used [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (221#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[24].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[25].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[26].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[27].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[28].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[29].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[30].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].GPIO_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[8].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[9].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[11].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[12].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[13].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[14].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[15].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[16].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[17].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[19].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[20].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[21].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[22].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[23].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[24].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[25].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[26].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[27].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[28].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[29].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[30].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[31].GPIO2_DBus_i_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (222#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (223#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0' (224#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_0/synth/system_axi_gpio_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'system_axi_intc_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/synth/system_axi_intc_0.vhd:85]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: system_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111010011111111111 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111001111101111 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:3452' bound to instance 'U0' of component 'axi_intc' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/synth/system_axi_intc_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: system_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -22529 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -3089 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'intc_core' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -22529 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -3089 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_IVAR_WE_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:767]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:1894]
WARNING: [Synth 8-6014] Unused sequential element ack_or_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:2682]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (225#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (225#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (225#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (225#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b0 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (225#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b1 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (225#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (225#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (225#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (225#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (226#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-256] done synthesizing module 'system_axi_intc_0' (227#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/synth/system_axi_intc_0.vhd:85]
INFO: [Synth 8-6157] synthesizing module 'system_axi_mem_interconnect_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/synth/system_axi_mem_interconnect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_518a' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1RH4UBF' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:1770]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_one_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_0/synth/bd_518a_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' (227#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_one_0' (228#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_0/synth/bd_518a_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_518a_psr0_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/synth/bd_518a_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/synth/bd_518a_psr0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (228#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (228#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_518a_psr0_0' (229#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/synth/bd_518a_psr0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_518a_psr0_0' has 10 connections declared, but only 6 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:1829]
INFO: [Synth 8-638] synthesizing module 'bd_518a_psr_aclk_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/synth/bd_518a_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/synth/bd_518a_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_518a_psr_aclk_0' (230#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/synth/bd_518a_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_518a_psr_aclk_0' has 10 connections declared, but only 6 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:1836]
INFO: [Synth 8-638] synthesizing module 'bd_518a_psr_aclk1_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/synth/bd_518a_psr_aclk1_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/synth/bd_518a_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_518a_psr_aclk1_0' (231#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/synth/bd_518a_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_518a_psr_aclk1_0' has 10 connections declared, but only 6 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:1843]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1RH4UBF does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:1800]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1RH4UBF' (232#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:1770]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_7VTZMO' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:1852]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_m00e_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_46/synth/bd_518a_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_m00e_0' (241#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_46/synth/bd_518a_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_7VTZMO' (242#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:1852]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_L6UUTO' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:2223]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_m00arn_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_41/synth/bd_518a_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (248#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (249#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5088 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 159 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 159 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 159 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 159 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 159 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 159 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 159 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 159 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 159 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 159 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 159 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 159 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 160 - type: integer 
	Parameter rstb_loop_iter bound to: 160 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 159 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (252#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (252#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_m00arn_0' (258#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_41/synth/bd_518a_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_m00awn_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_43/synth/bd_518a_m00awn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_m00awn_0' (259#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_43/synth/bd_518a_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_m00bn_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_45/synth/bd_518a_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 672 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 21 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 21 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 21 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 21 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 21 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 21 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 21 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 21 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 21 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 21 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 21 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 21 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 21 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (259#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (259#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 288 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 9 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 9 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 12 - type: integer 
	Parameter rstb_loop_iter bound to: 12 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (259#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (259#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_m00bn_0' (260#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_45/synth/bd_518a_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_m00rn_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_42/synth/bd_518a_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5728 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 179 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 179 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 179 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 179 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 179 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 179 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 179 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 179 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 179 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 179 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 179 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 179 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 180 - type: integer 
	Parameter rstb_loop_iter bound to: 180 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 179 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (260#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (260#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5664 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 177 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 177 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 177 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 177 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 177 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 177 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 177 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 177 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 177 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 177 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 177 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 177 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 180 - type: integer 
	Parameter rstb_loop_iter bound to: 180 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 177 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (260#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (260#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_m00rn_0' (261#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_42/synth/bd_518a_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_m00wn_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_44/synth/bd_518a_m00wn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (261#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (261#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4896 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 153 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 153 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 153 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 153 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 153 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 153 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 153 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 153 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 153 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 153 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 153 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 153 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 153 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (261#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (261#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 152 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 152 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 152 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 152 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 152 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 152 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 152 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 152 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 152 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 152 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 152 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 152 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 152 - type: integer 
	Parameter rstb_loop_iter bound to: 152 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 152 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (261#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (261#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_m00wn_0' (262#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_44/synth/bd_518a_m00wn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_L6UUTO' (263#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:2223]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_m00s2a_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_40/synth/bd_518a_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_m00s2a_0' (265#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_40/synth/bd_518a_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s00a2s_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_12/synth/bd_518a_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s00a2s_0' (267#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_12/synth/bd_518a_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_186UJKZ' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:2528]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s00mmu_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_9/synth/bd_518a_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s00mmu_0' (271#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_9/synth/bd_518a_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s00sic_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_11/synth/bd_518a_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s00sic_0' (276#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_11/synth/bd_518a_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s00tr_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_10/synth/bd_518a_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s00tr_0' (279#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_10/synth/bd_518a_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_186UJKZ' (280#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:2528]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_12K8I49' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:3145]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_sarn_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_13/synth/bd_518a_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (280#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (280#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 140 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 140 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 140 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 140 - type: integer 
	Parameter rstb_loop_iter bound to: 140 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (280#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (280#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_sarn_0' (281#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_13/synth/bd_518a_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_sawn_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_15/synth/bd_518a_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_sawn_0' (282#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_15/synth/bd_518a_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_sbn_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_17/synth/bd_518a_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized10' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 27 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 27 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 27 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (283#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (283#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_sbn_0' (284#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_17/synth/bd_518a_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_srn_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_14/synth/bd_518a_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized11' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized11' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5952 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 186 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 186 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 186 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 186 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 186 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 186 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 186 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 186 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 186 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 186 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 186 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 186 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 188 - type: integer 
	Parameter rstb_loop_iter bound to: 188 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 186 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized11' (285#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized11' (285#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized12' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized12' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5888 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 184 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 184 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 184 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 184 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 184 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 184 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 184 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 184 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 184 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 184 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 184 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 184 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 184 - type: integer 
	Parameter rstb_loop_iter bound to: 184 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 184 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized12' (285#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized12' (285#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_srn_0' (286#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_14/synth/bd_518a_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_swn_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_16/synth/bd_518a_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized13' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized13' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 6336 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 198 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 198 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 198 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 198 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 198 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 198 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 198 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 198 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 198 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 198 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 198 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 198 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 200 - type: integer 
	Parameter rstb_loop_iter bound to: 200 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 198 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized13' (287#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized13' (287#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized14' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized14' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 6272 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 196 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 196 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 196 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 196 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 196 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 196 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 196 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 196 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 196 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 196 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 196 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 196 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 196 - type: integer 
	Parameter rstb_loop_iter bound to: 196 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 196 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized14' (287#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized14' (287#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_swn_0' (288#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_16/synth/bd_518a_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_12K8I49' (289#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:3145]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s01a2s_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_21/synth/bd_518a_s01a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s01a2s_0' (290#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_21/synth/bd_518a_s01a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_15UBG7' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:3441]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s01mmu_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_18/synth/bd_518a_s01mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s01mmu_0' (291#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_18/synth/bd_518a_s01mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s01sic_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_20/synth/bd_518a_s01sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s01sic_0' (292#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_20/synth/bd_518a_s01sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s01tr_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_19/synth/bd_518a_s01tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s01tr_0' (293#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_19/synth/bd_518a_s01tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_15UBG7' (294#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:3441]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_6NAXU7' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:3731]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_sarn_1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_22/synth/bd_518a_sarn_1.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_sarn_1' (295#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_22/synth/bd_518a_sarn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_srn_1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_23/synth/bd_518a_srn_1.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_srn_1' (296#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_23/synth/bd_518a_srn_1.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_6NAXU7' (297#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:3731]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s02a2s_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_27/synth/bd_518a_s02a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s02a2s_0' (298#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_27/synth/bd_518a_s02a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's02_entry_pipeline_imp_VV1GZU' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:3862]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s02mmu_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_24/synth/bd_518a_s02mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s02mmu_0' (299#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_24/synth/bd_518a_s02mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s02sic_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_26/synth/bd_518a_s02sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s02sic_0' (300#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_26/synth/bd_518a_s02sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s02tr_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_25/synth/bd_518a_s02tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s02tr_0' (301#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_25/synth/bd_518a_s02tr_0.sv:58]
WARNING: [Synth 8-7023] instance 's02_transaction_regulator' of module 'bd_518a_s02tr_0' has 82 connections declared, but only 80 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:4320]
INFO: [Synth 8-6155] done synthesizing module 's02_entry_pipeline_imp_VV1GZU' (302#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:3862]
INFO: [Synth 8-6157] synthesizing module 's02_nodes_imp_TUKS2C' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:4403]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_sarn_2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_28/synth/bd_518a_sarn_2.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_sarn_2' (303#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_28/synth/bd_518a_sarn_2.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_sawn_1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_30/synth/bd_518a_sawn_1.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_sawn_1' (304#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_30/synth/bd_518a_sawn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_sbn_1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_32/synth/bd_518a_sbn_1.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_sbn_1' (305#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_32/synth/bd_518a_sbn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_srn_2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_29/synth/bd_518a_srn_2.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_srn_2' (306#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_29/synth/bd_518a_srn_2.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_swn_1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_31/synth/bd_518a_swn_1.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_swn_1' (307#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_31/synth/bd_518a_swn_1.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's02_nodes_imp_TUKS2C' (308#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:4403]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s03a2s_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_36/synth/bd_518a_s03a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s03a2s_0' (309#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_36/synth/bd_518a_s03a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's03_entry_pipeline_imp_1STVCF2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:4699]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s03mmu_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_33/synth/bd_518a_s03mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s03mmu_0' (310#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_33/synth/bd_518a_s03mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s03sic_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_35/synth/bd_518a_s03sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s03sic_0' (311#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_35/synth/bd_518a_s03sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_s03tr_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_34/synth/bd_518a_s03tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_s03tr_0' (312#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_34/synth/bd_518a_s03tr_0.sv:58]
WARNING: [Synth 8-7023] instance 's03_transaction_regulator' of module 'bd_518a_s03tr_0' has 46 connections declared, but only 45 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:4997]
INFO: [Synth 8-6155] done synthesizing module 's03_entry_pipeline_imp_1STVCF2' (313#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:4699]
INFO: [Synth 8-6157] synthesizing module 's03_nodes_imp_1WFB1PE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:5045]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_sawn_2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_37/synth/bd_518a_sawn_2.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized15' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized15' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized15' (313#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized15' (313#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized16' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized16' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 140 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 140 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 140 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 140 - type: integer 
	Parameter rstb_loop_iter bound to: 140 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized16' (313#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized16' (313#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_sawn_2' (314#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_37/synth/bd_518a_sawn_2.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_sbn_2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_39/synth/bd_518a_sbn_2.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized17' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized17' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 27 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 27 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 27 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized17' (314#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized17' (314#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_sbn_2' (315#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_39/synth/bd_518a_sbn_2.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_swn_2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_38/synth/bd_518a_swn_2.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized18' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized18' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 6336 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 198 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 198 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 198 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 198 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 198 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 198 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 198 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 198 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 198 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 198 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 198 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 198 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 200 - type: integer 
	Parameter rstb_loop_iter bound to: 200 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 198 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized18' (315#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized18' (315#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized19' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized19' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 6272 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 196 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 196 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 196 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 196 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 196 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 196 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 196 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 196 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 196 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 196 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 196 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 196 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 196 - type: integer 
	Parameter rstb_loop_iter bound to: 196 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 196 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized19' (315#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized19' (315#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_swn_2' (316#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_38/synth/bd_518a_swn_2.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's03_nodes_imp_1WFB1PE' (317#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:5045]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1QFZJJH' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:5231]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_arsw_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_4/synth/bd_518a_arsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_arsw_0' (320#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_4/synth/bd_518a_arsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_awsw_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_6/synth/bd_518a_awsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_awsw_0' (321#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_6/synth/bd_518a_awsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_bsw_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_8/synth/bd_518a_bsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_bsw_0' (322#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_8/synth/bd_518a_bsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_rsw_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_5/synth/bd_518a_rsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_rsw_0' (323#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_5/synth/bd_518a_rsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_518a_wsw_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_7/synth/bd_518a_wsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_518a_wsw_0' (324#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_7/synth/bd_518a_wsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1QFZJJH' (325#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:5231]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_1QFZJJH' has 127 connections declared, but only 116 given [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:1651]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_518a' (326#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/bd_518a.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_axi_mem_interconnect_0' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/synth/system_axi_mem_interconnect_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_axi_spi_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/synth/system_axi_spi_0.vhd:97]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36458' bound to instance 'U0' of component 'axi_quad_spi' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/synth/system_axi_spi_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34957]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO0_I_REG' to cell 'FD' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:35426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO1_I_REG' to cell 'FD' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:35437]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO2_I_REG' to cell 'FD' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:35448]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO3_I_REG' to cell 'FD' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:35460]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000001111100 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 7 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b0000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1100000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (327#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19201]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_1' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:2455]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:2463]
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (328#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:14937]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15220]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15228]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15239]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15247]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15273]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15281]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15302]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15310]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15335]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15343]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15351]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15376]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15384]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15392]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15405]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15413]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15425]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15433]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15445]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15453]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15472]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15483]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15516]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15524]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15538]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15546]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15569]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15577]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15585]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15595]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15603]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_0_LOOP_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15613]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_0_LOOP_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15621]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_1_SPE_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15632]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_1_SPE_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15640]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_2_MST_N_SLV_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_2_MST_N_SLV_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15659]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_3_CPOL_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15670]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_3_CPOL_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15678]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_4_CPHA_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15689]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_4_CPHA_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15697]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_5_TXFIFO_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15708]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_5_TXFIFO_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15716]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_6_RXFIFO_RST_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15727]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_6_RXFIFO_RST_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15735]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_7_SS_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15746]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_7_SS_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15754]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_8_TR_INHIBIT_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15765]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_8_TR_INHIBIT_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15773]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_9_LSB_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15784]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_9_LSB_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15792]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15808]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15816]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15808]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15816]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SR_3_MODF_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15829]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SR_3_MODF_AX2S_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15837]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15854]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_SYNC_AXI_2_SPI_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15862]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15854]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_SYNC_AXI_2_SPI_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15862]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15854]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_SYNC_AXI_2_SPI_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15862]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15854]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_SYNC_AXI_2_SPI_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15862]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15854]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_SYNC_AXI_2_SPI_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15862]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15854]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_SYNC_AXI_2_SPI_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15862]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15854]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_SYNC_AXI_2_SPI_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15862]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_AX2S_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15854]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_SYNC_AXI_2_SPI_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15862]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_1_CDC' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15887]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15895]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15903]
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (329#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:14937]
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025' bound to instance 'RX_FIFO_II' of component 'xpm_fifo_async' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:21037]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 128 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 3 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (330#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (330#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized20' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 128 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized20' (330#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (331#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (332#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (332#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (332#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (332#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (333#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (333#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1572]
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1578]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (334#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (335#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (335#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (335#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:742]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (336#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (337#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (337#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'counter_f' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
	Parameter C_NUM_BITS bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (338#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:1932]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 128 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 3 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:742]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (338#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (338#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (339#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:13461]
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (340#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:13461]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (341#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:8775]
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'MST_TRANS_INHIBIT_D1_I' to cell 'FD' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9346]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_II' to cell 'FD' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9374]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_III' to cell 'FD' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9386]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_IV' to cell 'FD' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9398]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_V' to cell 'FD' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9422]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_REG' to cell 'FD' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9501]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SCK_I_REG' to cell 'FD' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9584]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SCK_O_NE_4_FDRE_INST' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:10681]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9709]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9710]
WARNING: [Synth 8-6014] Unused sequential element SPIXfer_done_int_pulse_d3_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9767]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:10945]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:10946]
INFO: [Synth 8-4471] merging register 'MODF_strobe_int_reg' into 'MODF_strobe_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:10975]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:10975]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (342#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:8775]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:13816]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_I' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:14023]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_I' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:14023]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (343#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:13816]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (344#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1028]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (345#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized0' (345#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19832]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d2_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19833]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d3_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19834]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_d1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19933]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_1_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19935]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19178]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19179]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19180]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19181]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19182]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (346#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19201]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34848]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34856]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34860]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34861]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34862]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34876]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34880]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34881]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34882]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34883]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34884]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (347#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34957]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36639]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36640]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36643]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36644]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36649]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36650]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36653]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36654]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36669]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36670]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (348#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'system_axi_spi_0' (349#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/synth/system_axi_spi_0.vhd:97]
WARNING: [Synth 8-7023] instance 'axi_spi' of module 'system_axi_spi_0' has 33 connections declared, but only 28 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:3141]
INFO: [Synth 8-6157] synthesizing module 'system_axi_sysid_0_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_sysid_0_0/synth/system_axi_sysid_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_sysid' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/a2de/axi_sysid.v:3]
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 9 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter CORE_VERSION bound to: 32'b00000000000000010000000001100001 
	Parameter CORE_MAGIC bound to: 1398360388 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_sysid' (350#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/a2de/axi_sysid.v:3]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_sysid_0_0' (351#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_sysid_0_0/synth/system_axi_sysid_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_axi_uart_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/synth/system_axi_uart_0.vhd:86]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/synth/system_axi_uart_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
	Parameter C_RATIO bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (352#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (352#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (353#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (354#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (355#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (356#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (357#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (358#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (359#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (359#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (359#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (359#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (360#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'system_axi_uart_0' (361#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/synth/system_axi_uart_0.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'system_rom_sys_0_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rom_sys_0_0/synth/system_rom_sys_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'sysid_rom' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2ee7/sysid_rom.v:3]
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 9 - type: integer 
	Parameter PATH_TO_FILE bound to: D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/mem_init_sys.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/mem_init_sys.txt' is read successfully [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2ee7/sysid_rom.v:15]
INFO: [Synth 8-6155] done synthesizing module 'sysid_rom' (362#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/2ee7/sysid_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'system_rom_sys_0_0' (363#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rom_sys_0_0/synth/system_rom_sys_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_200m_rstgen_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/synth/system_sys_200m_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/synth/system_sys_200m_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized3' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized1' (363#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized3' (363#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_200m_rstgen_0' (364#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/synth/system_sys_200m_rstgen_0.vhd:74]
WARNING: [Synth 8-7023] instance 'sys_200m_rstgen' of module 'system_sys_200m_rstgen_0' has 10 connections declared, but only 7 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:3222]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (365#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_0' (366#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_sys_dlmb_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/synth/system_sys_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/synth/system_sys_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787' bound to instance 'POR_FF_I' of component 'FDS' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (367#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (368#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'system_sys_dlmb_0' (369#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/synth/system_sys_dlmb_0.vhd:89]
WARNING: [Synth 8-7023] instance 'sys_dlmb' of module 'system_sys_dlmb_0' has 25 connections declared, but only 24 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:3248]
INFO: [Synth 8-638] synthesizing module 'system_sys_dlmb_cntlr_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_dlmb_cntlr_0/synth/system_sys_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_dlmb_cntlr_0/synth/system_sys_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (370#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (371#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (372#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'system_sys_dlmb_cntlr_0' (373#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_dlmb_cntlr_0/synth/system_sys_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_sys_ilmb_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/synth/system_sys_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/synth/system_sys_ilmb_0.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ilmb_0' (374#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/synth/system_sys_ilmb_0.vhd:89]
WARNING: [Synth 8-7023] instance 'sys_ilmb' of module 'system_sys_ilmb_0' has 25 connections declared, but only 24 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:3296]
INFO: [Synth 8-638] synthesizing module 'system_sys_ilmb_cntlr_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_ilmb_cntlr_0/synth/system_sys_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_ilmb_cntlr_0/synth/system_sys_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (374#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (374#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (374#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ilmb_cntlr_0' (375#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_ilmb_cntlr_0/synth/system_sys_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_sys_lmb_bram_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_lmb_bram_0/synth/system_sys_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_sys_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_lmb_bram_0/synth/system_sys_lmb_bram_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'system_sys_lmb_bram_0' (386#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_lmb_bram_0/synth/system_sys_lmb_bram_0.vhd:80]
WARNING: [Synth 8-7023] instance 'sys_lmb_bram' of module 'system_sys_lmb_bram_0' has 16 connections declared, but only 14 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:3342]
INFO: [Synth 8-638] synthesizing module 'system_sys_mb_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/synth/system_sys_mb_0.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_sys_mb_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 2 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 1 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 1 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 3 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 2 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 1 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 16 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 16384 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 8 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 1 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 8 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 16 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 16384 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 8 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/f8c3/hdl/microblaze_v11_0_vh_rfs.vhd:162743' bound to instance 'U0' of component 'MicroBlaze' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/synth/system_sys_mb_0.vhd:959]
INFO: [Synth 8-256] done synthesizing module 'system_sys_mb_0' (462#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/synth/system_sys_mb_0.vhd:190]
WARNING: [Synth 8-7023] instance 'sys_mb' of module 'system_sys_mb_0' has 126 connections declared, but only 107 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:3359]
INFO: [Synth 8-638] synthesizing module 'system_sys_mb_debug_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/synth/system_sys_mb_debug_0.vhd:94]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:12316' bound to instance 'U0' of component 'MDM' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/synth/system_sys_mb_debug_0.vhd:1699]
INFO: [Synth 8-638] synthesizing module 'MDM' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:13969]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:15475]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:15542]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (463#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:15764]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (464#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:5478' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:15844]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:6715]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:7619]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:479]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_FDRE' (465#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:2847' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:10066]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3119]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3475]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (466#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3485]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (467#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3674]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E' (468#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3691]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized0' (468#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3760]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized1' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized1' (468#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3777]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized2' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized2' (468#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3936]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4174]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4175]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4188]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4189]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRSE' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:816' bound to instance 'Ext_BRK_FDRSE' of component 'MB_FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4200]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRSE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:898]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_FDRSE' (469#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4325]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_SRL_FIFO' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_MUXCY_XORCY' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native_I1' to cell 'MUXCY_L' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:954]
INFO: [Synth 8-113] binding component instance 'Native_I2' to cell 'XORCY' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:961]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_MUXCY_XORCY' (470#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1023' bound to instance 'XORCY_I' of component 'MB_XORCY' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1913]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_XORCY' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'XORCY' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1047]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_XORCY' (471#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized3' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized3' (471#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_SRL_FIFO' (472#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'TX_FIFO_I' of component 'SRL_FIFO' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4347]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (473#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3119]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (474#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:6715]
INFO: [Synth 8-256] done synthesizing module 'MDM' (475#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:13969]
INFO: [Synth 8-256] done synthesizing module 'system_sys_mb_debug_0' (476#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/synth/system_sys_mb_debug_0.vhd:94]
WARNING: [Synth 8-7023] instance 'sys_mb_debug' of module 'system_sys_mb_debug_0' has 30 connections declared, but only 29 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:3467]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (477#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-7023] instance 'sys_rstgen' of module 'system_sys_rstgen_0' has 10 connections declared, but only 9 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:3497]
INFO: [Synth 8-6157] synthesizing module 'system_util_fmcjesdadc1_xcvr_0' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_util_fmcjesdadc1_xcvr_0/synth/system_util_fmcjesdadc1_xcvr_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_adxcvr' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8df8/util_adxcvr.v:39]
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter POR_CFG bound to: 16'b0000000000000110 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0010000000 
	Parameter QPLL_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL_CP_G3 bound to: 16'b0000000000011111 
	Parameter QPLL_LPF bound to: 16'b0000000100110111 
	Parameter QPLL_CP bound to: 16'b0000000001111111 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CH_HSPMUX bound to: 16'b0000000000000000 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter RXPI_CFG0 bound to: 16'b0000000000000000 
	Parameter RXPI_CFG1 bound to: 16'b0000000000000000 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b000 
	Parameter TX_NUM_OF_LANES bound to: 0 - type: integer 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter TX_LANE_INVERT bound to: 0 - type: integer 
	Parameter TX_PI_BIASSET bound to: 16'b0000000000000001 
	Parameter TXPI_CFG bound to: 16'b0000000001010100 
	Parameter A_TXDIFFCTRL bound to: 16'b0000000000010110 
	Parameter RX_NUM_OF_LANES bound to: 2 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_PMA_CFG bound to: 99456 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001101001 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001100101 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000010110100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b011010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000100100 
	Parameter RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter RX_XMODE_SEL bound to: 1'b1 
	Parameter TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter TXPI_CFG1 bound to: 16'b0001000000000000 
	Parameter RX_LANE_INVERT bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_adxcvr_xcm' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8df8/util_adxcvr_xcm.v:38]
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter POR_CFG bound to: 16'b0000000000000110 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0010000000 
	Parameter QPLL_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL_CP_G3 bound to: 16'b0000000000011111 
	Parameter QPLL_LPF bound to: 16'b0000000100110111 
	Parameter QPLL_CP bound to: 16'b0000000001111111 
	Parameter GTXE2_TRANSCEIVERS bound to: 2 - type: integer 
	Parameter GTHE3_TRANSCEIVERS bound to: 5 - type: integer 
	Parameter GTHE4_TRANSCEIVERS bound to: 8 - type: integer 
	Parameter GTYE4_TRANSCEIVERS bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:21947]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (478#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:21947]
INFO: [Synth 8-6155] done synthesizing module 'util_adxcvr_xcm' (479#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8df8/util_adxcvr_xcm.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_adxcvr_xch' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8df8/util_adxcvr_xch.v:38]
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CH_HSPMUX bound to: 16'b0000000000000000 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter RXPI_CFG0 bound to: 16'b0000000000000000 
	Parameter RXPI_CFG1 bound to: 16'b0000000000000000 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b000 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter TX_POLARITY bound to: 0 - type: integer 
	Parameter TX_PI_BIASSET bound to: 16'b0000000000000001 
	Parameter TXPI_CFG bound to: 16'b0000000001010100 
	Parameter A_TXDIFFCTRL bound to: 16'b0000000000010110 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_PMA_CFG bound to: 99456 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001101001 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001100101 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000010110100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b011010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000100100 
	Parameter RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter RX_XMODE_SEL bound to: 1'b1 
	Parameter TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter TXPI_CFG1 bound to: 16'b0001000000000000 
	Parameter RX_POLARITY bound to: 0 - type: integer 
	Parameter GTXE2_TRANSCEIVERS bound to: 2 - type: integer 
	Parameter GTHE3_TRANSCEIVERS bound to: 5 - type: integer 
	Parameter GTHE4_TRANSCEIVERS bound to: 8 - type: integer 
	Parameter GTYE4_TRANSCEIVERS bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:21274]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 4 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: TRUE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b11111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter ES_SDATA_MASK bound to: 80'b11111111111111111111111111111111111111110000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001110000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b111 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b111 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (480#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:21274]
INFO: [Synth 8-6155] done synthesizing module 'util_adxcvr_xch' (481#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8df8/util_adxcvr_xch.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_adxcvr' (482#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8df8/util_adxcvr.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_util_fmcjesdadc1_xcvr_0' (483#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_util_fmcjesdadc1_xcvr_0/synth/system_util_fmcjesdadc1_xcvr_0.v:57]
WARNING: [Synth 8-7023] instance 'util_fmcjesdadc1_xcvr' of module 'system_util_fmcjesdadc1_xcvr_0' has 74 connections declared, but only 71 given [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:3507]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system' (484#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (485#1) [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_top' (486#1) [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_top.v:38]
WARNING: [Synth 8-3917] design system_top has port ddr3_1_n[2] driven by constant 0
WARNING: [Synth 8-3917] design system_top has port ddr3_1_n[1] driven by constant 0
WARNING: [Synth 8-3917] design system_top has port ddr3_1_n[0] driven by constant 0
WARNING: [Synth 8-3917] design system_top has port ddr3_1_p[1] driven by constant 1
WARNING: [Synth 8-3917] design system_top has port ddr3_1_p[0] driven by constant 1
WARNING: [Synth 8-3917] design system_top has port fan_pwm driven by constant 1
INFO: [Synth 8-3331] design util_adxcvr_xch has unconnected port qpll1_clk
INFO: [Synth 8-3331] design util_adxcvr_xch has unconnected port qpll1_ref_clk
INFO: [Synth 8-3331] design util_adxcvr_xch has unconnected port up_es_reset
INFO: [Synth 8-3331] design util_adxcvr_xch has unconnected port up_tx_lpm_dfe_n
INFO: [Synth 8-3331] design util_adxcvr_xch has unconnected port up_tx_diffctrl[4]
INFO: [Synth 8-3331] design util_adxcvr_xcm has unconnected port qpll_sel
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_2_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_2_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_2[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_2[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_2[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_2[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_2[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_2[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_2[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_2[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_2[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_2[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_2[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_2[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_2[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_2[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_2[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_2[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_2[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_2[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_2[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_2[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_2[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_2[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_2[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_2[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_2[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_2[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_2[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_2[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_2[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_2[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_2[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_2[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_2[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_2[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_2
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_2[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_3_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_3_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_3[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_3[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_3[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_3[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_3[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_3[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_3[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_3[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_3[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_3[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_3[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_3[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_3[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_3[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_3[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_3[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_3[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_3[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_3[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_3[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_3[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_3[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_3[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_3[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_3[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_3[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_3[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_3[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_3[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_3[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_3[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_3[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_3[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_3[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_3
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_3[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port qpll_ref_clk_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_qpll_rst_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_enb_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wr_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_4
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_4[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_5_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_5_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_5
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_5[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_6_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_6_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_6
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_6[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_7_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_7_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_7
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_7[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port qpll_ref_clk_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_qpll_rst_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_8_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_8_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_enb_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wr_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_8
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_8[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_9_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_9_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_9
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_9[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_10_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_10_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_10
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_10[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_11_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_11_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_11
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_11[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port qpll_ref_clk_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_qpll_rst_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_12_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_12_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[18]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[17]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[16]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_enb_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wr_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_es_reset_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rst_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_user_ready_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_lpm_dfe_n_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_rate_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_sys_clk_sel_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_out_clk_sel_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_enb_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_addr_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wr_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_rx_wdata_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rst_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_user_ready_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_lpm_dfe_n_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_rate_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_sys_clk_sel_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_out_clk_sel_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_diffctrl_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_postcursor_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_precursor_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_enb_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_addr_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wr_12
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[15]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[14]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[13]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[12]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[11]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[10]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[9]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[8]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[7]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[6]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[5]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[4]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_tx_wdata_12[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_13_p
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_13_n
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_13
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_13[3]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_13[2]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_13[1]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_13[0]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[31]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[30]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[29]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[28]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[27]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[26]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[25]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[24]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[23]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[22]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[21]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[20]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[19]
INFO: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_13[18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:34 ; elapsed = 00:02:39 . Memory (MB): peak = 2226.555 ; gain = 1434.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:43 ; elapsed = 00:02:49 . Memory (MB): peak = 2243.266 ; gain = 1450.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:43 ; elapsed = 00:02:49 . Memory (MB): peak = 2243.266 ; gain = 1450.832
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/system_sys_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/system_sys_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/system_sys_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/system_sys_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc:821]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc:828]
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/bd_518a_psr0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/bd_518a_psr0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/bd_518a_psr0_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/bd_518a_psr0_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/bd_518a_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/bd_518a_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/bd_518a_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/bd_518a_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/bd_518a_psr_aclk1_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/bd_518a_psr_aclk1_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/bd_518a_psr_aclk1_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/bd_518a_psr_aclk1_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_util_fmcjesdadc1_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_util_fmcjesdadc1_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_jesd_rstgen_0/system_axi_ad9250_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_jesd_rstgen_0/system_axi_ad9250_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd_rstgen/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_jesd_rstgen_0/system_axi_ad9250_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_jesd_rstgen_0/system_axi_ad9250_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd_rstgen/U0'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3425.008 ; gain = 34.160
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'rx_data_p[2]'. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_n[2]'. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_p[3]'. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_n[3]'. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'mii_rst_n'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_col'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_crs'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mdio_mdc'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mdio_mdio'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rx_clk'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rx_dv'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rx_er'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rxd[0]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rxd[1]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rxd[2]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rxd[3]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_tx_clk'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_tx_en'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_txd[0]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_txd[1]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_txd[2]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_txd[3]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[6]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[5]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[4]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[3]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[2]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[1]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[0]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rstn'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_scl'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_sda'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_dma_0/system_axi_ad9250_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_dma/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_dma_0/system_axi_ad9250_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_dma_0/system_axi_ad9250_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 3425.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1653 instances were transformed.
  FD => FDRE: 11 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 717 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 18 instances
  FDS => FDSE: 3 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 475 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 203 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  SRL16 => SRL16E: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3425.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:46 ; elapsed = 00:04:49 . Memory (MB): peak = 3425.977 ; gain = 2633.543
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-5544] ROM "sof_f_3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sof_f_6" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "eof_f_3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "eof_f_6" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_cgs'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'up_fsm_reg' in module 'axi_adxcvr_es'
INFO: [Synth 8-5587] ROM size for "up_wr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "up_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "up_enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:283]
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:283]
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:283]
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:283]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-4471] merging register 'largest_reg[0][5:0]' into 'smallest_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[1][5:0]' into 'smallest_reg[1][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[2][5:0]' into 'smallest_reg[2][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[3][5:0]' into 'smallest_reg[3][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[4][5:0]' into 'smallest_reg[4][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[5][5:0]' into 'smallest_reg[5][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[6][5:0]' into 'smallest_reg[6][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[7][5:0]' into 'smallest_reg[7][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-802] inferred FSM for state register 'wl_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
INFO: [Synth 8-5546] ROM "dqs_count_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dq_cnt_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dual_rnk_dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:342]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:354]
INFO: [Synth 8-5546] ROM "ktap_right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prech_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_r_reg' in module 'mig_7series_v4_2_poc_tap_base'
INFO: [Synth 8-4471] merging register 'complex_wrlvl_final_r_reg' into 'complex_oclkdelay_calib_done_r_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v:107]
INFO: [Synth 8-4471] merging register 'wrlvl_final_r_reg' into 'oclkdelay_calib_done_r_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v:106]
INFO: [Synth 8-802] inferred FSM for state register 'sm_r_reg' in module 'mig_7series_v4_2_ddr_phy_ocd_cntlr'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:207]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:570]
INFO: [Synth 8-5544] ROM "stg2_ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "po_finish_scan" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "po_slew" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "po_center_wait" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal'
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][17][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][18][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][19][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][20][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][21][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][22][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][23][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][24][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][25][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][26][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][27][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][28][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][29][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][30][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][31][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][32][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][33][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][34][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][35][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][36][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][37][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][38][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][39][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][40][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][41][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][42][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][43][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][44][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][45][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][46][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][47][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][48][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][49][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][50][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][51][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][52][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][53][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][54][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][55][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][56][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][57][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][58][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][59][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][60][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][61][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][62][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][63][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise3_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_fall0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_fall1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_fall3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_rise0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_rise1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_rise2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat1_match_rise3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise0_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise1_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise3_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall3_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall3_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat0_match_fall0_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat0_match_fall1_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat0_match_fall2_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat0_match_rise2_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise2_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_fall0_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_fall1_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_fall2_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_fall3_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_rise0_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_rise1_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_rise2_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].pat1_match_rise3_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall1_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall3_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_fall0_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_fall2_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall2_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_fall3_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_rise0_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_rise1_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_rise2_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat0_match_rise3_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_fall0_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_fall1_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_fall2_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_rise0_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_rise1_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_rise2_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise2_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].pat1_match_rise3_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise0_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise2_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_fall0_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_fall1_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_fall2_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_fall3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_rise0_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_rise1_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat0_match_rise3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise3_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_fall0_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_fall1_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_fall2_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall2_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_fall3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_rise1_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_rise2_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].pat1_match_rise3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1152]
INFO: [Synth 8-5546] ROM "prbs_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_rdlvl_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_rd_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_init_pi_dec_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_div4_ca_tieoff.phy_cas_n_reg[3:2]' into 'gen_div4_ca_tieoff.phy_ras_n_reg[3:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4007]
INFO: [Synth 8-4471] merging register 'gen_div4_ca_tieoff.phy_we_n_reg[3:2]' into 'gen_div4_ca_tieoff.phy_ras_n_reg[3:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4008]
INFO: [Synth 8-4471] merging register 'oclkdelay_calib_start_reg' into 'oclkdelay_calib_start_int_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1409]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[1].phy_address_reg[27:14]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[13:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5455]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[1].phy_bank_reg[5:3]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5456]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[2].phy_address_reg[41:28]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[13:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5455]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[2].phy_bank_reg[8:6]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5456]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[3].phy_address_reg[55:42]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[13:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5455]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[3].phy_bank_reg[11:9]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5456]
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'temp_wrcal_done_reg' into 'wrcal_act_req_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1118]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[1][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[2][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[3][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[4][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[5][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[6][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[7][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:426]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[1][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[2][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[3][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[4][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[5][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[6][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[7][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:427]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:796]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:791]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:801]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:818]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:796]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:771]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:791]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg[1:1]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:843]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:801]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:818]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:838]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg[2:2]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:806]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:771]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:801]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early2_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early2_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:838]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early2_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early2_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_rise1_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early2_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].early1_match_rise2_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early2_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3:3]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:843]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early1_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:796]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early1_match_rise2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:791]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early1_match_rise3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_rise3_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:801]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early2_match_fall0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:818]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early2_match_fall1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early2_match_fall3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early2_match_rise0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_rise0_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early2_match_rise1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].early1_match_rise1_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].early2_match_rise2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4:4]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early1_match_fall0_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early1_match_fall2_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].pat_match_fall2_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:796]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early1_match_rise0_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].pat_match_rise0_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:771]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early1_match_rise2_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:791]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early2_match_fall1_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].early1_match_fall1_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early2_match_fall3_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early2_match_rise1_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[5].early2_match_rise3_r_reg[5:5]' into 'gen_pat_match_div4.gen_pat_match[5].early1_match_rise3_r_reg[5:5]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:843]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early1_match_rise3_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:801]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_fall0_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:818]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_fall1_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_fall1_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_fall2_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:838]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_fall3_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_fall3_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_rise0_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_rise0_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_rise1_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[6].early2_match_rise2_r_reg[6:6]' into 'gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r_reg[6:6]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early1_match_fall0_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early1_match_fall3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:806]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early1_match_rise0_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_rise0_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:771]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early1_match_rise3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:801]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early2_match_fall1_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early2_match_fall2_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:838]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early2_match_fall3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:848]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early2_match_rise1_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_rise1_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early2_match_rise2_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].early1_match_rise2_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[7].early2_match_rise3_r_reg[7:7]' into 'gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7:7]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:843]
INFO: [Synth 8-5544] ROM "cal2_done_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
INFO: [Synth 8-5546] ROM "tempmon_state_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:406]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_2_axi_mc_r_channel'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave__parameterized1'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:729]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' in module 'qspi_mode_0_module'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-5546] ROM "lut_rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'MMU_UTLB'
INFO: [Synth 8-5587] ROM size for "AddrSel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "RDataBusy_D" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "AddrSel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "RDataBusy_D" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "C_SIZE_MASK[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_SIZE_MASK[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_SIZE_MASK[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_SIZE_MASK[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-802] inferred FSM for state register 'Using_Victim_Cache.victim_state_reg' in module 'Icache'
INFO: [Synth 8-5544] ROM "req_cmd_done_occurred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "ad_mem_asym:/m_ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "ad_mem_asym:/m_ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "ad_mem_asym:/m_ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "ad_mem_asym:/m_ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "ad_mem_asym:/m_ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "ad_mem_asym:/m_ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "ad_mem_asym:/m_ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "ad_mem_asym:/m_ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          CGS_STATE_INIT |                              001 |                               00
         CGS_STATE_CHECK |                              010 |                               01
          CGS_STATE_DATA |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'jesd204_rx_cgs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ES_FSM_IDLE |         000000000000000000000001 |                            00000
     ES_FSM_HOFFSET_READ |         000000000000000000000010 |                            00001
     ES_FSM_HOFFSET_RRDY |         000000000000000000000100 |                            00010
    ES_FSM_HOFFSET_WRITE |         000000000000000000001000 |                            00011
     ES_FSM_HOFFSET_WRDY |         000000000000000000010000 |                            00100
     ES_FSM_VOFFSET_READ |         000000000000000000100000 |                            00101
     ES_FSM_VOFFSET_RRDY |         000000000000000001000000 |                            00110
    ES_FSM_VOFFSET_WRITE |         000000000000000010000000 |                            00111
     ES_FSM_VOFFSET_WRDY |         000000000000000100000000 |                            01000
        ES_FSM_CTRL_READ |         000000000000001000000000 |                            01001
        ES_FSM_CTRL_RRDY |         000000000000010000000000 |                            01010
      ES_FSM_START_WRITE |         000000000000100000000000 |                            01011
       ES_FSM_START_WRDY |         000000000001000000000000 |                            01100
      ES_FSM_STATUS_READ |         000000000010000000000000 |                            01101
      ES_FSM_STATUS_RRDY |         000000000100000000000000 |                            01110
       ES_FSM_STOP_WRITE |         000000001000000000000000 |                            01111
        ES_FSM_STOP_WRDY |         000000010000000000000000 |                            10000
        ES_FSM_SCNT_READ |         000000100000000000000000 |                            10001
        ES_FSM_SCNT_RRDY |         000001000000000000000000 |                            10010
        ES_FSM_ECNT_READ |         000010000000000000000000 |                            10011
        ES_FSM_ECNT_RRDY |         000100000000000000000000 |                            10100
        ES_FSM_AXI_WRITE |         001000000000000000000000 |                            10101
        ES_FSM_AXI_READY |         010000000000000000000000 |                            10110
           ES_FSM_UPDATE |         100000000000000000000000 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'up_fsm_reg' using encoding 'one-hot' in module 'axi_adxcvr_es'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WL_IDLE |                            01110 |                            00000
                 WL_INIT |                            10010 |                            00001
        WL_INIT_FINE_INC |                            01100 |                            00010
  WL_INIT_FINE_INC_WAIT1 |                            01000 |                            00011
   WL_INIT_FINE_INC_WAIT |                            01001 |                            00100
        WL_INIT_FINE_DEC |                            11001 |                            00101
  WL_INIT_FINE_DEC_WAIT1 |                            10111 |                            11001
   WL_INIT_FINE_DEC_WAIT |                            11000 |                            00110
                 WL_WAIT |                            00110 |                            01000
           WL_EDGE_CHECK |                            11011 |                            01001
              WL_DQS_CNT |                            10100 |                            01011
             WL_FINE_DEC |                            00000 |                            01110
       WL_FINE_DEC_WAIT1 |                            00001 |                            11010
        WL_FINE_DEC_WAIT |                            10001 |                            01111
            WL_CORSE_DEC |                            10110 |                            10100
       WL_CORSE_DEC_WAIT |                            11010 |                            10101
      WL_CORSE_DEC_WAIT1 |                            10101 |                            10110
        WL_2RANK_DQS_CNT |                            00010 |                            01101
            WL_DQS_CHECK |                            00011 |                            01010
             WL_FINE_INC |                            01101 |                            00111
        WL_FINE_INC_WAIT |                            10011 |                            10111
      WL_2RANK_FINAL_TAP |                            01111 |                            11000
            WL_CORSE_INC |                            01011 |                            10000
   WL_CORSE_INC_WAIT_TMP |                            10000 |                            11011
       WL_CORSE_INC_WAIT |                            01010 |                            10001
      WL_CORSE_INC_WAIT1 |                            00111 |                            10010
      WL_CORSE_INC_WAIT2 |                            00101 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wl_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_poc_tap_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE5 |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                 iSTATE3 |                              101 |                              101
                 iSTATE4 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_ocd_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE | 000000000000000000000000000000000100 |                           000000
       CAL1_NEW_DQS_WAIT | 000000000000000000000100000000000000 |                           000001
   CAL1_STORE_FIRST_WAIT | 000000000000000000100000000000000000 |                           000010
         CAL1_PAT_DETECT | 000000000000001000000000000000000000 |                           000011
    CAL1_DQ_IDEL_TAP_INC | 000000000000000000000000000000100000 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT | 000000000000000000000000000001000000 |                           000101
     CAL1_MPR_PAT_DETECT | 000000000000000000000000100000000000 |                           011111
         CAL1_VALID_WAIT | 100000000000000000000000000000000000 |                           011110
        CAL1_DETECT_EDGE | 000100000000000000000000000000000000 |                           001000
          CAL1_CALC_IDEL | 000000100000000000000000000000000000 |                           001011
        CAL1_CENTER_WAIT | 000000000000000000000000000000001000 |                           100010
       CAL1_IDEL_DEC_CPT | 000000000000000000000000000000010000 |                           001100
    CAL1_DQ_IDEL_TAP_DEC | 000000000000000000010000000000000000 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT | 001000000000000000000000000000000000 |                           000111
           CAL1_NEXT_DQS | 000000000000000000000000000010000000 |                           001110
          CAL1_REGL_LOAD | 000000000000000000000000000100000000 |                           011011
               CAL1_DONE | 000000000000000000000000000000000001 |                           001111
                  iSTATE | 000000000000000000000000000000000010 |                           111111
    CAL1_NEW_DQS_PREWAIT | 000000000000000000000000001000000000 |                           100000
   CAL1_MPR_NEW_DQS_WAIT | 000000000000000000000000010000000000 |                           011101
  CAL1_IDEL_DEC_CPT_WAIT | 000000000000000000001000000000000000 |                           001101
 CAL1_RD_STOP_FOR_PI_INC | 000000000000000000000001000000000000 |                           100001
       CAL1_IDEL_INC_CPT | 000000000000000000000010000000000000 |                           001001
  CAL1_IDEL_INC_CPT_WAIT | 000010000000000000000000000000000000 |                           001010
          CAL1_RDLVL_ERR | 000000000000010000000000000000000000 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                    INIT |                      00000000010 |                      00000000010
                 NEUTRAL |                      00001000000 |                      00001000000
                 ONE_DEC |                      00010000000 |                      00010000000
                 TWO_DEC |                      00100000000 |                      00100000000
               THREE_DEC |                      01000000000 |                      01000000000
                FOUR_DEC |                      10000000000 |                      10000000000
                 ONE_INC |                      00000100000 |                      00000100000
                 TWO_INC |                      00000010000 |                      00000010000
               THREE_INC |                      00000001000 |                      00000001000
                FOUR_INC |                      00000000100 |                      00000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               11 |                               10
                     ONE |                               01 |                               11
                     TWO |                               00 |                               01
                  iSTATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v4_2_axi_mc_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           transfer_okay |                               01 |                               01
      temp_transfer_okay |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_0_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-3971] The signal "MMU_UTLB_RAM:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           directcompare |                            00001 |                            00000
             searchstart |                            01011 |                            00010
                  search |                            00101 |                            00011
                   found |                            00110 |                            00101
               founddone |                            00111 |                            00110
                notfound |                            01000 |                            00111
                 writelo |                            00000 |                            01110
            writehicheck |                            01111 |                            01000
                 writehi |                            10000 |                            01001
           writehiinvala |                            01110 |                            01011
           writehiinvalb |                            00011 |                            01100
          writehidirecta |                            00100 |                            01010
          writehidirectb |                            00010 |                            01101
                  readhi |                            01100 |                            10000
                  readlo |                            01001 |                            10001
                  iSTATE |                            01010 |                            11111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'MMU_UTLB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            wait_on_idle |                               01 |                               01
         write_to_victim |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Using_Victim_Cache.victim_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:58 ; elapsed = 00:06:08 . Memory (MB): peak = 3425.977 ; gain = 2633.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------+------------+----------+
|      |RTL Partition                                              |Replication |Instances |
+------+-----------------------------------------------------------+------------+----------+
|1     |mig_7series_v4_2_ddr_byte_lane__parameterized4__GC0        |           1|       461|
|2     |mig_7series_v4_2_ddr_phy_4lanes__parameterized0__GC0       |           1|      2045|
|3     |mig_7series_v4_2_ddr_mc_phy__GC0                           |           1|     10066|
|4     |case__812_mig_7series_v4_2_ddr_mc_phy_wrapper__GD          |           1|     49398|
|5     |mig_7series_v4_2_ddr_mc_phy_wrapper__GCB2                  |           1|      3125|
|6     |mig_7series_v4_2_ddr_calib_top__GB0                        |           1|     35162|
|7     |mig_7series_v4_2_ddr_calib_top__GB1                        |           1|     18198|
|8     |mig_7series_v4_2_ddr_calib_top__GB2                        |           1|     12527|
|9     |mig_7series_v4_2_ddr_phy_top__GC0                          |           1|       698|
|10    |mig_7series_v4_2_mc                                        |           1|      5061|
|11    |mig_7series_v4_2_memc_ui_top_axi__GC0                      |           1|     10067|
|12    |system_axi_ddr_cntrl_0_mig__GC0                            |           1|       271|
|13    |sc_util_v1_0_4_axi_reg_stall                               |          37|      6610|
|14    |sc_exit_v1_0_8_top__GC0                                    |           1|       587|
|15    |sc_mmu_v1_0_7_top__GC0                                     |           1|      2106|
|16    |sc_si_converter_v1_0_8_wrap_narrow__GC0                    |           1|      3519|
|17    |sc_si_converter_v1_0_8_top__GC0                            |           1|       300|
|18    |bd_518a_s00tr_0                                            |           1|         2|
|19    |sc_node_v1_0_10_upsizer                                    |           2|     34697|
|20    |sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1__GC0 |           1|      1691|
|21    |sc_node_v1_0_10_top__parameterized8__GC0                   |           1|        12|
|22    |s00_nodes_imp_12K8I49__GC0                                 |           1|      9457|
|23    |sc_mmu_v1_0_7_top__parameterized0__GC0                     |           1|      2086|
|24    |sc_si_converter_v1_0_8_wrap_narrow__parameterized0__GC0    |           1|      3499|
|25    |sc_si_converter_v1_0_8_top__parameterized0__GC0            |           1|       290|
|26    |bd_518a_s01tr_0                                            |           1|         2|
|27    |sc_mmu_v1_0_7_top__parameterized1__GC0                     |           1|      1982|
|28    |s02_entry_pipeline_imp_VV1GZU__GC0                         |           1|       292|
|29    |sc_node_v1_0_10_mi_handler__parameterized8__GC0            |           1|      1691|
|30    |sc_node_v1_0_10_top__parameterized15__GC0                  |           1|        12|
|31    |s02_nodes_imp_TUKS2C__GC0                                  |           1|      9457|
|32    |sc_mmu_v1_0_7_top__parameterized2__GC0                     |           1|      3546|
|33    |s03_entry_pipeline_imp_1STVCF2__GC0                        |           1|       348|
|34    |bd_518a__GC0                                               |           1|     30454|
|35    |system__GCB0                                               |           1|     29723|
|36    |system__GCB1                                               |           1|     21683|
|37    |system__GCB2                                               |           1|     21794|
|38    |system_top__GC0                                            |           1|       146|
+------+-----------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 9     
	   5 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 2     
	   3 Input     24 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 17    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 39    
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 34    
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 343   
	   3 Input      6 Bit       Adders := 38    
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 99    
	   3 Input      5 Bit       Adders := 11    
	   4 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 107   
	   3 Input      4 Bit       Adders := 9     
	   4 Input      4 Bit       Adders := 10    
	   7 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 66    
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 102   
	   4 Input      2 Bit       Adders := 8     
	   8 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 8     
	   5 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 15    
	   3 Input      1 Bit       Adders := 6     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   3 Input     32 Bit         XORs := 2     
	   2 Input     28 Bit         XORs := 4     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 841   
	   3 Input      1 Bit         XORs := 1     
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	             4096 Bit    Registers := 1     
	             2178 Bit    Registers := 74    
	              592 Bit    Registers := 1     
	              576 Bit    Registers := 1     
	              535 Bit    Registers := 4     
	              512 Bit    Registers := 6     
	              320 Bit    Registers := 1     
	              198 Bit    Registers := 6     
	              196 Bit    Registers := 3     
	              186 Bit    Registers := 6     
	              184 Bit    Registers := 3     
	              179 Bit    Registers := 2     
	              177 Bit    Registers := 1     
	              159 Bit    Registers := 2     
	              153 Bit    Registers := 3     
	              152 Bit    Registers := 1     
	              140 Bit    Registers := 8     
	              104 Bit    Registers := 2     
	               94 Bit    Registers := 1     
	               92 Bit    Registers := 2     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 8     
	               78 Bit    Registers := 4     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 14    
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 10    
	               47 Bit    Registers := 1     
	               44 Bit    Registers := 2     
	               40 Bit    Registers := 4     
	               36 Bit    Registers := 13    
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 123   
	               30 Bit    Registers := 14    
	               29 Bit    Registers := 3     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 11    
	               26 Bit    Registers := 7     
	               25 Bit    Registers := 5     
	               24 Bit    Registers := 4     
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 5     
	               18 Bit    Registers := 13    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 151   
	               15 Bit    Registers := 9     
	               14 Bit    Registers := 17    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 49    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 34    
	                8 Bit    Registers := 238   
	                7 Bit    Registers := 25    
	                6 Bit    Registers := 405   
	                5 Bit    Registers := 228   
	                4 Bit    Registers := 281   
	                3 Bit    Registers := 192   
	                2 Bit    Registers := 221   
	                1 Bit    Registers := 5152  
+---RAMs : 
	              32K Bit         RAMs := 1     
	              18K Bit         RAMs := 1     
	               4K Bit         RAMs := 2     
	              160 Bit         RAMs := 1     
	              128 Bit         RAMs := 4     
	              104 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 37    
	   2 Input    800 Bit        Muxes := 1     
	   4 Input    592 Bit        Muxes := 1     
	   2 Input    535 Bit        Muxes := 4     
	   2 Input    512 Bit        Muxes := 12    
	   4 Input    512 Bit        Muxes := 1     
	   2 Input    511 Bit        Muxes := 1     
	   4 Input    140 Bit        Muxes := 2     
	   2 Input     80 Bit        Muxes := 19    
	   2 Input     64 Bit        Muxes := 11    
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 26    
	  10 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	  24 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 25    
	   2 Input     33 Bit        Muxes := 9     
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 116   
	   4 Input     32 Bit        Muxes := 11    
	  16 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	  29 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 2     
	 513 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 3     
	  26 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 43    
	   4 Input     30 Bit        Muxes := 11    
	   2 Input     28 Bit        Muxes := 4     
	   4 Input     27 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 5     
	   2 Input     26 Bit        Muxes := 4     
	   4 Input     26 Bit        Muxes := 2     
	  24 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 15    
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 12    
	   6 Input     21 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 37    
	   2 Input     16 Bit        Muxes := 63    
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 10    
	   3 Input     14 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 14    
	   4 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 11    
	  15 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 11    
	   3 Input     12 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 13    
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 52    
	   4 Input      9 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 310   
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 67    
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 139   
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 4     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 235   
	   3 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 18    
	   5 Input      6 Bit        Muxes := 2     
	  23 Input      6 Bit        Muxes := 6     
	  25 Input      6 Bit        Muxes := 5     
	  16 Input      6 Bit        Muxes := 1     
	  27 Input      6 Bit        Muxes := 10    
	   8 Input      6 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 119   
	   8 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 11    
	  25 Input      5 Bit        Muxes := 2     
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 234   
	   3 Input      4 Bit        Muxes := 12    
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 5     
	  25 Input      4 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 15    
	   9 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 175   
	   4 Input      3 Bit        Muxes := 31    
	   3 Input      3 Bit        Muxes := 7     
	   9 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 7     
	  16 Input      3 Bit        Muxes := 256   
	  23 Input      3 Bit        Muxes := 1     
	  27 Input      3 Bit        Muxes := 18    
	  11 Input      3 Bit        Muxes := 15    
	  14 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 448   
	   3 Input      2 Bit        Muxes := 66    
	   8 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 28    
	   5 Input      2 Bit        Muxes := 11    
	  10 Input      2 Bit        Muxes := 2     
	  23 Input      2 Bit        Muxes := 6     
	  25 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 14    
	  16 Input      2 Bit        Muxes := 4     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3445  
	   3 Input      1 Bit        Muxes := 125   
	   4 Input      1 Bit        Muxes := 637   
	   8 Input      1 Bit        Muxes := 284   
	  15 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 35    
	  10 Input      1 Bit        Muxes := 150   
	  23 Input      1 Bit        Muxes := 33    
	   7 Input      1 Bit        Muxes := 93    
	  25 Input      1 Bit        Muxes := 30    
	  16 Input      1 Bit        Muxes := 21    
	  27 Input      1 Bit        Muxes := 51    
	  12 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 235   
	  14 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mig_7series_v4_2_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module mig_7series_v4_2_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
	   8 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_round_robin_arb__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v4_2_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mig_7series_v4_2_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mig_7series_v4_2_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mig_7series_v4_2_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mig_7series_v4_2_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v4_2_mc 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_phy_4lanes__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 9     
	   4 Input     30 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   4 Input      9 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   4 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 47    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 47    
Module mig_7series_v4_2_ddr_if_post_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__1 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_4lanes__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_2_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_2_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_poc_pd__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_2_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 132   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   4 Input    512 Bit        Muxes := 1     
	   2 Input    511 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 7     
	   4 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 63    
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 22    
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	   4 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_ocd_lim 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_poc_tap_base 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module mig_7series_v4_2_poc_meta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_poc_edge_store__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mig_7series_v4_2_poc_edge_store__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mig_7series_v4_2_poc_edge_store 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mig_7series_v4_2_poc_cc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    800 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_ocd_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_phy_ocd_data 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_phy_ocd_samp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module mig_7series_v4_2_ddr_phy_ocd_edge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_2_ddr_phy_ocd_cntlr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 11    
Module mig_7series_v4_2_ddr_phy_ocd_po_cntlr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 12    
	  10 Input     48 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 42    
	   4 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_phy_prbs_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 14    
	   4 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 48    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 351   
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 29    
	  23 Input      6 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 128   
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  23 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 167   
	  23 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              320 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 687   
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	  24 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 8     
	  25 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 64    
	   2 Input      2 Bit        Muxes := 4     
	  25 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 135   
	   8 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 15    
	  25 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 24    
Module mig_7series_v4_2_ddr_phy_dqs_found_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 11    
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_2_ddr_phy_wrlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 33    
	  27 Input      6 Bit        Muxes := 10    
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	  27 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  27 Input      3 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 122   
	   3 Input      1 Bit        Muxes := 9     
	  27 Input      1 Bit        Muxes := 51    
Module mig_7series_v4_2_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 303   
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 64    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 64    
Module mig_7series_v4_2_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	                1 Bit    Registers := 23    
+---Muxes : 
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
Module mig_7series_v4_2_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              576 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_axi_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_translator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_w_channel 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_b_channel 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_2_axi_mc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_memc_ui_top_axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
Module mig_7series_v4_2_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_addr_decoder__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_decerr_slave__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_offset_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_8_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 64    
	   4 Input      8 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 254   
	   4 Input      1 Bit        Muxes := 146   
Module sc_node_v1_0_10_fi_regulator__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_counter__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	              198 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	              198 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized11__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_reg_slice3__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	              186 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	              186 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	              184 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized9__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized7__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_mmu_v1_0_7_addr_decoder__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_addr_decoder__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_offset_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_8_wrap_narrow__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_transaction_regulator_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_addr_decoder__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_addr_decoder__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_mmu_v1_0_7_top__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_transaction_regulator_v1_0_8_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_counter__parameterized1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized13__4 
Detailed RTL Component Info : 
+---Registers : 
	              198 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	              198 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_top__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_reg_slice3__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	              186 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	              186 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	              184 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized7__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_mmu_v1_0_7_addr_decoder__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_decerr_slave__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 2     
Module sc_transaction_regulator_v1_0_8_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_node_v1_0_10_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              159 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_pipeline__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              159 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	              179 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              179 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              177 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              152 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_reg_slice3__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	              186 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              186 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	              184 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized9__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized12__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	              198 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	              198 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    140 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    140 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    535 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	              535 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    535 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	              535 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    535 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized16__3 
Detailed RTL Component Info : 
+---Registers : 
	              535 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    535 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	              535 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    592 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	              592 Bit    Registers := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mb_sync_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 199   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module microblaze_v11_0_1_MB_MUXF7__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_MB_MUXF7__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_MB_MUXF7__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_MB_MUXF7__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_MB_MUXF7__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module microblaze_v11_0_1_MB_MUXF7__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Barrel_Shifter_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PVR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Div_unit_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module MMU_UTLB_RAM 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module carry_compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare_mask__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module carry_compare_mask__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module carry_compare_mask__parameterized3__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module carry_compare_mask__parameterized3__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module carry_compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module carry_compare_mask__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module carry_compare_mask__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module carry_compare__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module carry_compare_mask 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module MMU_UTLB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
	   8 Input     14 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 2     
	  25 Input      5 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
Module carry_compare_mask__parameterized8__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module carry_compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare_mask__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module carry_compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module MMU_TLB 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 4     
+---Muxes : 
	   4 Input     26 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 3     
	   8 Input     14 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_compare_mask__parameterized8__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module carry_compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare_mask__parameterized8__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module carry_compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare_mask__parameterized8__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module carry_compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare_mask__parameterized8__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module carry_compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module MMU_TLB__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 4     
	               25 Bit    Registers := 4     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 4     
	   8 Input     14 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module MMU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   8 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	  16 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
	   5 Input      1 Bit        Muxes := 1     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module cache_valid_bit_detect__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module Cache_Interface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module comparator__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
Module stream_cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 60    
Module LRU_Module 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module victim_cache 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               27 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 8     
Module comparator__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
Module DCache_gti 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module mb_sync_bit__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_address_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module util_axis_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dmac_regmap_request 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
Module up_axi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module sync_bits__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dmac_reset_manager 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module dmac_response_handler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync_bits__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_data_mover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dmac_src_fifo_inf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync_bits__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module sync_bits__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module sync_bits__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module ad_mem_asym 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module sync_bits__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module sync_bits__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module axi_dmac_burst_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sync_bits__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_request_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               17 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module sync_bits__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_dmac_response_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 19    
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module dmac_request_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               26 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_es 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  24 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 15    
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_up 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	  29 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module up_axi__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_lite_ipif_v3_0_4_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 132   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 68    
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module util_adxcvr_xcm 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module util_adxcvr_xch__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module util_adxcvr_xch 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module util_adxcvr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized31__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized32__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized33__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized34__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized35__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 36    
Module slave_attachment__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module qspi_cntrl_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module interrupt_control__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module cross_clk_sync_fifo_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                1 Bit    Registers := 6     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module xpm_cdc_gray__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module counter_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module xpm_cdc_gray__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module qspi_fifo_ifmodule 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module qspi_mode_0_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module qspi_status_slave_sel_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module qspi_core_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module axi_quad_spi_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_sysid 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 85    
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module sysid_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 513 Input     32 Bit        Muxes := 1     
Module lpf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module intc_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 113   
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 15    
	   3 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module axi_intc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_20_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module jesd204_rx_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
Module jesd204_lane_latency_monitor 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module pipeline_stage__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               94 Bit    Registers := 1     
Module pipeline_stage__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module jesd204_lmfc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module jesd204_eof_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_rx_frame_mark__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module jesd204_rx_frame_align_monitor__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   7 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module align_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module jesd204_rx_lane__1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module jesd204_rx_frame_mark 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module jesd204_rx_frame_align_monitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   7 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module align_mux 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module jesd204_rx_lane 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module jesd204_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sync_bits__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module up_axi__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module up_clock_mon__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_up_common 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized1__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module jesd204_up_sysref 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized1__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_data 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               92 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_data__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sync_bits__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module jesd204_up_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module axi_jesd204_rx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pack_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 4     
Module pack_interconnect 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 4     
Module pack_network 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module pack_shell 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module util_cpack2_impl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module up_axi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ad_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_xfer_cntrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               44 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_clock_mon 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_adc_common 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	  26 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module up_tpl_common 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module up_xfer_cntrl__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_ip_jesd204_tpl_adc_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ad_xcvr_rx_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module ad_xcvr_rx_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module ad_pnmon__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module ad_ip_jesd204_tpl_adc_pnmon__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     28 Bit         XORs := 2     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module ad_datafmt__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_pnmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module ad_ip_jesd204_tpl_adc_pnmon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     28 Bit         XORs := 2     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module ad_datafmt__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_ip_jesd204_tpl_adc_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mdm_v3_2_16_SRL_FIFO__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mdm_v3_2_16_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module lpf__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module fmcjesdadc1_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ad_sysref_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'bank_cntrl[0].bank0/bank_state0/rcd_timer_gt_2.rcd_active_r_reg' into 'bank_cntrl[0].bank0/bank_state0/rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:285]
INFO: [Synth 8-4471] merging register 'bank_cntrl[1].bank0/bank_state0/rcd_timer_gt_2.rcd_active_r_reg' into 'bank_cntrl[1].bank0/bank_state0/rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:285]
INFO: [Synth 8-4471] merging register 'bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg' into 'bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:856]
INFO: [Synth 8-4471] merging register 'bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r_reg' into 'bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:857]
INFO: [Synth 8-4471] merging register 'bank_cntrl[2].bank0/bank_state0/rcd_timer_gt_2.rcd_active_r_reg' into 'bank_cntrl[2].bank0/bank_state0/rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:285]
INFO: [Synth 8-4471] merging register 'bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r_reg' into 'bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:856]
INFO: [Synth 8-4471] merging register 'bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg' into 'bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:857]
INFO: [Synth 8-4471] merging register 'bank_cntrl[3].bank0/bank_state0/rcd_timer_gt_2.rcd_active_r_reg' into 'bank_cntrl[3].bank0/bank_state0/rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:285]
INFO: [Synth 8-4471] merging register 'bank_cntrl[3].bank0/bank_state0/phy_mc_ctl_full_r_reg' into 'bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:856]
INFO: [Synth 8-4471] merging register 'bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg' into 'bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:857]
INFO: [Synth 8-4471] merging register 'ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg' into 'ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3917] design system_top has port ddr3_1_n[2] driven by constant 0
WARNING: [Synth 8-3917] design system_top has port ddr3_1_n[1] driven by constant 0
WARNING: [Synth 8-3917] design system_top has port ddr3_1_n[0] driven by constant 0
WARNING: [Synth 8-3917] design system_top has port ddr3_1_p[1] driven by constant 1
WARNING: [Synth 8-3917] design system_top has port ddr3_1_p[0] driven by constant 1
WARNING: [Synth 8-3917] design system_top has port fan_pwm driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/\u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_aux_out_r_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/sent_col_r1_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/\u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_rank_cnt_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_offset_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_offset_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[42]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[43]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[44]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[45]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[46]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[47]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[48]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[49]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[50]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[52]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[53]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[54]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/\u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/offset_pipe_0.offset_r1_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/offset_pipe_1.offset_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/\u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/\u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_top0i_8/gen_ddr3_noparity.parity_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_top0i_8/gen_ddr3_noparity.parity_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_top0i_8/gen_ddr3_noparity.parity_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_top0i_8/gen_ddr3_noparity.parity_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_top0i_8/gen_ddr3_noparity.parity_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/ddr_phy_top0i_8/gen_ddr3_noparity.parity_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/ddr_phy_top0i_8/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_fill_mask_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][0]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][1]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][2]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[user][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__9/\inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__9/\inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__9/\inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__9/\inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_fill_mask_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][0]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][1]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][2]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[user][3] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_entry_pipeline/s02_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_entry_pipeline/s02_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__9/\inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__9/\inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__9/\inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__9/\inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/\inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s03_entry_pipeline/s03_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s03_entry_pipeline/s03_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s03_entry_pipeline/s03_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/mesg_reg_reg[64]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/mesg_reg_reg[65]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/mesg_reg_reg[65]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/mesg_reg_reg[66]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/mesg_reg_reg[66]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/mesg_reg_reg[67]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/mesg_reg_reg[64]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/mesg_reg_reg[65]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/mesg_reg_reg[65]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/mesg_reg_reg[66]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/mesg_reg_reg[66]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/mesg_reg_reg[67]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /w_shelve_d_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /w_packing_boundary_d_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /w_shelve_saved_d_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /w_accum_continue_d_reg)
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][0]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][1]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][2]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][3]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][4]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][5]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][6]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][7]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][8]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][9]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][10]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][11]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][12]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][13]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][14]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][15]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][16]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][17]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][18]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][19]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][20]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][21]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][22]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][23]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][24]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][25]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][26]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][27]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][28]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][29]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][30]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][31]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][32]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][32]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][33]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][33]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][34]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][34]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][35]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][35]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][36]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][36]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][37]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][37]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][38]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][38]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][39]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][39]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][40]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][40]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][41]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][41]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][42]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][42]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][43]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][43]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][44]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][44]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][45]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][45]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][46]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][46]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][47]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][47]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][48]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][48]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][49]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][49]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][50]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][50]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][51]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][51]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][52]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][52]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][53]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][53]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][54]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][54]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][55]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][56]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][57]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][58]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][59]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][60]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][60]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][61]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][61]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][62]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][62]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[strb][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[strb][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[strb][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[strb][3] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][0]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][1]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][2]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][3]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][4]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][5]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][6]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[data][7]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[data][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /i_226/\w_payld_fifo/cmd_fifo/fifoaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /i_226/\w_payld_fifo/cmd_fifo/fifoaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /i_226/\w_payld_fifo/cmd_fifo/fifoaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /i_226/\w_payld_fifo/cmd_fifo/fifoaddr_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][31]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][30]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][29]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][28]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][27]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][26]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][25]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][24]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][23]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][22]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][21]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][20]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][19]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][18]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][17]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][16]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][15]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][14]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][13]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][12]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][11]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][10]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][9]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[data][8]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][2]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][3]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_shelf_reg[strb][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_shelf_reg[strb][1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_payld_fifo/last_pop_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_payld_fifo/fifoaddr_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/read_offset_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/read_offset_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/read_offset_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/read_offset_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_payld_fifo/fifoaddr_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/read_offset_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_insti_1/w_payld_fifo/read_offset_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_payld_fifo/fifoaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_payld_fifo/read_offset_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_payld_fifo/fifoaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_payld_fifo/fifoaddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_payld_fifo/last_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[sc_route][0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][1]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][2]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][3]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][4]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][5]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][6]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][7]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][8]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][9]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][10]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][11]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][12]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][13]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][14]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][15]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][16]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][17]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][18]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][19]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][20]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][21]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][22]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][23]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][24]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][25]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][26]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][27]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][28]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][29]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][30]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][31]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][32]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][33]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][34]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][35]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][36]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][37]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][38]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][39]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][40]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][41]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][42]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][43]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][44]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][45]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][46]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][47]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][48]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][49]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][50]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][51]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][52]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][53]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][54]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][55]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][56]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][57]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][58]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][59]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][60]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][61]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][62]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[sc_route][63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[sc_route][63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /i_0/i_16/\splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /i_0/i_16/\splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /i_0/i_16/\splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /i_0/i_16/\splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /i_0/\splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr_afull_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[135] )
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[136]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1026]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[137]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1027]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[138]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1028]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[139]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1125]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[140]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1126]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[141]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1127]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[142]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1128]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[143]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1129]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[144]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1130]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[145]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1131]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[146]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/skid_buffer_reg[1132]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[147] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[148] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[155] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[156] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[188] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[221] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[233] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[243] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[260] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[261] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[262] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[263] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[264] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[265] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[266] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[267] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[268] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[269] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[270] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[271] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[272] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[273] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[274] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[275] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[276] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[277] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[278] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[279] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[280] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[281] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[282] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[283] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[284] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[285] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[286] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[287] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[293] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[294] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[295] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[296] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[298] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[299] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[300] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[301] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[302] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[303] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[304] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[305] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[306] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[307] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[308] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[310] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[311] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[312] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[313] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[314] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[315] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[316] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[317] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[318] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[320] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[321] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[322] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[323] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[325] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[326] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[327] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[328] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[329] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[330] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[331] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[332] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[333] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[334] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[336] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[337] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[338] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[339] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[340] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[341] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[342] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[343] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[344] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[345] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[346] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[347] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[348] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[349] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[350] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[357] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[358] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[359] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[361] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[362] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[363] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[364] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[365] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[366] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[370] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[371] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[372] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[373] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[388] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[389] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[390] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[391] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[393] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[394] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[395] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[396] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[397] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[398] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[401] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[402] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[403] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[404] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[405] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[406] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[407] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[408] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[409] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[410] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[411] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[412] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[413] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[414] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[415] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[416] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[417] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[418] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[419] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[420] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[421] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[422] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[425] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[426] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[427] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[428] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[429] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[433] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[435] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[436] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[437] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[438] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[440] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[441] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[442] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[443] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[444] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[445] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[450] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[452] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[453] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[454] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[455] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[457] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[458] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[459] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[460] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[461] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[462] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[465] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[466] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[467] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[468] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[469] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[470] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[473] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[474] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[475] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[476] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[477] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[478] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[479] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[485] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[486] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[489] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[490] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[491] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[492] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[493] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[494] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[495] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[498] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[499] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[512] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[513] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[514] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[515] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[516] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[517] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[518] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[519] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[520] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[521] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[522] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[523] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[524] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[525] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[526] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[527] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[528] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[529] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[530] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[531] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[532] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[533] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[534] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[535] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[536] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[537] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[538] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[539] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[540] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[541] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[542] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[543] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[544] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[545] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[546] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[547] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[548] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[549] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[550] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[551] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[552] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[553] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[554] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[555] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[556] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[557] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[558] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[559] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[560] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[561] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[562] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[563] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[564] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[565] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[566] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[567] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[568] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[569] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[570] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[571] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[572] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[573] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[574] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[575] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[576] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[577] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[578] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[579] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[580] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[581] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[582] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[583] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[584] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[585] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[586] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[587] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[588] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[589] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[590] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[591] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[592] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[593] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[594] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[595] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[596] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[597] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[598] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[599] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[600] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[601] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[602] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[603] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[604] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[605] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[606] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[607] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[608] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[609] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[610] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[611] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[612] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[613] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[614] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[615] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[616] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[617] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[618] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[619] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[620] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[621] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[622] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[623] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[624] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[625] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[626] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[627] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[628] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[629] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[630] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[631] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[632] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[633] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[634] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[635] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[636] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[637] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[638] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[639] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[640] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[641] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[642] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[643] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[644] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[645] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[646] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[647] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[648] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[649] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[650] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[651] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[652] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[653] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[654] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[655] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[656] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[657] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[658] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[659] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[660] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[661] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[662] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[663] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[664] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[665] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[666] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[667] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[668] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[669] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[670] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[671] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[672] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[673] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[674] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[675] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[676] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[677] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[678] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[679] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[680] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[681] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[682] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[683] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[684] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[685] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[686] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[687] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[688] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[689] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[690] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[691] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[692] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[693] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[694] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[695] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[696] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[697] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[135] )
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[136]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1026]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[137]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1027]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[138]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1028]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[139]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1125]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[140]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[141]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[142]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1128]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[143]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1129]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[144]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1130]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[145]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1131]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[146]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__4:/m_vector_i_reg[1132]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[147] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[148] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[155] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[156] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[188] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[221] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[233] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[243] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[260] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[261] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[262] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[263] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[264] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[265] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[266] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[267] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[268] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[269] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[270] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[271] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[272] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[273] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[274] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[275] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[276] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[277] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[278] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[279] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[280] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[281] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[282] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[283] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[284] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[285] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[286] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[287] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[293] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[294] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[295] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[296] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[298] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[299] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[300] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[301] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[302] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[303] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[304] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[305] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[306] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[307] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[308] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[310] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[311] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[312] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[313] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[314] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[315] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[316] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[317] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[318] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[320] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[321] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[322] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[323] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[325] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[326] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[327] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[328] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[329] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[330] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[331] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[332] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[333] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[334] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[336] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[337] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[338] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[339] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[340] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[341] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[342] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[343] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[344] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[345] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[346] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[347] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[348] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[349] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[350] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[357] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[358] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[359] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[361] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[362] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[363] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[364] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[365] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[366] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[370] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[371] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[372] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[373] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[388] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[389] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[390] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[391] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[393] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[394] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[395] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[396] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[397] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[398] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[401] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[402] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[403] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[404] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[405] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[406] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[407] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[408] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[409] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[410] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[411] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[412] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[413] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[414] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[415] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[416] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[417] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[418] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[419] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[420] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[421] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[422] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[425] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[426] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[427] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[428] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[429] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[433] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[435] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[436] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[437] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[438] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[440] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[441] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[442] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[443] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[444] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[445] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[450] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[452] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[453] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[454] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[455] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[457] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[458] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[459] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[460] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[461] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[462] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[465] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[466] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[467] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[468] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[469] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[470] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[473] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[474] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[475] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[476] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[477] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[478] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[479] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[485] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[486] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[489] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[490] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[491] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[492] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[493] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[494] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[495] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[498] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[499] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[512] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[513] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[514] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[515] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[516] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[517] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[518] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[519] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[520] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[521] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[522] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[523] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[524] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[525] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[526] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[527] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[528] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[529] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[530] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[531] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[532] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[533] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[534] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[535] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[536] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[537] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[538] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[539] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[540] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[541] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[542] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[543] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[544] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[545] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[546] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[547] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[548] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[549] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[550] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[551] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[552] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[553] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[554] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[555] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[556] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[557] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[558] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[559] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[560] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[561] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[562] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[563] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[564] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[565] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[566] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[567] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[568] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[569] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[570] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[571] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[572] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[573] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[574] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[575] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[576] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[577] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[578] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[579] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[580] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[581] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[582] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[583] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[584] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[585] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[586] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[587] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[588] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[589] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[590] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[591] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[592] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[593] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[594] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[595] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[596] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[597] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[598] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[599] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[600] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[601] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[602] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[603] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[604] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[605] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[606] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[607] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[608] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[609] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[610] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[611] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[612] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[613] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[614] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[615] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[616] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[617] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[618] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[619] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[620] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[621] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[622] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[623] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[624] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[625] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[626] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[627] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[628] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[629] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[630] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[631] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[632] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[633] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[634] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[635] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[636] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[637] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[638] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[639] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[640] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[641] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[642] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[643] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[644] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[645] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[646] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[647] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[648] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[649] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[650] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[651] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[652] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[653] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[654] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[655] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[656] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[657] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[658] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[659] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[660] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[661] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[662] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[663] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[664] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[665] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[666] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[667] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[668] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[669] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[670] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[671] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[672] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[673] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[674] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[675] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[676] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[677] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[678] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[679] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[680] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[681] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[682] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[683] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[684] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[685] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[686] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[687] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[688] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[689] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[690] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[691] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[692] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[693] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[694] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[695] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[696] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\m_vector_i_reg[697] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__5:/\m_vector_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\skid_buffer_reg[1030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__9:/\m_vector_i_reg[1030] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /aw_sreg/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /w_sreg/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_mmu/inst /w_sreg/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[1029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[1030] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\m_vector_i_reg[1029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s01_entry_pipeline/s01_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\m_vector_i_reg[1030] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[135] )
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[136]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1026]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[137]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1027]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1028]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[138]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[139]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1125]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[140]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1126]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[141]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1127]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[142]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1128]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[143]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1129]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[144]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1130]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[145]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1131]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[146]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1132]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[147] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[148] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[155] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[156] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[188] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[221] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[233] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[243] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[260] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[261] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[262] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[263] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[264] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[265] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[266] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[267] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[268] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[269] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[270] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[271] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[272] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[273] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[274] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[275] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[276] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[277] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[278] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[279] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[280] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[281] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[282] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[283] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[284] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[285] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[286] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[287] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[293] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[294] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[295] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[296] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[298] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[299] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[300] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[301] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[302] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[303] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[304] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[305] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[306] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[307] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[308] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[310] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[311] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[312] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[313] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[314] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[315] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[316] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[317] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[318] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[320] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[321] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[322] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[323] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[325] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[326] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[327] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[328] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[329] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[330] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[331] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[332] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[333] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[334] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[336] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[337] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[338] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[339] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[340] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[341] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[342] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[343] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[344] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[345] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[346] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[347] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[348] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[349] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[350] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[357] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[358] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[359] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[361] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[362] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[363] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[364] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[365] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[366] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[370] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[371] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[372] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[373] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[388] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[389] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[390] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[391] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[393] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[394] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[395] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[396] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[397] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[398] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[401] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[402] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[403] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[404] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[405] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[406] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[407] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[408] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[409] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[410] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[411] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[412] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[413] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[414] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[415] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[416] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[417] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[418] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[419] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[420] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[421] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[422] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[425] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[426] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[427] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[428] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[429] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[433] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[435] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[436] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[437] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[438] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[440] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[441] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[442] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[443] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[444] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[445] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[450] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[452] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[453] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[454] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[455] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[457] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[458] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[459] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[460] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[461] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[462] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[465] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[466] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[467] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[468] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[469] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[470] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[473] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[474] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[475] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[476] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[477] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[478] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[479] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[485] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[486] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[489] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[490] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[491] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[492] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[493] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[494] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[495] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[498] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[499] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[512] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[513] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[514] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[515] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[516] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[517] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[518] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[519] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[520] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[521] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__16:/\skid_buffer_reg[522] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[136]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1026]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[137]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1027]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[139]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1125]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[140]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[141]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[142]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1128]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[143]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1129]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[144]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1130]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[145]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1131]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[146]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1132]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[139]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[1125]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[140]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[1126]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[141]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[1127]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[142]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[1128]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[143]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[1129]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[144]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[1130]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[145]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[1131]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[146]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer_reg[1132]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[136]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1026]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[137]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1027]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[138]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1028]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[139]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1125]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[140]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1126]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[141]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1127]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[142]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1128]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[143]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1129]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[144]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1130]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[145]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1131]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[146]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1132]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[136]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1026]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[137]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1027]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[138]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1028]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[139]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1125]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[140]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[141]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[142]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[143]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1129]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[144]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1130]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[145]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1131]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[146]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1132]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/override_demand_r_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/override_demand_r_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/override_demand_r_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/override_demand_r_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/override_demand_r_reg' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/override_demand_r_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/generate_maint_cmds.send_cnt_r_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/generate_maint_cmds.send_cnt_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[27]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[28]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[29]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[30]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[27]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[28]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[29]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[30]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i2_reg[31]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_mc_phy_wrapperi_4/phy_ctl_wd_i1_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[138]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[186]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[186]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1026]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1026]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1125]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1125]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1126]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1126]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1127]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1127]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1128]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1128]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1129]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1129]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1130]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1130]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1131]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1131]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1132]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1132]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1133]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1133]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1137]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1137]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1138]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1138]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1139]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1139]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1140]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1140]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1141]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1141]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1142]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1142]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1143]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1143]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/skid_buffer_reg[1144]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[138]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[186]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[186]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1026]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1026]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1125]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1125]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1126]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1127]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1128]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1128]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1129]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1129]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1130]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1130]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1131]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1131]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1132]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1132]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1133]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1133]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1137]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1137]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1138]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1138]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1139]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1139]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1140]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1140]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1141]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1141]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1142]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1142]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1143]'
INFO: [Synth 8-3886] merging instance 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1143]' (FDE) to 'sc_util_v1_0_4_axi_reg_stall__16:/m_vector_i_reg[1144]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[7]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[8]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[9]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[10]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[11]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[12]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[13]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[14]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[15]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[16]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[17]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[18]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[19]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[20]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[21]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[22]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[23]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[24]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[25]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[26]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[27]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[28]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[29]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[30]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[31]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[32]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[33]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[34]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[34]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[35]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[35]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[36]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[36]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[37]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[37]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[38]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[38]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[39]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[40]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[40]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[41]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[41]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[42]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[42]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[43]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[44]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[44]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[45]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[45]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[46]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[46]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[47]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[48]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[48]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[49]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[49]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[50]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[50]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[51]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[51]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[52]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[52]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[53]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[53]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[54]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[54]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[55]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[56]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[57]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[58]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[59]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[60]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[60]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[61]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[62]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[63]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[72]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[72]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[73]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[73]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[74]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[74]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[75]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[75]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[76]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[76]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[77]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[77]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[78]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[78]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[79]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[80]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[80]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[81]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[81]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[82]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[82]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[83]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[83]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[84]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[84]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[85]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[85]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[86]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[86]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[87]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[87]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[88]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[88]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[89]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[89]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[90]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[90]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[91]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[91]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[92]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[92]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[93]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[93]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[94]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[94]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[95]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[95]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[96]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[96]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[97]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[97]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[98]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[98]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[99]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[100]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[100]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[101]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[101]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[102]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[102]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[103]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[103]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[104]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[104]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[105]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[105]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[106]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[106]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[107]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[107]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[108]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[108]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[109]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[109]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[110]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[110]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[111]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[111]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[112]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[112]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[113]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[113]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[114]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[114]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[115]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[115]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[116]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[116]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[117]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[117]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[118]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[118]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[119]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[119]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[120]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[120]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[121]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[121]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[122]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[122]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[123]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[123]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[124]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[124]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[125]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[125]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[126]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[126]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[127]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[127]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[128]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[128]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[129]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[129]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[130]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[130]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[131]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[131]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[132]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[132]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[133]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[133]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[134]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[134]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[135]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[135]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[147]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[147]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[148]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[148]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[149]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[149]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[150]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[150]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[151]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[151]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[152]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[152]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[153]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[153]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[154]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[154]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[155]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[155]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[156]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[156]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[157]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[157]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[158]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[158]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[159]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[159]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[160]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[160]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[161]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[161]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[162]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[162]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[163]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[163]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[164]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[164]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[165]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[165]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[166]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[166]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[167]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[167]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[168]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[168]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[169]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[169]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[170]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[170]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[171]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[171]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[172]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[172]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[173]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[173]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[174]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[174]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[175]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[175]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[176]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[176]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[177]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[177]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[178]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[178]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[187]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[187]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[188]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[188]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[189]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[189]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[190]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[190]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[191]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[192]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[192]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[193]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[193]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[194]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[194]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[195]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[195]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[196]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[196]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[197]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[197]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[198]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[198]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[199]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[199]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[200]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[200]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[201]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[201]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[202]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[202]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[203]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[203]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[204]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[204]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[205]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[205]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[206]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[206]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[207]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[207]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[208]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[208]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[209]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[209]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[210]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[210]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[211]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[211]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[212]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[212]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[213]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[213]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[214]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[214]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[215]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[215]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[216]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[216]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[217]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[217]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[218]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[218]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[219]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[219]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[220]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[220]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[221]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[221]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[222]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[222]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[223]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[223]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[224]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[224]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[225]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[226]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[226]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[227]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[227]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[228]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[228]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[229]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[229]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[230]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[230]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[231]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[231]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[232]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[232]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[233]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[233]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[234]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[234]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[235]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[235]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[236]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[236]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[237]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[237]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[238]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[238]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[239]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[239]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[240]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[240]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[241]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[241]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[242]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[242]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[243]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[243]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[244]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[244]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[245]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[245]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[246]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[246]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[247]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[247]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[248]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[248]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[249]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[249]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[250]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[250]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[251]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[252]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[252]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[253]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[253]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[254]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[254]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[255]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[256]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[256]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[257]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[257]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[258]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[258]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[259]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[259]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[260]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[260]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[261]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[261]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[262]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[262]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[263]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[263]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[264]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[264]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[265]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[265]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[266]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[266]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[267]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[267]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[268]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[268]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[269]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[269]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[270]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[270]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[271]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[271]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[272]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[272]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[273]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[273]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[274]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[274]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[275]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[275]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[276]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[276]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[277]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[277]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[278]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[278]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[279]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[279]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[280]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[280]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[281]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[281]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[282]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[282]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[283]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[283]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[284]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[284]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[285]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[285]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[286]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[286]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[287]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[287]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[288]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[288]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[289]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[289]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[290]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[290]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[291]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[291]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[292]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[292]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[293]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[293]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[294]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[294]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[295]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[295]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[296]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[296]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[297]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[297]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[298]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[298]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[299]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[299]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[300]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[300]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[301]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[301]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[302]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[302]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[303]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[303]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[304]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[304]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[305]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[305]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[306]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[306]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[307]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[307]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[308]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[308]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[309]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[309]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[310]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[310]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[311]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[311]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[312]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[312]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[313]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[313]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[314]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[314]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[315]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[315]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[316]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[316]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[317]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[317]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[318]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[318]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[319]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[320]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[320]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[321]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[321]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[322]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[322]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[323]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[323]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[324]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[324]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[325]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[325]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[326]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[326]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[327]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[327]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[328]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[328]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[329]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[329]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[330]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[330]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[331]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[331]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[332]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[332]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[333]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[333]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[334]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[334]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[335]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[335]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[336]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[336]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[337]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[337]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[338]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[338]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[339]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[339]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[340]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[340]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[341]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[341]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[342]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[342]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[343]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[343]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[344]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[344]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[345]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[345]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[346]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[346]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[347]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[347]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[348]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[348]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[349]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[349]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[350]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[350]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[351]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[351]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[352]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[352]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[353]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[353]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[354]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[354]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[355]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[355]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[356]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[356]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[357]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[357]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[358]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[358]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[359]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[359]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[360]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[360]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[361]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[361]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[362]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[362]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[363]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[363]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[364]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[364]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[365]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[365]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[366]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[366]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[367]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[367]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[368]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[368]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[369]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[369]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[370]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[370]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[371]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[371]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[372]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[372]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[373]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[373]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[374]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[374]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[375]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[375]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[376]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[376]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[377]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[377]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[378]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[378]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[379]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[379]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[380]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[380]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[381]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[381]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[382]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[382]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[383]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[384]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[384]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[385]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[385]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[386]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[386]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[387]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[387]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[388]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[388]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[389]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[389]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[390]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[390]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[391]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[391]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[392]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[392]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[393]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[393]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[394]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[394]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[395]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[395]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[396]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[396]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[397]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[397]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[398]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[398]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[399]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[399]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[400]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[400]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[401]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[401]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[402]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[402]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[403]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[403]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[404]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[404]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[405]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[405]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[406]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[406]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[407]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[407]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[408]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[408]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[409]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[409]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[410]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[410]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[411]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[411]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[412]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[412]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[413]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[413]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[414]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[414]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[415]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[415]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[416]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[416]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[417]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[417]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[418]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[418]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[419]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[419]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[420]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[420]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[421]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[421]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[422]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[422]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[423]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[423]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[424]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[424]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[425]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[425]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[426]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[426]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[427]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[427]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[428]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[428]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[429]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[429]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[430]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[430]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[431]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[431]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[432]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[432]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[433]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[433]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[434]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[434]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[435]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[435]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[436]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[436]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[437]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[437]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[438]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[438]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[439]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[439]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[440]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[440]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[441]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[441]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[442]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[442]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[443]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[443]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[444]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[444]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[445]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[445]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[446]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[446]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[447]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[448]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[448]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[449]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[449]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[450]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[450]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[451]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[451]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[452]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[452]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[453]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[453]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[454]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[454]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[455]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[455]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[456]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[456]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[457]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[457]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[458]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[458]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[459]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[459]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[460]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[460]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[461]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[461]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[462]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[462]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[463]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[463]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[464]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[464]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[465]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[465]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[466]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[466]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[467]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[467]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[468]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[468]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[469]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[469]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[470]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[470]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[471]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[471]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[472]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[472]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[473]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[473]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[474]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[474]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[475]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[475]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[476]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[476]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[477]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[477]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[478]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[478]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[479]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[479]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[480]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[480]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[481]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[481]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[482]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[482]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[483]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[483]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[484]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[484]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[485]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[485]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[486]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[486]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[487]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[487]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[488]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[488]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[489]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[489]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[490]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[490]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[491]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[491]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[492]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[492]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[493]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[493]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[494]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[494]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[495]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[495]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[496]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[496]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[497]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[497]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[498]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[498]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[499]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[499]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[500]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[500]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[501]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[501]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[502]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[502]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[503]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[503]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[504]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[504]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[505]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[505]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[506]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[506]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[507]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[507]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[508]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[508]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[509]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[509]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[510]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[510]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[511]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[512]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[512]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[513]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[513]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[514]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[514]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[515]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[515]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[516]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[516]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[517]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[517]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[518]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[518]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[519]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[519]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[520]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[520]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[521]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[521]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[522]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[522]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[523]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[523]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[524]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[524]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[525]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[525]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[526]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[526]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[527]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[527]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[528]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[528]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[529]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[529]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[530]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[530]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[531]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[531]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[532]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[532]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[533]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[533]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[534]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[534]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[535]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[535]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[536]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[536]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[537]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[537]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[538]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[538]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[539]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[539]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[540]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[540]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[541]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[541]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[542]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[542]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[543]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[543]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[544]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[544]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[545]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[545]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[546]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[546]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[547]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[547]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[548]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[548]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[549]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[549]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[550]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[550]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[551]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[551]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[552]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[552]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[553]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[553]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[554]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[554]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[555]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[555]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[556]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[556]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[557]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[557]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[558]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[558]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[559]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[559]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[560]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[560]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[561]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[561]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[562]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[562]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[563]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[563]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[564]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[564]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[565]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[565]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[566]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[566]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[567]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[567]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[568]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[568]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[569]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[569]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[570]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[570]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[571]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[571]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[572]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[572]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[573]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[573]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[574]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[574]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[575]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[575]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[576]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[576]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[577]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[577]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[578]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[578]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[579]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[579]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[580]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[580]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[581]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[581]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[582]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[582]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[583]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[583]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[584]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[584]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[585]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[585]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[586]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[586]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[587]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[587]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[588]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[588]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[589]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[589]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[590]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[590]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[591]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[591]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[592]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[592]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[593]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[593]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[594]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[594]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[595]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[595]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[596]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[596]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[597]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[597]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[598]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[598]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[599]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[599]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[600]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[600]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[601]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[601]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[602]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[602]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[603]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[603]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[604]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[604]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[605]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[605]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[606]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[606]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[607]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[607]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[608]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[608]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[609]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[609]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[610]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[610]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[611]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[611]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[612]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[612]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[613]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[613]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[614]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[614]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[615]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[615]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[616]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[616]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[617]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[617]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[618]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[618]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[619]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[619]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[620]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[620]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[621]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[621]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[622]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[622]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[623]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[623]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[624]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[624]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[625]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[625]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[626]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[626]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[627]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[627]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[628]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[628]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[629]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[629]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[630]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[630]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[631]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[631]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[632]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[632]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[633]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[633]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[634]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[634]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[635]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[635]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[636]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[636]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[637]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[637]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[638]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[638]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[639]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[639]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[640]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[640]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[641]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[641]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[642]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[642]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[643]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[643]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[644]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[644]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[645]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[645]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[646]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[646]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[647]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[647]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[648]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[648]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[649]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[649]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[650]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[650]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[651]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[651]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[652]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[652]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[653]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[653]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[654]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[654]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[655]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[655]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[656]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[656]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[657]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[657]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[658]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[658]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[659]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[659]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[660]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[660]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[661]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[661]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[662]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[662]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[663]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[663]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[664]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[664]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[665]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[665]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[666]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[666]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[667]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[667]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[668]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[668]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[669]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[669]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[670]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[670]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[671]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[671]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[672]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[672]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[673]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[673]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[674]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[674]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[675]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[675]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[676]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[676]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[677]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[677]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[678]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[678]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[679]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[679]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[680]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[680]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[681]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[681]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[682]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[682]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[683]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[683]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[684]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[684]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[685]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[685]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[686]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[686]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[687]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[687]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[688]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[688]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[689]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[689]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[690]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[690]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[691]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[691]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[692]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[692]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[693]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[693]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[694]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[694]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[695]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[695]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[696]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[696]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[697]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[7]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[8]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[9]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[10]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[11]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[12]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[13]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[14]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[15]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[16]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[17]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[18]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[19]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[20]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[21]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[22]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[23]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[24]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[25]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[26]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[27]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[28]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[29]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[30]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[31]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[32]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[33]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[34]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[34]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[35]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[35]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[36]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[36]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[37]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[37]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[38]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[38]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[39]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[40]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[40]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[41]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[41]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[42]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[42]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[43]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[44]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[44]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[45]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[45]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[46]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[46]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[47]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[48]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[48]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[49]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[49]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[50]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[50]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[51]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[51]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[52]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[52]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[53]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[53]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[54]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[54]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[55]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[56]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[57]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[58]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[59]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[60]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[60]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[61]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[62]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[63]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[72]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[72]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[73]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[73]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[74]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[74]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[75]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[75]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[76]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[76]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[77]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[77]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[78]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[78]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[79]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[80]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[80]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[81]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[81]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[82]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[82]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[83]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[83]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[84]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[84]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[85]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[85]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[86]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[86]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[87]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[87]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[88]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[88]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[89]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[89]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[90]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[90]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[91]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[91]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[92]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[92]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[93]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[93]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[94]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[94]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[95]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[95]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[96]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[96]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[97]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[97]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[98]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[98]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[99]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[100]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[100]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[101]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[101]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[102]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[102]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[103]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[103]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[104]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[104]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[105]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[105]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[106]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[106]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[107]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[107]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[108]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[108]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[109]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[109]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[110]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[110]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[111]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[111]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[112]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[112]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[113]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[113]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[114]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[114]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[115]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[115]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[116]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[116]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[117]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[117]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[118]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[118]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[119]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[119]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[120]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[120]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[121]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[121]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[122]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[122]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[123]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[123]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[124]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[124]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[125]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[125]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[126]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[126]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[127]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[127]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[128]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[128]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[129]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[129]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[130]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[130]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[131]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[131]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[132]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[132]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[133]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[133]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[134]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[134]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[135]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[135]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[147]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[147]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[148]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[148]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[149]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[149]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[150]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[150]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[151]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[151]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[152]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[152]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[153]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[153]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[154]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[154]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[155]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[155]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[156]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[156]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[157]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[157]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[158]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[158]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[159]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[159]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[160]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[160]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[161]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[161]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[162]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[162]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[163]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[163]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[164]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[164]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[165]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[165]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[166]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[166]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[167]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[167]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[168]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[168]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[169]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[169]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[170]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[170]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[171]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[171]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[172]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[172]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[173]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[173]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[174]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[174]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[175]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[175]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[176]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[176]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[177]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[177]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[178]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[178]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[187]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[187]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[188]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[188]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[189]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[189]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[190]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[190]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[191]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[192]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[192]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[193]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[193]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[194]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[194]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[195]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[195]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[196]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[196]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[197]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[197]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[198]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[198]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[199]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[199]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[200]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[200]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[201]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[201]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[202]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[202]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[203]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[203]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[204]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[204]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[205]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[205]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[206]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[206]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[207]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[207]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[208]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[208]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[209]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[209]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[210]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[210]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[211]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[211]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[212]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[212]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[213]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[213]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[214]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[214]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[215]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[215]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[216]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[216]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[217]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[217]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[218]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[218]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[219]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[219]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[220]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[220]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[221]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[221]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[222]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[222]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[223]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[223]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[224]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[224]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[225]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[225]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[226]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[226]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[227]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[227]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[228]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[228]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[229]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[229]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[230]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[230]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[231]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[231]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[232]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[232]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[233]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[233]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[234]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[234]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[235]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[235]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[236]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[236]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[237]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[237]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[238]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[238]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[239]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[239]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[240]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[240]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[241]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[241]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[242]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[242]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[243]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[243]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[244]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[244]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[245]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[245]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[246]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[246]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[247]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[247]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[248]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[248]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[249]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[249]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[250]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[250]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[251]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[251]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[252]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[252]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[253]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[253]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[254]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[254]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[255]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[255]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[256]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[256]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[257]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[257]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[258]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[258]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[259]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[259]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[260]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[260]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[261]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[261]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[262]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[262]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[263]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[263]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[264]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[264]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[265]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[265]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[266]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[266]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[267]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[267]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[268]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[268]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[269]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[269]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[270]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[270]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[271]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[271]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[272]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[272]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[273]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[273]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[274]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[274]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[275]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[275]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[276]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[276]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[277]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[277]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[278]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[278]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[279]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[279]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[280]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[280]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[281]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[281]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[282]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[282]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[283]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[283]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[284]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[284]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[285]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[285]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[286]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[286]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[287]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[287]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[288]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[288]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[289]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[289]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[290]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[290]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[291]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[291]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[292]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[292]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[293]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[293]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[294]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[294]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[295]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[295]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[296]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[296]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[297]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[297]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[298]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[298]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[299]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[299]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[300]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[300]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[301]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[301]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[302]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[302]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[303]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[303]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[304]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[304]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[305]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[305]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[306]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[306]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[307]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[307]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[308]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[308]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[309]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[309]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[310]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[310]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[311]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[311]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[312]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[312]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[313]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[313]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[314]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[314]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[315]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[315]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[316]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[316]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[317]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[317]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[318]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[318]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[319]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[320]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[320]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[321]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[321]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[322]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[322]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[323]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[323]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[324]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[324]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[325]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[325]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[326]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[326]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[327]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[327]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[328]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[328]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[329]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[329]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[330]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[330]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[331]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[331]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[332]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[332]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[333]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[333]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[334]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[334]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[335]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[335]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[336]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[336]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[337]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[337]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[338]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[338]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[339]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[339]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[340]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[340]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[341]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[341]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[342]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[342]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[343]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[343]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[344]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[344]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[345]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[345]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[346]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[346]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[347]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[347]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[348]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[348]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[349]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[349]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[350]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[350]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[351]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[351]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[352]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[352]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[353]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[353]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[354]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[354]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[355]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[355]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[356]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[356]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[357]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[357]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[358]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[358]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[359]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[359]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[360]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[360]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[361]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[361]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[362]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[362]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[363]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[363]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[364]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[364]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[365]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[365]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[366]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[366]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[367]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[367]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[368]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[368]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[369]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[369]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[370]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[370]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[371]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[371]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[372]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[372]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[373]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[373]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[374]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[374]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[375]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[375]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[376]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[376]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[377]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[377]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[378]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[378]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[379]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[379]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[380]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[380]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[381]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[381]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[382]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[382]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[383]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[383]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[384]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[384]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[385]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[385]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[386]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[386]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[387]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[387]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[388]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[388]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[389]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[389]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[390]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[390]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[391]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[391]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[392]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[392]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[393]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[393]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[394]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[394]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[395]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[395]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[396]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[396]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[397]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[397]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[398]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[398]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[399]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[399]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[400]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[400]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[401]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[401]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[402]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[402]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[403]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[403]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[404]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[404]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[405]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[405]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[406]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[406]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[407]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[407]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[408]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[408]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[409]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[409]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[410]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[410]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[411]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[411]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[412]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[412]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[413]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[413]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[414]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[414]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[415]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[415]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[416]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[416]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[417]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[417]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[418]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[418]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[419]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[419]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[420]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[420]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[421]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[421]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[422]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[422]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[423]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[423]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[424]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[424]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[425]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[425]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[426]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[426]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[427]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[427]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[428]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[428]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[429]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[429]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[430]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[430]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[431]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[431]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[432]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[432]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[433]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[433]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[434]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[434]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[435]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[435]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[436]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[436]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[437]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[437]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[438]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[438]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[439]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[439]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[440]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[440]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[441]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[441]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[442]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[442]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[443]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[443]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[444]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[444]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[445]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[445]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[446]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[446]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[447]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[447]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[448]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[448]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[449]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[449]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[450]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[450]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[451]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[451]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[452]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[452]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[453]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[453]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[454]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[454]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[455]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[455]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[456]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[456]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[457]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[457]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[458]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[458]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[459]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[459]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[460]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[460]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[461]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[461]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[462]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[462]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[463]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[463]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[464]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[464]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[465]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[465]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[466]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[466]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[467]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[467]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[468]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[468]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[469]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[469]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[470]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[470]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[471]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[471]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[472]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[472]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[473]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[473]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[474]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[474]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[475]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[475]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[476]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[476]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[477]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[477]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[478]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[478]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[479]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[479]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[480]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[480]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[481]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[481]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[482]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[482]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[483]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[483]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[484]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[484]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[485]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[485]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[486]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[486]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[487]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[487]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[488]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[488]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[489]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[489]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[490]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[490]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[491]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[491]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[492]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[492]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[493]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[493]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[494]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[494]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[495]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[495]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[496]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[496]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[497]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[497]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[498]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[498]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[499]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[499]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[500]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[500]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[501]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[501]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[502]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[502]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[503]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[503]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[504]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[504]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[505]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[505]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[506]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[506]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[507]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[507]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[508]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[508]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[509]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[509]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[510]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[510]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[511]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[511]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[512]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[512]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[513]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[513]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[514]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[514]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[515]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[515]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[516]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[516]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[517]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[517]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[518]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[518]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[519]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[519]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[520]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[520]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[521]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[521]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[522]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[522]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[523]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[523]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[524]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[524]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[525]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[525]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[526]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[526]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[527]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[527]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[528]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[528]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[529]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[529]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[530]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[530]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[531]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[531]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[532]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[532]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[533]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[533]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[534]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[534]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[535]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[535]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[536]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[536]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[537]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[537]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[538]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[538]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[539]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[539]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[540]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[540]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[541]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[541]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[542]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[542]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[543]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[543]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[544]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[544]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[545]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[545]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[546]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[546]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[547]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[547]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[548]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[548]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[549]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[549]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[550]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[550]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[551]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[551]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[552]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[552]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[553]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[553]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[554]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[554]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[555]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[555]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[556]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[556]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[557]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[557]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[558]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[558]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[559]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[559]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[560]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[560]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[561]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[561]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[562]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[562]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[563]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[563]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[564]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[564]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[565]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[565]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[566]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[566]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[567]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[567]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[568]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[568]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[569]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[569]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[570]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[570]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[571]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[571]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[572]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[572]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[573]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[573]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[574]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[574]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[575]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[575]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[576]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[576]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[577]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[577]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[578]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[578]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[579]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[579]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[580]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[580]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[581]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[581]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[582]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[582]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[583]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[583]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[584]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[584]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[585]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[585]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[586]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[586]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[587]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[587]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[588]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[588]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[589]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[589]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[590]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[590]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[591]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[591]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[592]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[592]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[593]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[593]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[594]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[594]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[595]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[595]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[596]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[596]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[597]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[597]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[598]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[598]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[599]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[599]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[600]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[600]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[601]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[601]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[602]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[602]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[603]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[603]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[604]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[604]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[605]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[605]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[606]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[606]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[607]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[607]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[608]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[608]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[609]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[609]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[610]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[610]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[611]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[611]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[612]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[612]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[613]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[613]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[614]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[614]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[615]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[615]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[616]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[616]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[617]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[617]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[618]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[618]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[619]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[619]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[620]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[620]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[621]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[621]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[622]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[622]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[623]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[623]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[624]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[624]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[625]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[625]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[626]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[626]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[627]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[627]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[628]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[629]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[629]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[630]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[630]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[631]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[631]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[632]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[632]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[633]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[633]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[634]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[634]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[635]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[635]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[636]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[636]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[637]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[637]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[638]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[638]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[639]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[639]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[640]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[640]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[641]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[641]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[642]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[642]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[643]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[643]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[644]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[644]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[645]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[645]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[646]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[646]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[647]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[647]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[648]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[648]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[649]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[649]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[650]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[650]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[651]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[651]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[652]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[652]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[653]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[653]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[654]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[654]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[655]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[655]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[656]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[656]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[657]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[657]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[658]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[658]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[659]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[659]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[660]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[660]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[661]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[661]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[662]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[662]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[663]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[663]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[664]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[664]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[665]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[665]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[666]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[666]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[667]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[667]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[668]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[668]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[669]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[669]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[670]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[670]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[671]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[671]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[672]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[672]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[673]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[673]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[674]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[674]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[675]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[675]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[676]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[676]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[677]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[677]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[678]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[678]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[679]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[679]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[680]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[680]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[681]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[681]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[682]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[682]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[683]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[683]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[684]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[684]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[685]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[685]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[686]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[686]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[687]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[687]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[688]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[688]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[689]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[689]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[690]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[690]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[691]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[691]' (FDE) to 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[692]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'single_rank.chip_cnt_r_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2796]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
INFO: [Synth 8-5546] ROM "stg3_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prech_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ktap_right" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'bit_cnt_reg[7:0]' into 'bit_cnt_reg[7:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1012]
INFO: [Synth 8-4471] merging register 'bit_cnt_reg[7:0]' into 'bit_cnt_reg[7:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1012]
INFO: [Synth 8-4471] merging register 'ref_bit_reg[7:0]' into 'ref_bit_reg[7:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:397]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cal1_state_r_reg[25]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_rdlvl.
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div1.byte_sel_cnt_reg[3:0]' into 'gen_byte_sel_div1.byte_sel_cnt_reg[3:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1041]
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div1.byte_sel_cnt_reg[3:0]' into 'gen_byte_sel_div1.byte_sel_cnt_reg[3:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1041]
WARNING: [Synth 8-3917] design mig_7series_v4_2_memc_ui_top_axi__GC0 has port s_axi_bresp[1] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_memc_ui_top_axi__GC0 has port s_axi_bresp[0] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_memc_ui_top_axi__GC0 has port s_axi_rresp[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "sys_mb/U0/\MicroBlaze_Core_I/Performance.Core /MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_iqcor_enb_reg' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:199]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:289]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/up_adc_channel.v:415]
INFO: [Synth 8-4471] merging register 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg' into 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:35547]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-4471] merging register 'i_adc_jesd204/i_core/i_deframer/g_xcvr_if[1].i_xcvr_if/rx_ip_sof_d_reg[3:0]' into 'i_adc_jesd204/i_core/i_deframer/g_xcvr_if[0].i_xcvr_if/rx_ip_sof_d_reg[3:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:74]
INFO: [Synth 8-4471] merging register 'i_adc_jesd204/i_core/i_deframer/g_xcvr_if[1].i_xcvr_if/rx_ip_sof_hold_reg[3:0]' into 'i_adc_jesd204/i_core/i_deframer/g_xcvr_if[0].i_xcvr_if/rx_ip_sof_hold_reg[3:0]' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:76]
INFO: [Synth 8-4471] merging register 'i_adc_jesd204/i_core/g_channel[1].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' into 'i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_pnmon.v:101]
INFO: [Synth 8-4471] merging register 'i_adc_jesd204/i_core/g_channel[1].i_channel/i_pnmon/i_pnmon/adc_valid_zero_d_reg' into 'i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_zero_d_reg' [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/common/ad_pnmon.v:92]
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.MST_N_SLV_MODE_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.MST_N_SLV_MODE_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_EMPTY_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_EMPTY_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_EMPTY_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_EMPTY_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_FULL_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_FULL_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPIXFER_DONE_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPIXFER_DONE_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_FULL_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_FULL_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_5_TXFIFO_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_5_TXFIFO_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_6_RXFIFO_RST_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_6_RXFIFO_RST_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/MST_TRANS_INHIBIT_D1_I) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_uartlite.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized3__1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:16:24 ; elapsed = 00:16:41 . Memory (MB): peak = 3425.977 ; gain = 2633.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+--------------+---------------+----------------+
|Module Name                   | RTL Object   | Depth x Width | Implemented As | 
+------------------------------+--------------+---------------+----------------+
|mig_7series_v4_2_ddr_prbs_gen | mem_out      | 256x18        | LUT            | 
|PVR                           | PVR_const[0] | 16x32         | LUT            | 
+------------------------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MMU_UTLB_RAM:   | RAM_reg    | 512 x 36(WRITE_FIRST)  | W | R | 512 x 36(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|ad_mem_asym:    | m_ram_reg  | 512 x 64(NO_CHANGE)    | W |   | 64 x 512(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|elastic_buffer: | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer: | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                         | RTL Object                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------+----------------------+----------------+
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                           | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                           | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                           | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 198             | RAM32M x 33    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 198             | RAM32M x 33    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 196             | RAM32M x 33    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 140             | RAM32M x 24    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 140             | RAM32M x 24    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 27              | RAM32M x 5     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 186             | RAM32M x 31    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 186             | RAM32M x 31    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 184             | RAM32M x 31    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 198             | RAM32M x 33    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 198             | RAM32M x 33    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 196             | RAM32M x 33    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 140             | RAM32M x 24    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 140             | RAM32M x 24    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 27              | RAM32M x 5     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 186             | RAM32M x 31    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 186             | RAM32M x 31    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 184             | RAM32M x 31    | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                               | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 159             | RAM32M x 27    | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                               | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 159             | RAM32M x 27    | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 21              | RAM32M x 4     | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 9               | RAM32M x 2     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 21              | RAM32M x 4     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 179             | RAM32M x 30    | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 179             | RAM32M x 30    | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 177             | RAM32M x 30    | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                      | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                      | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                      | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                      | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 153             | RAM32M x 26    | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 153             | RAM32M x 26    | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 153             | RAM32M x 26    | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 152             | RAM32M x 26    | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                         | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                               | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 140             | RAM32M x 24    | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 186             | RAM32M x 31    | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 186             | RAM32M x 31    | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 184             | RAM32M x 31    | 
|\s03_nodes/s03_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                         | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s03_nodes/s03_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                               | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 140             | RAM32M x 24    | 
|\s03_nodes/s03_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s03_nodes/s03_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 27              | RAM32M x 5     | 
|\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 198             | RAM32M x 33    | 
|\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 198             | RAM32M x 33    | 
|\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 196             | RAM32M x 33    | 
|sys_mb/U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1                                                                                                                                                              | Using_Victim_Cache.victim_cache_I1/RAM_reg                                | User Attribute | 64 x 32              | RAM64M x 11    | 
|axi_ad9250_dma/inst                                                                                                                                                                                                                 | i_transfer/i_request_arb/eot_mem_src_reg                                  | Implied        | 64 x 1               | RAM64X1D x 1   | 
|axi_ad9250_dma/inst                                                                                                                                                                                                                 | i_transfer/i_request_arb/eot_mem_dest_reg                                 | Implied        | 64 x 1               | RAM64X1D x 2   | 
|axi_ad9250_dma/inst                                                                                                                                                                                                                 | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg            | Implied        | 32 x 4               | RAM32M x 1     | 
|axi_ad9250_dma/inst                                                                                                                                                                                                                 | i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg                         | Implied        | 64 x 8               | RAM64M x 3     | 
|axi_ad9250_dma/inst                                                                                                                                                                                                                 | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg                 | Implied        | 4 x 26               | RAM32M x 5     | 
|axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                                          | Implied        | 16 x 8               | RAM32M x 2     | 
|axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | Implied        | 16 x 8               | RAM32M x 2     | 
|\axi_ad9250_jesd/rx_axi /inst                                                                                                                                                                                                       | i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg                       | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9250_jesd/rx_axi /inst                                                                                                                                                                                                       | i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg                       | Implied        | 4 x 32               | RAM32M x 6     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_6/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/i_16/dec_cnt_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/i_1/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/i_1/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_2/axi_ad9250_jesd/rx/inst/i_6/mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_2/axi_ad9250_jesd/rx/inst/i_11/mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------------------------------------+------------+----------+
|      |RTL Partition                                              |Replication |Instances |
+------+-----------------------------------------------------------+------------+----------+
|1     |mig_7series_v4_2_ddr_byte_lane__parameterized4__GC0        |           1|       242|
|2     |mig_7series_v4_2_ddr_phy_4lanes__parameterized0__GC0       |           1|       789|
|3     |mig_7series_v4_2_ddr_mc_phy__GC0                           |           1|      8566|
|4     |case__812_mig_7series_v4_2_ddr_mc_phy_wrapper__GD          |           1|       770|
|5     |mig_7series_v4_2_ddr_mc_phy_wrapper__GCB2                  |           1|      1183|
|6     |mig_7series_v4_2_ddr_calib_top__GB0                        |           1|     11060|
|7     |mig_7series_v4_2_ddr_calib_top__GB1                        |           1|     10467|
|8     |mig_7series_v4_2_ddr_calib_top__GB2                        |           1|      7291|
|9     |mig_7series_v4_2_ddr_phy_top__GC0                          |           1|      1918|
|10    |mig_7series_v4_2_mc                                        |           1|      2984|
|11    |mig_7series_v4_2_memc_ui_top_axi__GC0                      |           1|     12322|
|12    |system_axi_ddr_cntrl_0_mig__GC0                            |           1|       266|
|13    |sc_util_v1_0_4_axi_reg_stall                               |           2|       307|
|14    |sc_exit_v1_0_8_top__GC0                                    |           1|       322|
|15    |sc_mmu_v1_0_7_top__GC0                                     |           1|       354|
|16    |sc_si_converter_v1_0_8_wrap_narrow__GC0                    |           1|      2354|
|17    |sc_si_converter_v1_0_8_top__GC0                            |           1|       209|
|18    |sc_node_v1_0_10_upsizer                                    |           2|      1365|
|19    |sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1__GC0 |           1|      1263|
|20    |sc_node_v1_0_10_top__parameterized8__GC0                   |           1|        10|
|21    |s00_nodes_imp_12K8I49__GC0                                 |           1|      5843|
|22    |sc_mmu_v1_0_7_top__parameterized0__GC0                     |           1|       238|
|23    |sc_si_converter_v1_0_8_wrap_narrow__parameterized0__GC0    |           1|      1051|
|24    |sc_si_converter_v1_0_8_top__parameterized0__GC0            |           1|        23|
|25    |sc_mmu_v1_0_7_top__parameterized1__GC0                     |           1|       320|
|26    |s02_entry_pipeline_imp_VV1GZU__GC0                         |           1|       118|
|27    |sc_node_v1_0_10_mi_handler__parameterized8__GC0            |           1|      1263|
|28    |sc_node_v1_0_10_top__parameterized15__GC0                  |           1|        10|
|29    |s02_nodes_imp_TUKS2C__GC0                                  |           1|      5843|
|30    |sc_mmu_v1_0_7_top__parameterized2__GC0                     |           1|       349|
|31    |s03_entry_pipeline_imp_1STVCF2__GC0                        |           1|       242|
|32    |bd_518a__GC0                                               |           1|     17973|
|33    |system__GCB0                                               |           1|     14445|
|34    |system__GCB1                                               |           1|     11438|
|35    |system__GCB2                                               |           1|     14319|
|36    |system_top__GC0                                            |           1|       120|
|37    |sc_util_v1_0_4_axi_reg_stall__1                            |           2|      2932|
|38    |sc_util_v1_0_4_axi_reg_stall__2                            |           1|      2622|
|39    |sc_util_v1_0_4_axi_reg_stall__3                            |           1|        57|
|40    |sc_util_v1_0_4_axi_reg_stall__4                            |           3|       344|
|41    |sc_util_v1_0_4_axi_reg_stall__5                            |           4|       332|
|42    |sc_util_v1_0_4_axi_reg_stall__6                            |           1|       232|
|43    |sc_util_v1_0_4_axi_reg_stall__7                            |           2|       222|
|44    |sc_util_v1_0_4_axi_reg_stall__8                            |           3|        57|
|45    |sc_util_v1_0_4_axi_reg_stall__9                            |           2|       397|
|46    |sc_util_v1_0_4_axi_reg_stall__10                           |           1|        40|
|47    |sc_util_v1_0_4_axi_reg_stall__11                           |           1|        30|
|48    |sc_util_v1_0_4_axi_reg_stall__12                           |           1|        30|
|49    |sc_util_v1_0_4_axi_reg_stall__13                           |           1|        28|
|50    |sc_util_v1_0_4_axi_reg_stall__15                           |           1|       397|
|51    |sc_util_v1_0_4_axi_reg_stall__16                           |           2|       234|
|52    |sc_util_v1_0_4_axi_reg_stall__17                           |           2|       222|
|53    |sc_util_v1_0_4_axi_reg_stall__18                           |           1|       227|
|54    |sc_util_v1_0_4_axi_reg_stall__19                           |           1|       217|
|55    |sc_util_v1_0_4_axi_reg_stall__20                           |           1|        40|
|56    |sc_util_v1_0_4_axi_reg_stall__21                           |           1|       334|
|57    |sc_util_v1_0_4_axi_reg_stall__22                           |           1|        30|
|58    |sc_util_v1_0_4_axi_reg_stall__23                           |           1|        28|
+------+-----------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_mb/U0/Reset' to pin 'sys_rstgen/U0/FDRE_inst/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_mb/U0/Interrupt' to pin 'axi_intc/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/Q'
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 834 of d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc:834]
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_spi/sck_o' to pin 'axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'axi_spi/ext_spi_clk' to 'rom_sys_0/inst/rom_data_reg[0]/C'
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 69 of d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_dma_0/system_axi_ad9250_dma_0_constr.xdc. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_dma_0/system_axi_ad9250_dma_0_constr.xdc:69]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 74 of d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_dma_0/system_axi_ad9250_dma_0_constr.xdc. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_dma_0/system_axi_ad9250_dma_0_constr.xdc:74]
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:16:42 ; elapsed = 00:17:02 . Memory (MB): peak = 3425.977 ; gain = 2633.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_mem_interconnect/insti_4/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and \i_system_wrapper/system_i /axi_mem_interconnect/insti_4/\clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_mem_interconnect/insti_4/\clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and \i_system_wrapper/system_i /axi_mem_interconnect/insti_4/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
WARNING: [Synth 8-3332] Sequential element (dbg_prbs_first_edge_taps1[-1111111108]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_prbs_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dbg_prbs_first_edge_taps1[-1111111109]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_prbs_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dbg_prbs_first_edge_taps1[-1111111110]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_prbs_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dbg_prbs_first_edge_taps1[-1111111111]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_prbs_rdlvl.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:17:26 ; elapsed = 00:17:47 . Memory (MB): peak = 3425.977 ; gain = 2633.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MMU_UTLB_RAM:   | RAM_reg    | 512 x 36(WRITE_FIRST)  | W | R | 512 x 36(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|ad_mem_asym:    | m_ram_reg  | 512 x 64(NO_CHANGE)    | W |   | 64 x 512(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|elastic_buffer: | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer: | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                         | RTL Object                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------+----------------------+----------------+
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                           | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                           | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_ddr_cntrl                                                                                                                                                                                           | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                                                                                                                | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14    | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                                                                                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 198             | RAM32M x 33    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 198             | RAM32M x 33    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 196             | RAM32M x 33    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 140             | RAM32M x 24    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 140             | RAM32M x 24    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 27              | RAM32M x 5     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 186             | RAM32M x 31    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 186             | RAM32M x 31    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 184             | RAM32M x 31    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 198             | RAM32M x 33    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 198             | RAM32M x 33    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/\inst/s02_nodes/s02_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 196             | RAM32M x 33    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 140             | RAM32M x 24    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 140             | RAM32M x 24    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 27              | RAM32M x 5     | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 186             | RAM32M x 31    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 186             | RAM32M x 31    | 
|\i_system_wrapper/system_i /axi_mem_interconnect/s02_nodesi_2/\s02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 184             | RAM32M x 31    | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                               | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 159             | RAM32M x 27    | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                               | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 159             | RAM32M x 27    | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 21              | RAM32M x 4     | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 9               | RAM32M x 2     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 21              | RAM32M x 4     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 179             | RAM32M x 30    | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 179             | RAM32M x 30    | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 177             | RAM32M x 30    | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                      | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                      | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                      | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                      | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 153             | RAM32M x 26    | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 153             | RAM32M x 26    | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 153             | RAM32M x 26    | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 152             | RAM32M x 26    | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                         | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                               | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 140             | RAM32M x 24    | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 186             | RAM32M x 31    | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 186             | RAM32M x 31    | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 184             | RAM32M x 31    | 
|\s03_nodes/s03_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                         | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s03_nodes/s03_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                               | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 140             | RAM32M x 24    | 
|\s03_nodes/s03_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s03_nodes/s03_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 27              | RAM32M x 5     | 
|\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 198             | RAM32M x 33    | 
|\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 198             | RAM32M x 33    | 
|\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg                                          | User Attribute | 32 x 196             | RAM32M x 33    | 
|sys_mb/U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1                                                                                                                                                              | Using_Victim_Cache.victim_cache_I1/RAM_reg                                | User Attribute | 64 x 32              | RAM64M x 11    | 
|axi_ad9250_dma/inst                                                                                                                                                                                                                 | i_transfer/i_request_arb/eot_mem_src_reg                                  | Implied        | 64 x 1               | RAM64X1D x 1   | 
|axi_ad9250_dma/inst                                                                                                                                                                                                                 | i_transfer/i_request_arb/eot_mem_dest_reg                                 | Implied        | 64 x 1               | RAM64X1D x 2   | 
|axi_ad9250_dma/inst                                                                                                                                                                                                                 | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg            | Implied        | 32 x 4               | RAM32M x 1     | 
|axi_ad9250_dma/inst                                                                                                                                                                                                                 | i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg                         | Implied        | 64 x 8               | RAM64M x 3     | 
|axi_ad9250_dma/inst                                                                                                                                                                                                                 | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg                 | Implied        | 4 x 26               | RAM32M x 5     | 
|axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                                  | gen_wr_a.gen_word_narrow.mem_reg                                          | Implied        | 16 x 8               | RAM32M x 2     | 
|axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst            | gen_wr_a.gen_word_narrow.mem_reg                                          | Implied        | 16 x 8               | RAM32M x 2     | 
|\axi_ad9250_jesd/rx_axi /inst                                                                                                                                                                                                       | i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg                       | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9250_jesd/rx_axi /inst                                                                                                                                                                                                       | i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg                       | Implied        | 4 x 32               | RAM32M x 6     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------+------------+----------+
|      |RTL Partition                                              |Replication |Instances |
+------+-----------------------------------------------------------+------------+----------+
|1     |mig_7series_v4_2_ddr_byte_lane__parameterized4__GC0        |           1|       240|
|2     |mig_7series_v4_2_ddr_phy_4lanes__parameterized0__GC0       |           1|       733|
|3     |mig_7series_v4_2_ddr_mc_phy__GC0                           |           1|      6894|
|4     |case__812_mig_7series_v4_2_ddr_mc_phy_wrapper__GD          |           1|       149|
|5     |mig_7series_v4_2_ddr_mc_phy_wrapper__GCB2                  |           1|      1095|
|6     |mig_7series_v4_2_ddr_calib_top__GB0                        |           1|      7046|
|7     |mig_7series_v4_2_ddr_calib_top__GB1                        |           1|      9142|
|8     |mig_7series_v4_2_ddr_calib_top__GB2                        |           1|      6989|
|9     |mig_7series_v4_2_ddr_phy_top__GC0                          |           1|      1403|
|10    |mig_7series_v4_2_mc                                        |           1|      2933|
|11    |mig_7series_v4_2_memc_ui_top_axi__GC0                      |           1|     12316|
|12    |system_axi_ddr_cntrl_0_mig__GC0                            |           1|       266|
|13    |sc_util_v1_0_4_axi_reg_stall                               |           2|       307|
|14    |sc_exit_v1_0_8_top__GC0                                    |           1|       322|
|15    |sc_mmu_v1_0_7_top__GC0                                     |           1|       354|
|16    |sc_si_converter_v1_0_8_wrap_narrow__GC0                    |           1|      2352|
|17    |sc_si_converter_v1_0_8_top__GC0                            |           1|       209|
|18    |sc_node_v1_0_10_upsizer                                    |           1|      1348|
|19    |sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1__GC0 |           1|      1263|
|20    |sc_node_v1_0_10_top__parameterized8__GC0                   |           1|        10|
|21    |s00_nodes_imp_12K8I49__GC0                                 |           1|      3933|
|22    |sc_mmu_v1_0_7_top__parameterized0__GC0                     |           1|       238|
|23    |sc_si_converter_v1_0_8_wrap_narrow__parameterized0__GC0    |           1|      1051|
|24    |sc_si_converter_v1_0_8_top__parameterized0__GC0            |           1|        23|
|25    |sc_mmu_v1_0_7_top__parameterized1__GC0                     |           1|       320|
|26    |s02_entry_pipeline_imp_VV1GZU__GC0                         |           1|       118|
|27    |sc_node_v1_0_10_mi_handler__parameterized8__GC0            |           1|      1263|
|28    |sc_node_v1_0_10_top__parameterized15__GC0                  |           1|        10|
|29    |s02_nodes_imp_TUKS2C__GC0                                  |           1|      3934|
|30    |sc_mmu_v1_0_7_top__parameterized2__GC0                     |           1|       349|
|31    |s03_entry_pipeline_imp_1STVCF2__GC0                        |           1|       242|
|32    |bd_518a__GC0                                               |           1|     17951|
|33    |system__GCB0                                               |           1|     14425|
|34    |system__GCB1                                               |           1|     11438|
|35    |system__GCB2                                               |           1|     14319|
|36    |system_top__GC0                                            |           1|       120|
|37    |sc_util_v1_0_4_axi_reg_stall__1                            |           2|      2932|
|38    |sc_util_v1_0_4_axi_reg_stall__2                            |           1|      2622|
|39    |sc_util_v1_0_4_axi_reg_stall__3                            |           1|        57|
|40    |sc_util_v1_0_4_axi_reg_stall__4                            |           3|       344|
|41    |sc_util_v1_0_4_axi_reg_stall__5                            |           4|       332|
|42    |sc_util_v1_0_4_axi_reg_stall__6                            |           1|       232|
|43    |sc_util_v1_0_4_axi_reg_stall__7                            |           2|       222|
|44    |sc_util_v1_0_4_axi_reg_stall__8                            |           3|        57|
|45    |sc_util_v1_0_4_axi_reg_stall__9                            |           2|       397|
|46    |sc_util_v1_0_4_axi_reg_stall__10                           |           1|        40|
|47    |sc_util_v1_0_4_axi_reg_stall__11                           |           1|        30|
|48    |sc_util_v1_0_4_axi_reg_stall__12                           |           1|        30|
|49    |sc_util_v1_0_4_axi_reg_stall__13                           |           1|        28|
|50    |sc_util_v1_0_4_axi_reg_stall__15                           |           1|       397|
|51    |sc_util_v1_0_4_axi_reg_stall__16                           |           2|       234|
|52    |sc_util_v1_0_4_axi_reg_stall__17                           |           2|       222|
|53    |sc_util_v1_0_4_axi_reg_stall__18                           |           1|       227|
|54    |sc_util_v1_0_4_axi_reg_stall__19                           |           1|       217|
|55    |sc_util_v1_0_4_axi_reg_stall__20                           |           1|        40|
|56    |sc_util_v1_0_4_axi_reg_stall__21                           |           1|       334|
|57    |sc_util_v1_0_4_axi_reg_stall__22                           |           1|        30|
|58    |sc_util_v1_0_4_axi_reg_stall__23                           |           1|        28|
|59    |sc_node_v1_0_10_upsizer__2                                 |           1|      1345|
+------+-----------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ddr_cntrl/u_ddr_calib_topi_6/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dec_cnt_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_mem_interconnect/insti_4/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and \i_system_wrapper/system_i /axi_mem_interconnect/insti_4/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_mem_interconnect/insti_4/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and \i_system_wrapper/system_i /axi_mem_interconnect/insti_4/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_mem_interconnect/insti_4/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and \i_system_wrapper/system_i /axi_mem_interconnect/insti_4/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_mem_interconnect/insti_4/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and \i_system_wrapper/system_i /axi_mem_interconnect/insti_4/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_1/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_2/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_2/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:18:12 ; elapsed = 00:18:37 . Memory (MB): peak = 3425.977 ; gain = 2633.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------+------------+----------+
|      |RTL Partition                                              |Replication |Instances |
+------+-----------------------------------------------------------+------------+----------+
|1     |mig_7series_v4_2_ddr_byte_lane__parameterized4__GC0        |           1|        99|
|2     |mig_7series_v4_2_ddr_phy_4lanes__parameterized0__GC0       |           1|       296|
|3     |mig_7series_v4_2_ddr_mc_phy__GC0                           |           1|      3414|
|4     |case__812_mig_7series_v4_2_ddr_mc_phy_wrapper__GD          |           1|        30|
|5     |mig_7series_v4_2_ddr_mc_phy_wrapper__GCB2                  |           1|       322|
|6     |mig_7series_v4_2_ddr_calib_top__GB0                        |           1|      3276|
|7     |mig_7series_v4_2_ddr_calib_top__GB1                        |           1|      4320|
|8     |mig_7series_v4_2_ddr_calib_top__GB2                        |           1|      3167|
|9     |mig_7series_v4_2_ddr_phy_top__GC0                          |           1|       681|
|10    |mig_7series_v4_2_mc                                        |           1|      1272|
|11    |mig_7series_v4_2_memc_ui_top_axi__GC0                      |           1|      6754|
|12    |system_axi_ddr_cntrl_0_mig__GC0                            |           1|       219|
|13    |sc_util_v1_0_4_axi_reg_stall                               |           1|       166|
|14    |sc_exit_v1_0_8_top__GC0                                    |           1|       157|
|15    |sc_mmu_v1_0_7_top__GC0                                     |           1|       181|
|16    |sc_si_converter_v1_0_8_wrap_narrow__GC0                    |           1|      1176|
|17    |sc_si_converter_v1_0_8_top__GC0                            |           1|       109|
|18    |sc_node_v1_0_10_upsizer                                    |           1|       725|
|19    |sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1__GC0 |           1|       939|
|20    |sc_node_v1_0_10_top__parameterized8__GC0                   |           1|         8|
|21    |s00_nodes_imp_12K8I49__GC0                                 |           1|      1992|
|22    |sc_mmu_v1_0_7_top__parameterized0__GC0                     |           1|       131|
|23    |sc_si_converter_v1_0_8_wrap_narrow__parameterized0__GC0    |           1|       558|
|24    |sc_si_converter_v1_0_8_top__parameterized0__GC0            |           1|         9|
|25    |sc_mmu_v1_0_7_top__parameterized1__GC0                     |           1|       130|
|26    |s02_entry_pipeline_imp_VV1GZU__GC0                         |           1|        74|
|27    |sc_node_v1_0_10_mi_handler__parameterized8__GC0            |           1|       939|
|28    |sc_node_v1_0_10_top__parameterized15__GC0                  |           1|         8|
|29    |s02_nodes_imp_TUKS2C__GC0                                  |           1|      1994|
|30    |sc_mmu_v1_0_7_top__parameterized2__GC0                     |           1|       120|
|31    |s03_entry_pipeline_imp_1STVCF2__GC0                        |           1|       120|
|32    |bd_518a__GC0                                               |           1|      8148|
|33    |system__GCB0                                               |           1|      8652|
|34    |system__GCB1                                               |           1|      6591|
|35    |system__GCB2                                               |           1|      7530|
|36    |system_top__GC0                                            |           1|        83|
|37    |sc_util_v1_0_4_axi_reg_stall__1                            |           1|      1742|
|38    |sc_util_v1_0_4_axi_reg_stall__2                            |           1|      1556|
|39    |sc_util_v1_0_4_axi_reg_stall__3                            |           1|        17|
|40    |sc_util_v1_0_4_axi_reg_stall__4                            |           1|       188|
|41    |sc_util_v1_0_4_axi_reg_stall__5                            |           1|       181|
|42    |sc_util_v1_0_4_axi_reg_stall__6                            |           1|       121|
|43    |sc_util_v1_0_4_axi_reg_stall__7                            |           1|       115|
|44    |sc_util_v1_0_4_axi_reg_stall__8                            |           1|        17|
|45    |sc_util_v1_0_4_axi_reg_stall__9                            |           1|       220|
|46    |sc_util_v1_0_4_axi_reg_stall__10                           |           1|         7|
|47    |sc_util_v1_0_4_axi_reg_stall__11                           |           1|         6|
|48    |sc_util_v1_0_4_axi_reg_stall__12                           |           1|         6|
|49    |sc_util_v1_0_4_axi_reg_stall__13                           |           1|         6|
|50    |sc_util_v1_0_4_axi_reg_stall__15                           |           1|       220|
|51    |sc_util_v1_0_4_axi_reg_stall__16                           |           1|       122|
|52    |sc_util_v1_0_4_axi_reg_stall__17                           |           1|       115|
|53    |sc_util_v1_0_4_axi_reg_stall__18                           |           1|       118|
|54    |sc_util_v1_0_4_axi_reg_stall__19                           |           1|       112|
|55    |sc_util_v1_0_4_axi_reg_stall__20                           |           1|         7|
|56    |sc_util_v1_0_4_axi_reg_stall__21                           |           1|       182|
|57    |sc_util_v1_0_4_axi_reg_stall__22                           |           1|         6|
|58    |sc_util_v1_0_4_axi_reg_stall__23                           |           1|         6|
|59    |sc_node_v1_0_10_upsizer__2                                 |           1|       702|
|60    |sc_util_v1_0_4_axi_reg_stall__24                           |           1|       166|
|61    |sc_util_v1_0_4_axi_reg_stall__25                           |           1|      1742|
|62    |sc_util_v1_0_4_axi_reg_stall__26                           |           1|       188|
|63    |sc_util_v1_0_4_axi_reg_stall__27                           |           1|       188|
|64    |sc_util_v1_0_4_axi_reg_stall__28                           |           1|       181|
|65    |sc_util_v1_0_4_axi_reg_stall__29                           |           1|       181|
|66    |sc_util_v1_0_4_axi_reg_stall__30                           |           1|       115|
|67    |sc_util_v1_0_4_axi_reg_stall__31                           |           1|        17|
|68    |sc_util_v1_0_4_axi_reg_stall__32                           |           1|       220|
|69    |sc_util_v1_0_4_axi_reg_stall__33                           |           1|       181|
|70    |sc_util_v1_0_4_axi_reg_stall__34                           |           1|       122|
|71    |sc_util_v1_0_4_axi_reg_stall__35                           |           1|       115|
|72    |sc_util_v1_0_4_axi_reg_stall__36                           |           1|        17|
+------+-----------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_mem_interconnect/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and \i_system_wrapper/system_i /axi_mem_interconnect/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_mem_interconnect/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and \i_system_wrapper/system_i /axi_mem_interconnect/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_mem_interconnect/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and \i_system_wrapper/system_i /axi_mem_interconnect/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_mem_interconnect/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and \i_system_wrapper/system_i /axi_mem_interconnect/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_7_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_7_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_7_top__parameterized0.
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_mem_interconnect/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and \i_system_wrapper/system_i /axi_mem_interconnect/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_mem_interconnect/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and \i_system_wrapper/system_i /axi_mem_interconnect/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dec_cnt_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9250_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [0]. Fanout reduced from 83 to 42 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [1]. Fanout reduced from 82 to 41 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [2]. Fanout reduced from 57 to 20 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1 . Fanout reduced from 1521 to 49 by creating 31 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net init_calib_complete. Fanout reduced from 1363 to 49 by creating 28 replicas.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:18:29 ; elapsed = 00:18:58 . Memory (MB): peak = 3425.977 ; gain = 2633.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:18:29 ; elapsed = 00:18:59 . Memory (MB): peak = 3425.977 ; gain = 2633.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:18:46 ; elapsed = 00:19:15 . Memory (MB): peak = 3425.977 ; gain = 2633.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:18:46 ; elapsed = 00:19:15 . Memory (MB): peak = 3425.977 ; gain = 2633.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:18:49 ; elapsed = 00:19:19 . Memory (MB): peak = 3425.977 ; gain = 2633.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:18:50 ; elapsed = 00:19:19 . Memory (MB): peak = 3425.977 ; gain = 2633.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                                                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg[5]                                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_too_small_r3_reg                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_end_r3_reg                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dqsfound_done_r5_reg                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0   | u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MicroBlaze               | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]                                                                                                  | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|blk_mem_gen_v8_4_3       | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]                                                                 | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|system_axi_ad9250_xcvr_0 | inst/i_mstatus_ch_15/up_pll_locked_int_reg                                                                                                                                                              | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_axi_ad9250_xcvr_0 | inst/i_mstatus_ch_15/up_rst_done_int_reg                                                                                                                                                                | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite             | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                                                                                                                        | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite             | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                                                                                                                        | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                      | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                                                                                                | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                      | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                                                                                                | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                      | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                                                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[7]                                 | 3      | 3          | 3      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[31]                                | 513    | 513        | 0      | 513     | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[29]                                | 6      | 6          | 0      | 6       | 0      | 0      | 0      | 
|dsrl__3     | shift_reg_reg                                 | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | shift_reg_reg                                 | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[15]                     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | PC_Buffer_reg[3]                              | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__7     | ibuffer_reg[3]                                | 47     | 47         | 47     | 0       | 0      | 0      | 0      | 
|dsrl__8     | Using_AXI.r_fifo_mem_reg[15]                  | 13     | 13         | 13     | 0       | 0      | 0      | 0      | 
|dsrl__9     | fifo_mem_reg[31]                              | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__10    | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__11    | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__12    | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15]   | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__13    | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |AND2B1L                |     4|
|2     |BSCANE2                |     1|
|3     |BUFG                   |    16|
|4     |BUFH                   |     1|
|5     |BUFIO                  |     3|
|6     |CARRY4                 |   460|
|7     |DSP48E1                |     1|
|8     |DSP48E1_1              |     2|
|9     |DSP48E1_2              |     1|
|10    |GTXE2_CHANNEL          |     2|
|11    |GTXE2_COMMON           |     1|
|12    |IBUFDS_GTE2            |     1|
|13    |IDDR                   |     8|
|14    |IDELAYCTRL             |     2|
|15    |IDELAYE2_FINEDELAY     |    64|
|16    |IN_FIFO                |     8|
|17    |ISERDESE2              |    64|
|18    |LUT1                   |   991|
|19    |LUT2                   |  3052|
|20    |LUT3                   |  8209|
|21    |LUT4                   |  4177|
|22    |LUT5                   |  6419|
|23    |LUT6                   |  8268|
|24    |LUT6_2                 |    80|
|25    |MMCME2_ADV             |     2|
|26    |MULT_AND               |     1|
|27    |MUXCY_L                |   468|
|28    |MUXF7                  |   441|
|29    |MUXF8                  |    33|
|30    |ODDR                   |    17|
|31    |OSERDESE2              |    23|
|32    |OSERDESE2_1            |     8|
|33    |OSERDESE2_2            |    72|
|34    |OUT_FIFO               |     3|
|35    |OUT_FIFO_1             |     8|
|36    |PHASER_IN_PHY          |     8|
|37    |PHASER_OUT_PHY         |     3|
|38    |PHASER_OUT_PHY_1       |     8|
|39    |PHASER_REF             |     3|
|40    |PHY_CONTROL            |     3|
|41    |PLLE2_ADV              |     1|
|42    |RAM16X1D               |     4|
|43    |RAM32M                 |  1482|
|44    |RAM32X1D               |    36|
|45    |RAM64M                 |    14|
|46    |RAM64X1D               |     3|
|47    |RAMB18E1               |     2|
|48    |RAMB36E1               |     1|
|49    |RAMB36E1_1             |     1|
|50    |RAMB36E1_2             |     2|
|51    |RAMB36E1_3             |     8|
|52    |RAMB36E1_4             |    32|
|53    |RAMB36E1_5             |     8|
|54    |SRL16                  |     6|
|55    |SRL16E                 |   341|
|56    |SRLC16E                |     8|
|57    |SRLC32E                |   715|
|58    |XORCY                  |   223|
|59    |FD                     |     8|
|60    |FDCE                   |  2280|
|61    |FDC_1                  |     1|
|62    |FDE                    |    32|
|63    |FDPE                   |   142|
|64    |FDR                    |   515|
|65    |FDRE                   | 33268|
|66    |FDRE_1                 |     1|
|67    |FDS                    |     3|
|68    |FDSE                   |   912|
|69    |IBUF                   |     4|
|70    |IBUFGDS                |     1|
|71    |IOBUF                  |    18|
|72    |IOBUFDS_DIFF_OUT_DCIEN |     8|
|73    |IOBUF_DCIEN            |    64|
|74    |OBUF                   |    35|
|75    |OBUFDS                 |     1|
|76    |OBUFT                  |     8|
+------+-----------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
|      |Instance                                                                                              |Module                                                     |Cells |
+------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
|1     |top                                                                                                   |                                                           | 73124|
|2     |  i_fmcjesdadc1_spi                                                                                   |fmcjesdadc1_spi                                            |    29|
|3     |  i_sysref                                                                                            |ad_sysref_gen                                              |    17|
|4     |  i_system_wrapper                                                                                    |system_wrapper                                             | 73044|
|5     |    system_i                                                                                          |system                                                     | 73042|
|6     |      axi_ddr_cntrl                                                                                   |system_axi_ddr_cntrl_0                                     | 23817|
|7     |        u_system_axi_ddr_cntrl_0_mig                                                                  |system_axi_ddr_cntrl_0_mig                                 | 23809|
|8     |          \temp_mon_enabled.u_tempmon                                                                 |mig_7series_v4_2_tempmon                                   |   104|
|9     |          u_ddr3_clk_ibuf                                                                             |mig_7series_v4_2_clk_ibuf                                  |     1|
|10    |          u_ddr3_infrastructure                                                                       |mig_7series_v4_2_infrastructure                            |   126|
|11    |          u_iodelay_ctrl                                                                              |mig_7series_v4_2_iodelay_ctrl                              |    35|
|12    |          u_memc_ui_top_axi                                                                           |mig_7series_v4_2_memc_ui_top_axi                           | 23543|
|13    |            mem_intfc0                                                                                |mig_7series_v4_2_mem_intfc                                 | 17255|
|14    |              ddr_phy_top0                                                                            |mig_7series_v4_2_ddr_phy_top                               | 15989|
|15    |                u_ddr_calib_top                                                                       |mig_7series_v4_2_ddr_calib_top                             | 11598|
|16    |                  \ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                        |mig_7series_v4_2_ddr_phy_prbs_rdlvl                        |  2407|
|17    |                  \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                  |mig_7series_v4_2_ddr_phy_rdlvl                             |  1817|
|18    |                  ddr_phy_tempmon_0                                                                   |mig_7series_v4_2_ddr_phy_tempmon                           |   698|
|19    |                  \dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                        |mig_7series_v4_2_ddr_phy_dqs_found_cal                     |   428|
|20    |                  \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                          |mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay                 |    76|
|21    |                  \mb_wrlvl_inst.u_ddr_phy_wrlvl                                                      |mig_7series_v4_2_ddr_phy_wrlvl                             |  1098|
|22    |                  \oclk_calib.u_ddr_phy_oclkdelay_cal                                                 |mig_7series_v4_2_ddr_phy_oclkdelay_cal                     |  1674|
|23    |                    u_ocd_cntlr                                                                       |mig_7series_v4_2_ddr_phy_ocd_cntlr                         |    71|
|24    |                    u_ocd_data                                                                        |mig_7series_v4_2_ddr_phy_ocd_data                          |    92|
|25    |                    u_ocd_edge                                                                        |mig_7series_v4_2_ddr_phy_ocd_edge                          |    74|
|26    |                    u_ocd_lim                                                                         |mig_7series_v4_2_ddr_phy_ocd_lim                           |   345|
|27    |                    u_ocd_mux                                                                         |mig_7series_v4_2_ddr_phy_ocd_mux                           |    32|
|28    |                    u_ocd_po_cntlr                                                                    |mig_7series_v4_2_ddr_phy_ocd_po_cntlr                      |   367|
|29    |                    u_ocd_samp                                                                        |mig_7series_v4_2_ddr_phy_ocd_samp                          |   165|
|30    |                    u_poc                                                                             |mig_7series_v4_2_poc_top                                   |   528|
|31    |                      u_edge_center                                                                   |mig_7series_v4_2_poc_edge_store                            |    20|
|32    |                      u_edge_left                                                                     |mig_7series_v4_2_poc_edge_store_2051                       |    57|
|33    |                      u_edge_right                                                                    |mig_7series_v4_2_poc_edge_store_2052                       |    34|
|34    |                      u_poc_meta                                                                      |mig_7series_v4_2_poc_meta                                  |   176|
|35    |                      u_poc_tap_base                                                                  |mig_7series_v4_2_poc_tap_base                              |   241|
|36    |                  u_ddr_phy_init                                                                      |mig_7series_v4_2_ddr_phy_init                              |  2443|
|37    |                  u_ddr_phy_wrcal                                                                     |mig_7series_v4_2_ddr_phy_wrcal                             |   532|
|38    |                  u_ddr_prbs_gen                                                                      |mig_7series_v4_2_ddr_prbs_gen                              |   205|
|39    |                u_ddr_mc_phy_wrapper                                                                  |mig_7series_v4_2_ddr_mc_phy_wrapper                        |  4391|
|40    |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd                                    |     3|
|41    |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_2015                               |     3|
|42    |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_2016                               |     3|
|43    |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_2017                               |     5|
|44    |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_2018                               |     3|
|45    |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_2019                               |     3|
|46    |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_2020                               |     3|
|47    |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_2021                               |     4|
|48    |                  \genblk24.phy_ctl_pre_fifo_0                                                        |mig_7series_v4_2_ddr_of_pre_fifo                           |     7|
|49    |                  \genblk24.phy_ctl_pre_fifo_1                                                        |mig_7series_v4_2_ddr_of_pre_fifo__parameterized0           |     7|
|50    |                  \genblk24.phy_ctl_pre_fifo_2                                                        |mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_2022      |     7|
|51    |                  u_ddr_mc_phy                                                                        |mig_7series_v4_2_ddr_mc_phy                                |  3967|
|52    |                    \ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                |mig_7series_v4_2_ddr_phy_4lanes                            |  1921|
|53    |                      \ddr_byte_lane_A.ddr_byte_lane_A                                                |mig_7series_v4_2_ddr_byte_lane_2035                        |   439|
|54    |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io_2048                    |    38|
|55    |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_2049                     |   238|
|56    |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_2050      |    82|
|57    |                      \ddr_byte_lane_B.ddr_byte_lane_B                                                |mig_7series_v4_2_ddr_byte_lane__parameterized0_2036        |   430|
|58    |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0_2045    |    38|
|59    |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_2046                     |   235|
|60    |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_2047      |    82|
|61    |                      \ddr_byte_lane_C.ddr_byte_lane_C                                                |mig_7series_v4_2_ddr_byte_lane__parameterized1_2037        |   566|
|62    |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0_2042    |    38|
|63    |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_2043                     |   369|
|64    |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_2044      |    83|
|65    |                      \ddr_byte_lane_D.ddr_byte_lane_D                                                |mig_7series_v4_2_ddr_byte_lane__parameterized2_2038        |   450|
|66    |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0_2039    |    40|
|67    |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_2040                     |   238|
|68    |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_2041      |    82|
|69    |                    \ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                |mig_7series_v4_2_ddr_phy_4lanes__parameterized0            |   306|
|70    |                      \ddr_byte_lane_A.ddr_byte_lane_A                                                |mig_7series_v4_2_ddr_byte_lane__parameterized3             |   110|
|71    |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized1         |    12|
|72    |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_2034      |    86|
|73    |                      \ddr_byte_lane_B.ddr_byte_lane_B                                                |mig_7series_v4_2_ddr_byte_lane__parameterized4             |    80|
|74    |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized2         |     6|
|75    |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_2033      |    69|
|76    |                      \ddr_byte_lane_C.ddr_byte_lane_C                                                |mig_7series_v4_2_ddr_byte_lane__parameterized5             |    81|
|77    |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized3         |     5|
|78    |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_2032      |    74|
|79    |                    \ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                |mig_7series_v4_2_ddr_phy_4lanes_2023                       |  1724|
|80    |                      \ddr_byte_lane_A.ddr_byte_lane_A                                                |mig_7series_v4_2_ddr_byte_lane                             |   437|
|81    |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io                         |    38|
|82    |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_2030                     |   236|
|83    |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_2031      |    82|
|84    |                      \ddr_byte_lane_B.ddr_byte_lane_B                                                |mig_7series_v4_2_ddr_byte_lane__parameterized0             |   494|
|85    |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0_2027    |    38|
|86    |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_2028                     |   299|
|87    |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_2029      |    82|
|88    |                      \ddr_byte_lane_C.ddr_byte_lane_C                                                |mig_7series_v4_2_ddr_byte_lane__parameterized1             |   372|
|89    |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0_2024    |    38|
|90    |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_2025                     |   177|
|91    |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_2026      |    82|
|92    |                      \ddr_byte_lane_D.ddr_byte_lane_D                                                |mig_7series_v4_2_ddr_byte_lane__parameterized2             |   388|
|93    |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0         |    40|
|94    |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo                          |   175|
|95    |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1           |    82|
|96    |              mc0                                                                                     |mig_7series_v4_2_mc                                        |  1266|
|97    |                bank_mach0                                                                            |mig_7series_v4_2_bank_mach                                 |   863|
|98    |                  arb_mux0                                                                            |mig_7series_v4_2_arb_mux                                   |   209|
|99    |                    arb_row_col0                                                                      |mig_7series_v4_2_arb_row_col                               |   206|
|100   |                      col_arb0                                                                        |mig_7series_v4_2_round_robin_arb__parameterized1           |    68|
|101   |                      \pre_4_1_1T_arb.pre_arb0                                                        |mig_7series_v4_2_round_robin_arb__parameterized1_2013      |    55|
|102   |                      row_arb0                                                                        |mig_7series_v4_2_round_robin_arb__parameterized1_2014      |    64|
|103   |                    arb_select0                                                                       |mig_7series_v4_2_arb_select                                |     3|
|104   |                  \bank_cntrl[0].bank0                                                                |mig_7series_v4_2_bank_cntrl                                |   159|
|105   |                    bank_compare0                                                                     |mig_7series_v4_2_bank_compare_2012                         |    47|
|106   |                    bank_queue0                                                                       |mig_7series_v4_2_bank_queue                                |    58|
|107   |                    bank_state0                                                                       |mig_7series_v4_2_bank_state                                |    54|
|108   |                  \bank_cntrl[1].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized0                |   150|
|109   |                    bank_compare0                                                                     |mig_7series_v4_2_bank_compare_2011                         |    55|
|110   |                    bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized0                |    46|
|111   |                    bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized0                |    49|
|112   |                  \bank_cntrl[2].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized1                |   146|
|113   |                    bank_compare0                                                                     |mig_7series_v4_2_bank_compare_2010                         |    52|
|114   |                    bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized1                |    43|
|115   |                    bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized1                |    51|
|116   |                  \bank_cntrl[3].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized2                |   149|
|117   |                    bank_compare0                                                                     |mig_7series_v4_2_bank_compare                              |    56|
|118   |                    bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized2                |    45|
|119   |                    bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized2                |    48|
|120   |                  bank_common0                                                                        |mig_7series_v4_2_bank_common                               |    50|
|121   |                col_mach0                                                                             |mig_7series_v4_2_col_mach                                  |    46|
|122   |                rank_mach0                                                                            |mig_7series_v4_2_rank_mach                                 |   132|
|123   |                  \rank_cntrl[0].rank_cntrl0                                                          |mig_7series_v4_2_rank_cntrl                                |    24|
|124   |                  rank_common0                                                                        |mig_7series_v4_2_rank_common                               |   108|
|125   |                    \maintenance_request.maint_arb0                                                   |mig_7series_v4_2_round_robin_arb                           |     7|
|126   |            u_axi_mc                                                                                  |mig_7series_v4_2_axi_mc                                    |  3590|
|127   |              axi_mc_ar_channel_0                                                                     |mig_7series_v4_2_axi_mc_ar_channel                         |   244|
|128   |                ar_cmd_fsm_0                                                                          |mig_7series_v4_2_axi_mc_cmd_fsm                            |   142|
|129   |                axi_mc_cmd_translator_0                                                               |mig_7series_v4_2_axi_mc_cmd_translator__parameterized0     |    53|
|130   |                  axi_mc_incr_cmd_0                                                                   |mig_7series_v4_2_axi_mc_incr_cmd__parameterized0           |    45|
|131   |                  axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0           |     8|
|132   |              axi_mc_aw_channel_0                                                                     |mig_7series_v4_2_axi_mc_aw_channel                         |   244|
|133   |                aw_cmd_fsm_0                                                                          |mig_7series_v4_2_axi_mc_wr_cmd_fsm                         |   144|
|134   |                axi_mc_cmd_translator_0                                                               |mig_7series_v4_2_axi_mc_cmd_translator                     |    53|
|135   |                  axi_mc_incr_cmd_0                                                                   |mig_7series_v4_2_axi_mc_incr_cmd                           |    45|
|136   |                  axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_2_axi_mc_wrap_cmd                           |     8|
|137   |              axi_mc_b_channel_0                                                                      |mig_7series_v4_2_axi_mc_b_channel                          |    19|
|138   |                bid_fifo_0                                                                            |mig_7series_v4_2_axi_mc_fifo                               |    15|
|139   |              axi_mc_cmd_arbiter_0                                                                    |mig_7series_v4_2_axi_mc_cmd_arbiter                        |    92|
|140   |              axi_mc_r_channel_0                                                                      |mig_7series_v4_2_axi_mc_r_channel                          |   612|
|141   |                rd_data_fifo_0                                                                        |mig_7series_v4_2_axi_mc_fifo__parameterized0               |   571|
|142   |                transaction_fifo_0                                                                    |mig_7series_v4_2_axi_mc_fifo__parameterized1               |    31|
|143   |              axi_mc_w_channel_0                                                                      |mig_7series_v4_2_axi_mc_w_channel                          |  2375|
|144   |            u_ui_top                                                                                  |mig_7series_v4_2_ui_top                                    |  2696|
|145   |              ui_cmd0                                                                                 |mig_7series_v4_2_ui_cmd                                    |   104|
|146   |              ui_rd_data0                                                                             |mig_7series_v4_2_ui_rd_data                                |   674|
|147   |              ui_wr_data0                                                                             |mig_7series_v4_2_ui_wr_data                                |  1918|
|148   |      axi_mem_interconnect                                                                            |system_axi_mem_interconnect_0                              | 26524|
|149   |        inst                                                                                          |bd_518a                                                    | 26524|
|150   |          clk_map                                                                                     |clk_map_imp_1RH4UBF                                        |   140|
|151   |            psr0                                                                                      |bd_518a_psr0_0                                             |    41|
|152   |              U0                                                                                      |proc_sys_reset__parameterized1_2005                        |    41|
|153   |                EXT_LPF                                                                               |lpf__parameterized0_2006                                   |     9|
|154   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_2009                                              |     4|
|155   |                SEQ                                                                                   |sequence_psr_2007                                          |    31|
|156   |                  SEQ_COUNTER                                                                         |upcnt_n_2008                                               |    13|
|157   |            psr_aclk                                                                                  |bd_518a_psr_aclk_0                                         |    50|
|158   |              U0                                                                                      |proc_sys_reset__parameterized1_1999                        |    50|
|159   |                EXT_LPF                                                                               |lpf__parameterized0_2000                                   |    18|
|160   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_2003                                              |     5|
|161   |                  \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_2004                                              |     5|
|162   |                SEQ                                                                                   |sequence_psr_2001                                          |    31|
|163   |                  SEQ_COUNTER                                                                         |upcnt_n_2002                                               |    13|
|164   |            psr_aclk1                                                                                 |bd_518a_psr_aclk1_0                                        |    49|
|165   |              U0                                                                                      |proc_sys_reset__parameterized1                             |    49|
|166   |                EXT_LPF                                                                               |lpf__parameterized0                                        |    17|
|167   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_1997                                              |     4|
|168   |                  \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_1998                                              |     5|
|169   |                SEQ                                                                                   |sequence_psr_1995                                          |    31|
|170   |                  SEQ_COUNTER                                                                         |upcnt_n_1996                                               |    13|
|171   |          m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_7VTZMO                               |  3808|
|172   |            m00_exit                                                                                  |bd_518a_m00e_0                                             |  3808|
|173   |              inst                                                                                    |sc_exit_v1_0_8_top                                         |  3808|
|174   |                ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_1972                          |   177|
|175   |                aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_1973                          |   176|
|176   |                b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_1974                          |    19|
|177   |                exit_inst                                                                             |sc_exit_v1_0_8_exit                                        |   128|
|178   |                  \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo                           |    90|
|179   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1979                                |     2|
|180   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1980                                |     2|
|181   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1981                                |     2|
|182   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1982                                |     2|
|183   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1983                                |     2|
|184   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1984                                |     2|
|185   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1985                                |     3|
|186   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1986                                |     2|
|187   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1987                                |     2|
|188   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1988                                |     2|
|189   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1989                                |     2|
|190   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1990                                |     2|
|191   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1991                                |     2|
|192   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1992                                |     2|
|193   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1993                                |     2|
|194   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1994                                |     2|
|195   |                  \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0           |    37|
|196   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1977                |     1|
|197   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1978                |     2|
|198   |                r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_1975                          |  1564|
|199   |                w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_1976                          |  1741|
|200   |          m00_nodes                                                                                   |m00_nodes_imp_L6UUTO                                       |  2883|
|201   |            m00_ar_node                                                                               |bd_518a_m00arn_0                                           |   359|
|202   |              inst                                                                                    |sc_node_v1_0_10_top                                        |   359|
|203   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                 |   320|
|204   |                  \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__1                            |    72|
|205   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                  |    72|
|206   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                          |     4|
|207   |                        xpm_memory_base_inst                                                          |xpm_memory_base                                            |     4|
|208   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1969                |    14|
|209   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1970                |    13|
|210   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1971                |    31|
|211   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__1            |   243|
|212   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1  |   243|
|213   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                          |   187|
|214   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                            |   187|
|215   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1966                |    14|
|216   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1967                |    13|
|217   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1968                |    21|
|218   |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress                                    |     3|
|219   |                    inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized3_1964               |     2|
|220   |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1965                               |     1|
|221   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                 |    35|
|222   |                  \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr_1960                            |    15|
|223   |                  \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_4_counter_1961                                |     6|
|224   |                  \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_4_counter_1962                                |     7|
|225   |                  \gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter            |sc_util_v1_0_4_counter_1963                                |     6|
|226   |            m00_aw_node                                                                               |bd_518a_m00awn_0                                           |   402|
|227   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized0                        |   402|
|228   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                 |   321|
|229   |                  \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__2                            |    72|
|230   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2                  |    72|
|231   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__6                                       |     4|
|232   |                        xpm_memory_base_inst                                                          |xpm_memory_base__6                                         |     4|
|233   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1957                |    14|
|234   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1958                |    13|
|235   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1959                |    31|
|236   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                       |   243|
|237   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0             |   243|
|238   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__2                       |   187|
|239   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0__2                         |   187|
|240   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1954                |    14|
|241   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1955                |    13|
|242   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1956                |    21|
|243   |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized0                    |     4|
|244   |                    inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized3_1952               |     3|
|245   |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1953                               |     1|
|246   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                 |    77|
|247   |                  \gen_m_axis_arb_fifo.inst_axis_arb_fifo                                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1_1946      |    38|
|248   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1949                |     1|
|249   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1950                |     1|
|250   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1951                |     2|
|251   |                  \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr                                 |    19|
|252   |                  \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_4_counter                                     |     6|
|253   |                  \gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter            |sc_util_v1_0_4_counter_1947                                |     6|
|254   |                  \gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter            |sc_util_v1_0_4_counter_1948                                |     7|
|255   |            m00_b_node                                                                                |bd_518a_m00bn_0                                            |   204|
|256   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized1                        |   204|
|257   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                 |   197|
|258   |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized1__xdcDup__1            |    82|
|259   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1  |    82|
|260   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                          |    26|
|261   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                            |    26|
|262   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1943                |    14|
|263   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1944                |    13|
|264   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1945                |    22|
|265   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                       |    83|
|266   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2             |    83|
|267   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                          |    12|
|268   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                            |    12|
|269   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1940                |    14|
|270   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1941                |    13|
|271   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1942                |    33|
|272   |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0_1939            |    30|
|273   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_1937            |     3|
|274   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1938                               |     3|
|275   |            m00_r_node                                                                                |bd_518a_m00rn_0                                            |   873|
|276   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized2                        |   873|
|277   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                 |   866|
|278   |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized1                       |    83|
|279   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1             |    83|
|280   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__2                       |    26|
|281   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1__2                         |    26|
|282   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1934                |    14|
|283   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1935                |    13|
|284   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1936                |    22|
|285   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized3                       |   751|
|286   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized3             |   751|
|287   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3__1                       |   210|
|288   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3__1                         |   210|
|289   |                      \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3                          |   210|
|290   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3                            |   210|
|291   |                      \gen_mem_rep[2].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4                          |   208|
|292   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4                            |   208|
|293   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1927                |    13|
|294   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1928                |    13|
|295   |                      \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1929                |    13|
|296   |                      \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1930                |    13|
|297   |                      \gen_mem_rep[2].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1931                |    14|
|298   |                      \gen_mem_rep[2].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1932                |    13|
|299   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1933                |    33|
|300   |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0                 |    30|
|301   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_1925            |     3|
|302   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1926                               |     3|
|303   |            m00_w_node                                                                                |bd_518a_m00wn_0                                            |  1045|
|304   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized3                        |  1045|
|305   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                 |   932|
|306   |                  \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__3                            |    72|
|307   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3                  |    72|
|308   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__5                                       |     4|
|309   |                        xpm_memory_base_inst                                                          |xpm_memory_base__5                                         |     4|
|310   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1922                |    14|
|311   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1923                |    13|
|312   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1924                |    31|
|313   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized5                       |   854|
|314   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized5             |   854|
|315   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__1                       |   180|
|316   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__1                         |   180|
|317   |                      \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__2                       |   180|
|318   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__2                         |   180|
|319   |                      \gen_mem_rep[2].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6                          |   180|
|320   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6                            |   180|
|321   |                      \gen_mem_rep[3].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7                          |   179|
|322   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7                            |   179|
|323   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1913                |    13|
|324   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1914                |    13|
|325   |                      \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1915                |    13|
|326   |                      \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1916                |    13|
|327   |                      \gen_mem_rep[2].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1917                |    13|
|328   |                      \gen_mem_rep[2].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1918                |    13|
|329   |                      \gen_mem_rep[3].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1919                |    14|
|330   |                      \gen_mem_rep[3].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1920                |    13|
|331   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1921                |    21|
|332   |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized3                    |     4|
|333   |                    inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized3                    |     3|
|334   |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1912                               |     1|
|335   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                 |   109|
|336   |                  \gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late          |sc_util_v1_0_4_pipeline_1904                               |     1|
|337   |                  \gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized4__xdcDup__1            |    32|
|338   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1  |    32|
|339   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5                          |     2|
|340   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5                            |     2|
|341   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized3_1909                |     7|
|342   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized3_1910                |     6|
|343   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized4_1911                |    11|
|344   |                  \gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized4__xdcDup__2            |    12|
|345   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__2  |    12|
|346   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__6                       |     2|
|347   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5__6                         |     2|
|348   |                  \gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized4__xdcDup__3            |    31|
|349   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__3  |    31|
|350   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__5                       |     2|
|351   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5__5                         |     2|
|352   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized3_1906                |     7|
|353   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized3_1907                |     6|
|354   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized4_1908                |    11|
|355   |                  \gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized4                       |    32|
|356   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized4             |    32|
|357   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__4                       |     2|
|358   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5__4                         |     2|
|359   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized3                     |     7|
|360   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized3_1905                |     6|
|361   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized4                     |    11|
|362   |          s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_186UJKZ                             |  2896|
|363   |            s00_mmu                                                                                   |bd_518a_s00mmu_0                                           |  1172|
|364   |              inst                                                                                    |sc_mmu_v1_0_7_top                                          |  1172|
|365   |                ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_1896                          |   192|
|366   |                ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_1897                          |   196|
|367   |                aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_1898                          |   191|
|368   |                aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_1899                          |   202|
|369   |                b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1900                          |    25|
|370   |                \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave_1901                            |    53|
|371   |                r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1902                          |   150|
|372   |                w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1903                          |   128|
|373   |            s00_si_converter                                                                          |bd_518a_s00sic_0                                           |  1724|
|374   |              inst                                                                                    |sc_si_converter_v1_0_8_top                                 |  1724|
|375   |                \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_8_wrap_narrow                         |  1633|
|376   |                  ar_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall_1760                          |   283|
|377   |                  aw_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall_1761                          |   278|
|378   |                  \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_1762      |   137|
|379   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1875                                |     5|
|380   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1876                                |     2|
|381   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1877                                |     2|
|382   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1878                                |     2|
|383   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1879                                |     2|
|384   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1880                                |     2|
|385   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1881                                |     2|
|386   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1882                                |     2|
|387   |                    \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1883                                |     3|
|388   |                    \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1884                                |     3|
|389   |                    \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1885                                |     3|
|390   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1886                                |     4|
|391   |                    \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1887                                |     4|
|392   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1888                                |     4|
|393   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1889                                |     6|
|394   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1890                                |     2|
|395   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1891                                |     6|
|396   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1892                                |     4|
|397   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1893                                |     2|
|398   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1894                                |     2|
|399   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1895                                |     2|
|400   |                  \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_8_offset_fifo_1763                    |   287|
|401   |                    cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_1828      |   101|
|402   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1863                                |     2|
|403   |                      \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_1864                                |     3|
|404   |                      \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_1865                                |     4|
|405   |                      \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1866                                |     2|
|406   |                      \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1867                                |     2|
|407   |                      \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1868                                |     2|
|408   |                      \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1869                                |     4|
|409   |                      \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1870                                |     2|
|410   |                      \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1871                                |     2|
|411   |                      \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1872                                |     3|
|412   |                      \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1873                                |     3|
|413   |                      \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1874                                |     3|
|414   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1829                |     1|
|415   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1830                |     1|
|416   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1831                |     1|
|417   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1832                |     1|
|418   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1833                |     1|
|419   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1834                |     1|
|420   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1835                |     1|
|421   |                    \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1836                |     1|
|422   |                    \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1837                |     1|
|423   |                    \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1838                |     1|
|424   |                    \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1839                |     1|
|425   |                    \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1840                |     1|
|426   |                    \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1841                |     1|
|427   |                    \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1842                |     1|
|428   |                    \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1843                |     1|
|429   |                    \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1844                |     1|
|430   |                    \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1845                |     1|
|431   |                    \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1846                |     1|
|432   |                    \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1847                |     1|
|433   |                    \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1848                |     1|
|434   |                    \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1849                |     1|
|435   |                    \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1850                |     1|
|436   |                    \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1851                |     1|
|437   |                    \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1852                |     1|
|438   |                    \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1853                |     1|
|439   |                    \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1854                |     1|
|440   |                    \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1855                |     1|
|441   |                    \gen_srls[39].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1856                |     7|
|442   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1857                |     2|
|443   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1858                |     1|
|444   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1859                |     1|
|445   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1860                |     1|
|446   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1861                |     1|
|447   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1862                |     1|
|448   |                  w_cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1           |   137|
|449   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1812                |     2|
|450   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1813                |     2|
|451   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1814                |     2|
|452   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1815                |     3|
|453   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1816                |     3|
|454   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1817                |     3|
|455   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1818                |     4|
|456   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1819                |     2|
|457   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1820                |     2|
|458   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1821                |     2|
|459   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1822                |     2|
|460   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1823                |     2|
|461   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1824                |     2|
|462   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1825                |     2|
|463   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1826                |     2|
|464   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1827                |     2|
|465   |                  w_payld_fifo                                                                        |sc_si_converter_v1_0_8_offset_fifo__parameterized0         |   306|
|466   |                    cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4           |   144|
|467   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1800                |     3|
|468   |                      \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl__parameterized0_1801                |     5|
|469   |                      \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl__parameterized0_1802                |    20|
|470   |                      \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1803                |     5|
|471   |                      \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1804                |     7|
|472   |                      \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1805                |     4|
|473   |                      \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1806                |     4|
|474   |                      \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1807                |     4|
|475   |                      \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1808                |     6|
|476   |                      \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1809                |     4|
|477   |                      \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1810                |     3|
|478   |                      \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1811                |     4|
|479   |                    \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1764                |     1|
|480   |                    \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1765                |     1|
|481   |                    \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1766                |     1|
|482   |                    \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1767                |     7|
|483   |                    \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1768                |     2|
|484   |                    \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1769                |     1|
|485   |                    \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1770                |     1|
|486   |                    \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1771                |     1|
|487   |                    \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1772                |     1|
|488   |                    \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1773                |     1|
|489   |                    \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1774                |     1|
|490   |                    \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1775                |     1|
|491   |                    \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1776                |     1|
|492   |                    \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1777                |     1|
|493   |                    \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1778                |     1|
|494   |                    \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1779                |     1|
|495   |                    \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1780                |     1|
|496   |                    \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1781                |     1|
|497   |                    \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1782                |     1|
|498   |                    \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1783                |     1|
|499   |                    \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1784                |     1|
|500   |                    \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1785                |     1|
|501   |                    \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1786                |     1|
|502   |                    \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1787                |     1|
|503   |                    \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1788                |     1|
|504   |                    \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1789                |     1|
|505   |                    \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1790                |     1|
|506   |                    \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1791                |     1|
|507   |                    \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1792                |     1|
|508   |                    \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1793                |     1|
|509   |                    \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1794                |     1|
|510   |                    \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1795                |     1|
|511   |                    \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1796                |     1|
|512   |                    \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1797                |     1|
|513   |                    \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1798                |     1|
|514   |                    \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1799                |     1|
|515   |                splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter                            |    89|
|516   |                  \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5_1745      |    88|
|517   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1746                |     2|
|518   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1747                |     2|
|519   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1748                |     2|
|520   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1749                |     2|
|521   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1750                |     3|
|522   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1751                |     2|
|523   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1752                |     2|
|524   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1753                |     2|
|525   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1754                |     2|
|526   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1755                |     2|
|527   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1756                |     2|
|528   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1757                |     2|
|529   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1758                |     2|
|530   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1759                |     2|
|531   |          s00_nodes                                                                                   |s00_nodes_imp_12K8I49                                      |  3534|
|532   |            s00_ar_node                                                                               |bd_518a_sarn_0                                             |   355|
|533   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized4                        |   355|
|534   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized4__xdcDup__1      |   347|
|535   |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6__xdcDup__1            |    90|
|536   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1  |    90|
|537   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8__8                       |    22|
|538   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8__8                         |    22|
|539   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1742                |    14|
|540   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1743                |    13|
|541   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1744                |    20|
|542   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized7__xdcDup__1            |   246|
|543   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1  |   246|
|544   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9__6                       |   165|
|545   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__6                         |   165|
|546   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1739                |    14|
|547   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1740                |    13|
|548   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1741                |    29|
|549   |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_1738            |     9|
|550   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4_1736            |     3|
|551   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1737                               |     3|
|552   |            s00_aw_node                                                                               |bd_518a_sawn_0                                             |   355|
|553   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized5                        |   355|
|554   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized5__xdcDup__1      |   347|
|555   |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6__xdcDup__2            |    90|
|556   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__2  |    90|
|557   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8__7                       |    22|
|558   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8__7                         |    22|
|559   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1733                |    14|
|560   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1734                |    13|
|561   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1735                |    20|
|562   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized7__xdcDup__2            |   246|
|563   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__2  |   246|
|564   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9__5                       |   165|
|565   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__5                         |   165|
|566   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1730                |    14|
|567   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1731                |    13|
|568   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1732                |    29|
|569   |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_1729            |     9|
|570   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized5_1727            |     3|
|571   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1728                               |     3|
|572   |            s00_b_node                                                                                |bd_518a_sbn_0                                              |   143|
|573   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized6                        |   143|
|574   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized6__xdcDup__1      |   134|
|575   |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_1720                          |     4|
|576   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized8__xdcDup__1            |   116|
|577   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized8__xdcDup__1  |   116|
|578   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10__2                      |    33|
|579   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10__2                        |    33|
|580   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1724                |    14|
|581   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1725                |    13|
|582   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1726                |    32|
|583   |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized6_1721               |    12|
|584   |                    inst_incoming_count                                                               |sc_util_v1_0_4_counter__parameterized2_1722                |    10|
|585   |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1723                               |     2|
|586   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_1718            |     4|
|587   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1719                               |     4|
|588   |            s00_r_node                                                                                |bd_518a_srn_0                                              |  1011|
|589   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized7                        |  1011|
|590   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized7__xdcDup__1      |  1002|
|591   |                  \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer_1706                             |    23|
|592   |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_1707                          |     4|
|593   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized9__xdcDup__1            |   961|
|594   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized9__xdcDup__1  |   961|
|595   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized11__3                      |   218|
|596   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11__3                        |   218|
|597   |                      \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized11__4                      |   218|
|598   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11__4                        |   218|
|599   |                      \gen_mem_rep[2].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized12__3                      |   216|
|600   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized12__3                        |   216|
|601   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1711                |    13|
|602   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1712                |    13|
|603   |                      \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1713                |    13|
|604   |                      \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1714                |    13|
|605   |                      \gen_mem_rep[2].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1715                |    14|
|606   |                      \gen_mem_rep[2].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1716                |    13|
|607   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1717                |    34|
|608   |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized7_1708               |    12|
|609   |                    inst_incoming_count                                                               |sc_util_v1_0_4_counter__parameterized2_1709                |    10|
|610   |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1710                               |     2|
|611   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_1704            |     4|
|612   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1705                               |     4|
|613   |            s00_w_node                                                                                |bd_518a_swn_0                                              |  1670|
|614   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized8                        |  1670|
|615   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1      |  1662|
|616   |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_1690                          |     3|
|617   |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized10__xdcDup__1           |    91|
|618   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__1 |    91|
|619   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8__6                       |    22|
|620   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8__6                         |    22|
|621   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1701                |    14|
|622   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1702                |    13|
|623   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1703                |    21|
|624   |                  \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer_1691                               |   724|
|625   |                    inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized8_1700               |     4|
|626   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized11__xdcDup__1           |   833|
|627   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized11__xdcDup__1 |   833|
|628   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized13__2                      |   232|
|629   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized13__2                        |   232|
|630   |                      \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized13__3                      |   232|
|631   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized13__3                        |   232|
|632   |                      \gen_mem_rep[2].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized14__2                      |   230|
|633   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized14__2                        |   230|
|634   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1693                |    13|
|635   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1694                |    13|
|636   |                      \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1695                |    13|
|637   |                      \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1696                |    13|
|638   |                      \gen_mem_rep[2].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1697                |    14|
|639   |                      \gen_mem_rep[2].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1698                |    13|
|640   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1699                |    33|
|641   |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_1692            |     9|
|642   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized6_1688            |     3|
|643   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1689                               |     3|
|644   |          s01_entry_pipeline                                                                          |s01_entry_pipeline_imp_15UBG7                              |  1373|
|645   |            s01_mmu                                                                                   |bd_518a_s01mmu_0                                           |   586|
|646   |              inst                                                                                    |sc_mmu_v1_0_7_top__parameterized0                          |   586|
|647   |                ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_1685                          |   192|
|648   |                ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_1686                          |   196|
|649   |                \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave                                 |    35|
|650   |                r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1687                          |   150|
|651   |            s01_si_converter                                                                          |bd_518a_s01sic_0                                           |   787|
|652   |              inst                                                                                    |sc_si_converter_v1_0_8_top__parameterized0                 |   787|
|653   |                \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_8_wrap_narrow__parameterized0         |   785|
|654   |                  ar_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall_1617                          |   282|
|655   |                  \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2           |   135|
|656   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1664                                |     5|
|657   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1665                                |     2|
|658   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1666                                |     2|
|659   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1667                                |     2|
|660   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1668                                |     2|
|661   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1669                                |     2|
|662   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1670                                |     2|
|663   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1671                                |     2|
|664   |                    \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1672                                |     3|
|665   |                    \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1673                                |     3|
|666   |                    \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1674                                |     3|
|667   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1675                                |     3|
|668   |                    \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1676                                |     4|
|669   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1677                                |     4|
|670   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1678                                |     5|
|671   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1679                                |     3|
|672   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1680                                |     6|
|673   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1681                                |     2|
|674   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1682                                |     2|
|675   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1683                                |     2|
|676   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1684                                |     2|
|677   |                  \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_8_offset_fifo                         |   290|
|678   |                    cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3           |   103|
|679   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1652                                |     2|
|680   |                      \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_1653                                |     3|
|681   |                      \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_1654                                |     4|
|682   |                      \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1655                                |     2|
|683   |                      \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1656                                |     2|
|684   |                      \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1657                                |     2|
|685   |                      \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1658                                |     2|
|686   |                      \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1659                                |     2|
|687   |                      \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1660                                |     7|
|688   |                      \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1661                                |     2|
|689   |                      \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1662                                |     3|
|690   |                      \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1663                                |     3|
|691   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1618                |     1|
|692   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1619                |     1|
|693   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1620                |     1|
|694   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1621                |     1|
|695   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1622                |     1|
|696   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1623                |     1|
|697   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1624                |     1|
|698   |                    \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1625                |     1|
|699   |                    \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1626                |     1|
|700   |                    \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1627                |     1|
|701   |                    \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1628                |     1|
|702   |                    \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1629                |     1|
|703   |                    \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1630                |     1|
|704   |                    \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1631                |     1|
|705   |                    \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1632                |     1|
|706   |                    \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1633                |     1|
|707   |                    \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1634                |     1|
|708   |                    \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1635                |     1|
|709   |                    \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1636                |     1|
|710   |                    \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1637                |     1|
|711   |                    \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1638                |     1|
|712   |                    \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1639                |     1|
|713   |                    \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1640                |     1|
|714   |                    \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1641                |     1|
|715   |                    \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1642                |     1|
|716   |                    \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1643                |     1|
|717   |                    \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1644                |     1|
|718   |                    \gen_srls[39].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1645                |     7|
|719   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1646                |     2|
|720   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1647                |     1|
|721   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1648                |     1|
|722   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1649                |     1|
|723   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1650                |     1|
|724   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1651                |     1|
|725   |          s01_nodes                                                                                   |s01_nodes_imp_6NAXU7                                       |  1429|
|726   |            s01_ar_node                                                                               |bd_518a_sarn_1                                             |   355|
|727   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized9                        |   355|
|728   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized4__xdcDup__2      |   347|
|729   |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6__xdcDup__3            |    90|
|730   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__3  |    90|
|731   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8                          |    22|
|732   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8                            |    22|
|733   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1614                |    14|
|734   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1615                |    13|
|735   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1616                |    20|
|736   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized7__xdcDup__3            |   246|
|737   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__3  |   246|
|738   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9                          |   165|
|739   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9                            |   165|
|740   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1611                |    14|
|741   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1612                |    13|
|742   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1613                |    29|
|743   |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_1610            |     9|
|744   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4_1608            |     3|
|745   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1609                               |     3|
|746   |            s01_r_node                                                                                |bd_518a_srn_1                                              |  1074|
|747   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized10                       |  1074|
|748   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized7__xdcDup__2      |  1065|
|749   |                  \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer_1596                             |    21|
|750   |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_1597                          |     4|
|751   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized9__xdcDup__2            |  1026|
|752   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized9__xdcDup__2  |  1026|
|753   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized11__7                      |   218|
|754   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11__7                        |   218|
|755   |                      \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized11                         |   218|
|756   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11                           |   218|
|757   |                      \gen_mem_rep[2].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized12                         |   216|
|758   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized12                           |   216|
|759   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1601                |    14|
|760   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1602                |    13|
|761   |                      \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1603                |    13|
|762   |                      \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1604                |    13|
|763   |                      \gen_mem_rep[2].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1605                |    13|
|764   |                      \gen_mem_rep[2].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1606                |    13|
|765   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1607                |    34|
|766   |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized7_1598               |    12|
|767   |                    inst_incoming_count                                                               |sc_util_v1_0_4_counter__parameterized2_1599                |    10|
|768   |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1600                               |     2|
|769   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_1594            |     4|
|770   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1595                               |     4|
|771   |          s02_entry_pipeline                                                                          |s02_entry_pipeline_imp_VV1GZU                              |   925|
|772   |            s02_mmu                                                                                   |bd_518a_s02mmu_0                                           |   851|
|773   |              inst                                                                                    |sc_mmu_v1_0_7_top__parameterized1                          |   851|
|774   |                ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_1587                          |   126|
|775   |                ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_1588                          |   125|
|776   |                aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_1589                          |   126|
|777   |                aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_1590                          |   124|
|778   |                b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1591                          |    25|
|779   |                \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave__parameterized0                 |    14|
|780   |                r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1592                          |   148|
|781   |                w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1593                          |   126|
|782   |            s02_si_converter                                                                          |bd_518a_s02sic_0                                           |    74|
|783   |              inst                                                                                    |sc_si_converter_v1_0_8_top__parameterized1                 |    74|
|784   |                splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter__parameterized0            |    72|
|785   |                  \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7           |    72|
|786   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                                     |     1|
|787   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1574                                |     2|
|788   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1575                                |     2|
|789   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1576                                |     2|
|790   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1577                                |     3|
|791   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1578                                |     1|
|792   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1579                                |     2|
|793   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1580                                |     2|
|794   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1581                                |     2|
|795   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1582                                |     2|
|796   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1583                                |     2|
|797   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1584                                |     2|
|798   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1585                                |     2|
|799   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1586                                |     2|
|800   |          s02_nodes                                                                                   |s02_nodes_imp_TUKS2C                                       |  3513|
|801   |            s02_ar_node                                                                               |bd_518a_sarn_2                                             |   355|
|802   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized11                       |   355|
|803   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized4                 |   347|
|804   |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6__xdcDup__4            |    90|
|805   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__4  |    90|
|806   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8__11                      |    22|
|807   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8__11                        |    22|
|808   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1571                |    14|
|809   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1572                |    13|
|810   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1573                |    20|
|811   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized7__xdcDup__4            |   246|
|812   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__4  |   246|
|813   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9__8                       |   165|
|814   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__8                         |   165|
|815   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1568                |    14|
|816   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1569                |    13|
|817   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1570                |    29|
|818   |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_1567            |     9|
|819   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4                 |     3|
|820   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1566                               |     3|
|821   |            s02_aw_node                                                                               |bd_518a_sawn_1                                             |   355|
|822   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized12                       |   355|
|823   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized5                 |   347|
|824   |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6                       |    90|
|825   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6             |    90|
|826   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8__10                      |    22|
|827   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8__10                        |    22|
|828   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1563                |    14|
|829   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1564                |    13|
|830   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1565                |    20|
|831   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized7                       |   246|
|832   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7             |   246|
|833   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9__7                       |   165|
|834   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__7                         |   165|
|835   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1560                |    14|
|836   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1561                |    13|
|837   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1562                |    29|
|838   |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_1559            |     9|
|839   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized7                 |     3|
|840   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1558                               |     3|
|841   |            s02_b_node                                                                                |bd_518a_sbn_1                                              |   143|
|842   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized13                       |   143|
|843   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized6                 |   134|
|844   |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_1552                          |     4|
|845   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized8                       |   116|
|846   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized8             |   116|
|847   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10                         |    33|
|848   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10                           |    33|
|849   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1555                |    14|
|850   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1556                |    13|
|851   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1557                |    32|
|852   |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized6                    |    12|
|853   |                    inst_incoming_count                                                               |sc_util_v1_0_4_counter__parameterized2_1553                |    10|
|854   |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1554                               |     2|
|855   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized8                 |     4|
|856   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1551                               |     4|
|857   |            s02_r_node                                                                                |bd_518a_srn_2                                              |  1013|
|858   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized14                       |  1013|
|859   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized7                 |  1004|
|860   |                  \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer                                  |    25|
|861   |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_1542                          |     4|
|862   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized9                       |   961|
|863   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized9             |   961|
|864   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized11__5                      |   218|
|865   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11__5                        |   218|
|866   |                      \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized11__6                      |   218|
|867   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11__6                        |   218|
|868   |                      \gen_mem_rep[2].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized12__4                      |   216|
|869   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized12__4                        |   216|
|870   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1544                |    13|
|871   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1545                |    13|
|872   |                      \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1546                |    13|
|873   |                      \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1547                |    13|
|874   |                      \gen_mem_rep[2].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1548                |    14|
|875   |                      \gen_mem_rep[2].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1549                |    13|
|876   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1550                |    34|
|877   |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized7                    |    12|
|878   |                    inst_incoming_count                                                               |sc_util_v1_0_4_counter__parameterized2                     |    10|
|879   |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1543                               |     2|
|880   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                 |     4|
|881   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1541                               |     4|
|882   |            s02_w_node                                                                                |bd_518a_swn_1                                              |  1647|
|883   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized15                       |  1647|
|884   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized8                 |  1639|
|885   |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator                               |     3|
|886   |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized10                      |    91|
|887   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized10            |    91|
|888   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8__9                       |    22|
|889   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8__9                         |    22|
|890   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1538                |    14|
|891   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1539                |    13|
|892   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1540                |    21|
|893   |                  \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer                                    |   701|
|894   |                    inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized8                    |     3|
|895   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized11                      |   833|
|896   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized11            |   833|
|897   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized13__4                      |   232|
|898   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized13__4                        |   232|
|899   |                      \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized13                         |   232|
|900   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized13                           |   232|
|901   |                      \gen_mem_rep[2].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized14                         |   230|
|902   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized14                           |   230|
|903   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1531                |    13|
|904   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1532                |    13|
|905   |                      \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1533                |    13|
|906   |                      \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1534                |    13|
|907   |                      \gen_mem_rep[2].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1535                |    14|
|908   |                      \gen_mem_rep[2].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1536                |    13|
|909   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1537                |    33|
|910   |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_1530            |     9|
|911   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized9                 |     3|
|912   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1529                               |     3|
|913   |          s03_entry_pipeline                                                                          |s03_entry_pipeline_imp_1STVCF2                             |  2330|
|914   |            s03_mmu                                                                                   |bd_518a_s03mmu_0                                           |  2210|
|915   |              inst                                                                                    |sc_mmu_v1_0_7_top__parameterized2                          |  2210|
|916   |                aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall                               |   184|
|917   |                aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_1526                          |   207|
|918   |                b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1527                          |    20|
|919   |                \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave__parameterized1                 |    18|
|920   |                w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1528                          |  1754|
|921   |            s03_si_converter                                                                          |bd_518a_s03sic_0                                           |   120|
|922   |              inst                                                                                    |sc_si_converter_v1_0_8_top__parameterized2                 |   120|
|923   |                splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter__parameterized1            |   118|
|924   |                  \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5           |   117|
|925   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0                     |     2|
|926   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1513                |     2|
|927   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1514                |     2|
|928   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1515                |     2|
|929   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1516                |     3|
|930   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1517                |     2|
|931   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1518                |     2|
|932   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1519                |     2|
|933   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1520                |     2|
|934   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1521                |     2|
|935   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1522                |    25|
|936   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1523                |     2|
|937   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1524                |     2|
|938   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_1525                |     2|
|939   |          s03_nodes                                                                                   |s03_nodes_imp_1WFB1PE                                      |  1413|
|940   |            s03_aw_node                                                                               |bd_518a_sawn_2                                             |   330|
|941   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized16                       |   330|
|942   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized9                 |   323|
|943   |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized12__xdcDup__1           |    78|
|944   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized12__xdcDup__1 |    78|
|945   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized15                         |    22|
|946   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized15                           |    22|
|947   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1510                |    14|
|948   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1511                |    13|
|949   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1512                |    22|
|950   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized13                      |   234|
|951   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized13            |   234|
|952   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized16                         |   165|
|953   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized16                           |   165|
|954   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1507                |    14|
|955   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1508                |    13|
|956   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1509                |    32|
|957   |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_1506            |     9|
|958   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized5                 |     3|
|959   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1505                               |     3|
|960   |            s03_b_node                                                                                |bd_518a_sbn_2                                              |   171|
|961   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized17                       |   171|
|962   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized10                |   164|
|963   |                  \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo                                       |    72|
|964   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                             |    72|
|965   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__4                                       |     4|
|966   |                        xpm_memory_base_inst                                                          |xpm_memory_base__4                                         |     4|
|967   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1502                |    14|
|968   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1503                |    13|
|969   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1504                |    31|
|970   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized14                      |    89|
|971   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized14            |    89|
|972   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized17                         |    33|
|973   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized17                           |    33|
|974   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1499                |    14|
|975   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1500                |    13|
|976   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1501                |    21|
|977   |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized10                   |     1|
|978   |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1498                               |     1|
|979   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                 |     3|
|980   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1497                               |     3|
|981   |            s03_w_node                                                                                |bd_518a_swn_2                                              |   912|
|982   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized18                       |   912|
|983   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized11                |   905|
|984   |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized12                      |    79|
|985   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized12            |    79|
|986   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized15__2                      |    22|
|987   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized15__2                        |    22|
|988   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1494                |    14|
|989   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1495                |    13|
|990   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1496                |    22|
|991   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized15                      |   815|
|992   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized15            |   815|
|993   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized18__1                      |   232|
|994   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized18__1                        |   232|
|995   |                      \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized18                         |   232|
|996   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized18                           |   232|
|997   |                      \gen_mem_rep[2].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized19                         |   230|
|998   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized19                           |   230|
|999   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0                     |    13|
|1000  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1489                |    13|
|1001  |                      \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1490                |    13|
|1002  |                      \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1491                |    13|
|1003  |                      \gen_mem_rep[2].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1492                |    14|
|1004  |                      \gen_mem_rep[2].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1493                |    13|
|1005  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1                     |    32|
|1006  |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1                 |     9|
|1007  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized6                 |     3|
|1008  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                    |     3|
|1009  |          switchboards                                                                                |switchboards_imp_1QFZJJH                                   |  2280|
|1010  |            ar_switchboard                                                                            |bd_518a_arsw_0                                             |   278|
|1011  |              inst                                                                                    |sc_switchboard_v1_0_6_top                                  |   278|
|1012  |                \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_4_mux                                         |   139|
|1013  |                \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized11_1488              |   139|
|1014  |            aw_switchboard                                                                            |bd_518a_awsw_0                                             |   278|
|1015  |              inst                                                                                    |sc_switchboard_v1_0_6_top__1                               |   278|
|1016  |                \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized11                   |   278|
|1017  |            b_switchboard                                                                             |bd_518a_bsw_0                                              |     8|
|1018  |              inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized0                  |     8|
|1019  |                \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized14                   |     8|
|1020  |            r_switchboard                                                                             |bd_518a_rsw_0                                              |   534|
|1021  |              inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized1                  |   534|
|1022  |                \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized16                   |   534|
|1023  |            w_switchboard                                                                             |bd_518a_wsw_0                                              |  1182|
|1024  |              inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized2                  |  1182|
|1025  |                \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized18                   |  1182|
|1026  |      sys_dlmb                                                                                        |system_sys_dlmb_0                                          |     1|
|1027  |        U0                                                                                            |lmb_v10                                                    |     1|
|1028  |      sys_dlmb_cntlr                                                                                  |system_sys_dlmb_cntlr_0                                    |     8|
|1029  |        U0                                                                                            |lmb_bram_if_cntlr                                          |     8|
|1030  |      sys_mb                                                                                          |system_sys_mb_0                                            |  8520|
|1031  |        U0                                                                                            |MicroBlaze                                                 |  8520|
|1032  |          MicroBlaze_Core_I                                                                           |MicroBlaze_Core                                            |  7970|
|1033  |            \Performance.Core                                                                         |MicroBlaze_GTi                                             |  7956|
|1034  |              Data_Flow_I                                                                             |Data_Flow_gti                                              |  1962|
|1035  |                ALU_I                                                                                 |ALU                                                        |   107|
|1036  |                  \Use_Carry_Decoding.CarryIn_MUXCY                                                   |microblaze_v11_0_1_MB_MUXCY_1394                           |     1|
|1037  |                  \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                  |ALU_Bit__parameterized2                                    |     6|
|1038  |                    \Last_Bit.I_ALU_LUT_2                                                             |MB_LUT4                                                    |     1|
|1039  |                    \Last_Bit.I_ALU_LUT_V5                                                            |microblaze_v11_0_1_MB_LUT6__parameterized5                 |     1|
|1040  |                    \Last_Bit.MULT_AND_I                                                              |MB_MULT_AND                                                |     1|
|1041  |                    \Last_Bit.MUXCY_XOR_I                                                             |microblaze_v11_0_1_MB_MUXCY_XORCY_1486                     |     2|
|1042  |                    \Last_Bit.Pre_MUXCY_I                                                             |microblaze_v11_0_1_MB_MUXCY_1487                           |     1|
|1043  |                  \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                 |ALU_Bit                                                    |     3|
|1044  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1484                                             |     1|
|1045  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1485                     |     2|
|1046  |                  \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                 |ALU_Bit_1395                                               |     3|
|1047  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1482                                             |     1|
|1048  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1483                     |     2|
|1049  |                  \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                 |ALU_Bit_1396                                               |     3|
|1050  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1480                                             |     1|
|1051  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1481                     |     2|
|1052  |                  \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                 |ALU_Bit_1397                                               |     3|
|1053  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1478                                             |     1|
|1054  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1479                     |     2|
|1055  |                  \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                 |ALU_Bit_1398                                               |     4|
|1056  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1476                                             |     1|
|1057  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1477                     |     3|
|1058  |                  \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                 |ALU_Bit_1399                                               |     4|
|1059  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1474                                             |     1|
|1060  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1475                     |     3|
|1061  |                  \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                 |ALU_Bit_1400                                               |     4|
|1062  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1472                                             |     1|
|1063  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1473                     |     3|
|1064  |                  \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                 |ALU_Bit_1401                                               |     4|
|1065  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1470                                             |     1|
|1066  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1471                     |     3|
|1067  |                  \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                 |ALU_Bit_1402                                               |     4|
|1068  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1468                                             |     1|
|1069  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1469                     |     3|
|1070  |                  \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                 |ALU_Bit_1403                                               |     3|
|1071  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1466                                             |     1|
|1072  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1467                     |     2|
|1073  |                  \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                  |ALU_Bit_1404                                               |     3|
|1074  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1464                                             |     1|
|1075  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1465                     |     2|
|1076  |                  \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                 |ALU_Bit_1405                                               |     3|
|1077  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1462                                             |     1|
|1078  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1463                     |     2|
|1079  |                  \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                 |ALU_Bit_1406                                               |     3|
|1080  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1460                                             |     1|
|1081  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1461                     |     2|
|1082  |                  \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                 |ALU_Bit_1407                                               |     3|
|1083  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1458                                             |     1|
|1084  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1459                     |     2|
|1085  |                  \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                 |ALU_Bit_1408                                               |     3|
|1086  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1456                                             |     1|
|1087  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1457                     |     2|
|1088  |                  \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                 |ALU_Bit_1409                                               |     4|
|1089  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1454                                             |     1|
|1090  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1455                     |     3|
|1091  |                  \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                 |ALU_Bit_1410                                               |     4|
|1092  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1452                                             |     1|
|1093  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1453                     |     3|
|1094  |                  \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                 |ALU_Bit_1411                                               |     3|
|1095  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1450                                             |     1|
|1096  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1451                     |     2|
|1097  |                  \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                 |ALU_Bit_1412                                               |     3|
|1098  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1448                                             |     1|
|1099  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1449                     |     2|
|1100  |                  \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                 |ALU_Bit_1413                                               |     3|
|1101  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1446                                             |     1|
|1102  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1447                     |     2|
|1103  |                  \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                 |ALU_Bit_1414                                               |     3|
|1104  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1444                                             |     1|
|1105  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1445                     |     2|
|1106  |                  \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                  |ALU_Bit_1415                                               |     3|
|1107  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1442                                             |     1|
|1108  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1443                     |     2|
|1109  |                  \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                 |ALU_Bit_1416                                               |     3|
|1110  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1440                                             |     1|
|1111  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1441                     |     2|
|1112  |                  \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                 |ALU_Bit_1417                                               |     3|
|1113  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1438                                             |     1|
|1114  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1439                     |     2|
|1115  |                  \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                  |ALU_Bit_1418                                               |     3|
|1116  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1436                                             |     1|
|1117  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1437                     |     2|
|1118  |                  \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                  |ALU_Bit_1419                                               |     3|
|1119  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1434                                             |     1|
|1120  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1435                     |     2|
|1121  |                  \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                  |ALU_Bit_1420                                               |     3|
|1122  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1432                                             |     1|
|1123  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1433                     |     2|
|1124  |                  \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                  |ALU_Bit_1421                                               |     3|
|1125  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1430                                             |     1|
|1126  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1431                     |     2|
|1127  |                  \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                  |ALU_Bit_1422                                               |     3|
|1128  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1428                                             |     1|
|1129  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1429                     |     2|
|1130  |                  \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                  |ALU_Bit_1423                                               |     3|
|1131  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1426                                             |     1|
|1132  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1427                     |     2|
|1133  |                  \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                  |ALU_Bit_1424                                               |     3|
|1134  |                    \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2                                                  |     1|
|1135  |                    \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_1_MB_MUXCY_XORCY_1425                     |     2|
|1136  |                Barrel_Shifter_I                                                                      |Barrel_Shifter_gti                                         |   210|
|1137  |                  \Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                  |microblaze_v11_0_1_MB_LUT6__parameterized12                |     1|
|1138  |                  \Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1363           |     2|
|1139  |                  \Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1364           |     2|
|1140  |                  \Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1365           |     2|
|1141  |                  \Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1366           |     2|
|1142  |                  \Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1367           |     2|
|1143  |                  \Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1368           |     2|
|1144  |                  \Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1369           |     1|
|1145  |                  \Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1370           |     1|
|1146  |                  \Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1371           |     1|
|1147  |                  \Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1372           |     1|
|1148  |                  \Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                  |microblaze_v11_0_1_MB_LUT6__parameterized12_1373           |     2|
|1149  |                  \Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1374           |     1|
|1150  |                  \Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1375           |     1|
|1151  |                  \Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1376           |     1|
|1152  |                  \Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1377           |     1|
|1153  |                  \Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1378           |     1|
|1154  |                  \Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1379           |     1|
|1155  |                  \Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1380           |     1|
|1156  |                  \Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1381           |     1|
|1157  |                  \Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1382           |     1|
|1158  |                  \Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1383           |     1|
|1159  |                  \Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                  |microblaze_v11_0_1_MB_LUT6__parameterized12_1384           |     2|
|1160  |                  \Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1385           |     1|
|1161  |                  \Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                 |microblaze_v11_0_1_MB_LUT6__parameterized12_1386           |     1|
|1162  |                  \Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                  |microblaze_v11_0_1_MB_LUT6__parameterized12_1387           |     2|
|1163  |                  \Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                  |microblaze_v11_0_1_MB_LUT6__parameterized12_1388           |     2|
|1164  |                  \Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                  |microblaze_v11_0_1_MB_LUT6__parameterized12_1389           |     2|
|1165  |                  \Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                  |microblaze_v11_0_1_MB_LUT6__parameterized12_1390           |     2|
|1166  |                  \Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                  |microblaze_v11_0_1_MB_LUT6__parameterized12_1391           |     2|
|1167  |                  \Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                  |microblaze_v11_0_1_MB_LUT6__parameterized12_1392           |     2|
|1168  |                  \Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                  |microblaze_v11_0_1_MB_LUT6__parameterized12_1393           |     2|
|1169  |                Byte_Doublet_Handle_gti_I                                                             |Byte_Doublet_Handle_gti                                    |    79|
|1170  |                Data_Flow_Logic_I                                                                     |Data_Flow_Logic                                            |    67|
|1171  |                  \Gen_Bits[0].MEM_EX_Result_Inst                                                     |microblaze_v11_0_1_MB_FDRE_1331                            |     2|
|1172  |                  \Gen_Bits[10].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1332                            |     1|
|1173  |                  \Gen_Bits[11].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1333                            |     1|
|1174  |                  \Gen_Bits[12].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1334                            |     1|
|1175  |                  \Gen_Bits[13].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1335                            |     1|
|1176  |                  \Gen_Bits[14].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1336                            |     1|
|1177  |                  \Gen_Bits[15].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1337                            |     1|
|1178  |                  \Gen_Bits[16].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1338                            |     1|
|1179  |                  \Gen_Bits[17].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1339                            |     1|
|1180  |                  \Gen_Bits[18].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1340                            |     1|
|1181  |                  \Gen_Bits[19].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1341                            |     1|
|1182  |                  \Gen_Bits[1].MEM_EX_Result_Inst                                                     |microblaze_v11_0_1_MB_FDRE_1342                            |     1|
|1183  |                  \Gen_Bits[20].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1343                            |     1|
|1184  |                  \Gen_Bits[21].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1344                            |     1|
|1185  |                  \Gen_Bits[22].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1345                            |     1|
|1186  |                  \Gen_Bits[23].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1346                            |     1|
|1187  |                  \Gen_Bits[24].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1347                            |     1|
|1188  |                  \Gen_Bits[25].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1348                            |     1|
|1189  |                  \Gen_Bits[26].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1349                            |     1|
|1190  |                  \Gen_Bits[27].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1350                            |     1|
|1191  |                  \Gen_Bits[28].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1351                            |     1|
|1192  |                  \Gen_Bits[29].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1352                            |     1|
|1193  |                  \Gen_Bits[2].MEM_EX_Result_Inst                                                     |microblaze_v11_0_1_MB_FDRE_1353                            |     1|
|1194  |                  \Gen_Bits[30].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1354                            |     1|
|1195  |                  \Gen_Bits[31].MEM_EX_Result_Inst                                                    |microblaze_v11_0_1_MB_FDRE_1355                            |     1|
|1196  |                  \Gen_Bits[3].MEM_EX_Result_Inst                                                     |microblaze_v11_0_1_MB_FDRE_1356                            |     1|
|1197  |                  \Gen_Bits[4].MEM_EX_Result_Inst                                                     |microblaze_v11_0_1_MB_FDRE_1357                            |     1|
|1198  |                  \Gen_Bits[5].MEM_EX_Result_Inst                                                     |microblaze_v11_0_1_MB_FDRE_1358                            |     1|
|1199  |                  \Gen_Bits[6].MEM_EX_Result_Inst                                                     |microblaze_v11_0_1_MB_FDRE_1359                            |     1|
|1200  |                  \Gen_Bits[7].MEM_EX_Result_Inst                                                     |microblaze_v11_0_1_MB_FDRE_1360                            |     1|
|1201  |                  \Gen_Bits[8].MEM_EX_Result_Inst                                                     |microblaze_v11_0_1_MB_FDRE_1361                            |     1|
|1202  |                  \Gen_Bits[9].MEM_EX_Result_Inst                                                     |microblaze_v11_0_1_MB_FDRE_1362                            |     1|
|1203  |                MUL_Unit_I                                                                            |mul_unit                                                   |    71|
|1204  |                  \Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2        |dsp_module__parameterized1                                 |     1|
|1205  |                    \Using_DSP48E1.DSP48E1_I1                                                         |MB_DSP48E1__parameterized1_1330                            |     1|
|1206  |                  \Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3        |dsp_module__parameterized3                                 |     3|
|1207  |                    \Using_DSP48E1.DSP48E1_I1                                                         |MB_DSP48E1__parameterized1                                 |     3|
|1208  |                  \Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4        |dsp_module__parameterized5                                 |    27|
|1209  |                    \Using_DSP48E1.DSP48E1_I1                                                         |MB_DSP48E1__parameterized3                                 |    27|
|1210  |                  \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                 |dsp_module                                                 |     1|
|1211  |                    \Using_DSP48E1.DSP48E1_I1                                                         |MB_DSP48E1                                                 |     1|
|1212  |                Operand_Select_I                                                                      |Operand_Select_gti                                         |   489|
|1213  |                  \Gen_Bit[0].MUXF7_I1                                                                |microblaze_v11_0_1_MB_MUXF7_1298                           |     2|
|1214  |                  \Gen_Bit[10].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1299                           |     4|
|1215  |                  \Gen_Bit[11].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1300                           |     4|
|1216  |                  \Gen_Bit[12].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1301                           |     4|
|1217  |                  \Gen_Bit[13].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1302                           |     4|
|1218  |                  \Gen_Bit[14].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1303                           |     4|
|1219  |                  \Gen_Bit[15].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1304                           |     4|
|1220  |                  \Gen_Bit[16].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1305                           |     4|
|1221  |                  \Gen_Bit[17].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1306                           |     4|
|1222  |                  \Gen_Bit[18].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1307                           |     4|
|1223  |                  \Gen_Bit[19].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1308                           |     4|
|1224  |                  \Gen_Bit[1].MUXF7_I1                                                                |microblaze_v11_0_1_MB_MUXF7_1309                           |     3|
|1225  |                  \Gen_Bit[20].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1310                           |     4|
|1226  |                  \Gen_Bit[21].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1311                           |     4|
|1227  |                  \Gen_Bit[22].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1312                           |     4|
|1228  |                  \Gen_Bit[23].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1313                           |     4|
|1229  |                  \Gen_Bit[24].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1314                           |     2|
|1230  |                  \Gen_Bit[25].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1315                           |     2|
|1231  |                  \Gen_Bit[26].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1316                           |     2|
|1232  |                  \Gen_Bit[27].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1317                           |     3|
|1233  |                  \Gen_Bit[28].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1318                           |     2|
|1234  |                  \Gen_Bit[29].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1319                           |     8|
|1235  |                  \Gen_Bit[2].MUXF7_I1                                                                |microblaze_v11_0_1_MB_MUXF7_1320                           |     4|
|1236  |                  \Gen_Bit[30].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1321                           |    10|
|1237  |                  \Gen_Bit[31].MUXF7_I1                                                               |microblaze_v11_0_1_MB_MUXF7_1322                           |    24|
|1238  |                  \Gen_Bit[3].MUXF7_I1                                                                |microblaze_v11_0_1_MB_MUXF7_1323                           |     3|
|1239  |                  \Gen_Bit[4].MUXF7_I1                                                                |microblaze_v11_0_1_MB_MUXF7_1324                           |     4|
|1240  |                  \Gen_Bit[5].MUXF7_I1                                                                |microblaze_v11_0_1_MB_MUXF7_1325                           |     4|
|1241  |                  \Gen_Bit[6].MUXF7_I1                                                                |microblaze_v11_0_1_MB_MUXF7_1326                           |     4|
|1242  |                  \Gen_Bit[7].MUXF7_I1                                                                |microblaze_v11_0_1_MB_MUXF7_1327                           |     4|
|1243  |                  \Gen_Bit[8].MUXF7_I1                                                                |microblaze_v11_0_1_MB_MUXF7_1328                           |     4|
|1244  |                  \Gen_Bit[9].MUXF7_I1                                                                |microblaze_v11_0_1_MB_MUXF7_1329                           |     3|
|1245  |                PVR_I                                                                                 |PVR                                                        |    37|
|1246  |                Register_File_I                                                                       |Register_File_gti                                          |    16|
|1247  |                  \Using_LUT6.All_RAM32M[0].ram32m_i                                                  |MB_RAM32M                                                  |     1|
|1248  |                  \Using_LUT6.All_RAM32M[10].ram32m_i                                                 |MB_RAM32M_1283                                             |     1|
|1249  |                  \Using_LUT6.All_RAM32M[11].ram32m_i                                                 |MB_RAM32M_1284                                             |     1|
|1250  |                  \Using_LUT6.All_RAM32M[12].ram32m_i                                                 |MB_RAM32M_1285                                             |     1|
|1251  |                  \Using_LUT6.All_RAM32M[13].ram32m_i                                                 |MB_RAM32M_1286                                             |     1|
|1252  |                  \Using_LUT6.All_RAM32M[14].ram32m_i                                                 |MB_RAM32M_1287                                             |     1|
|1253  |                  \Using_LUT6.All_RAM32M[15].ram32m_i                                                 |MB_RAM32M_1288                                             |     1|
|1254  |                  \Using_LUT6.All_RAM32M[1].ram32m_i                                                  |MB_RAM32M_1289                                             |     1|
|1255  |                  \Using_LUT6.All_RAM32M[2].ram32m_i                                                  |MB_RAM32M_1290                                             |     1|
|1256  |                  \Using_LUT6.All_RAM32M[3].ram32m_i                                                  |MB_RAM32M_1291                                             |     1|
|1257  |                  \Using_LUT6.All_RAM32M[4].ram32m_i                                                  |MB_RAM32M_1292                                             |     1|
|1258  |                  \Using_LUT6.All_RAM32M[5].ram32m_i                                                  |MB_RAM32M_1293                                             |     1|
|1259  |                  \Using_LUT6.All_RAM32M[6].ram32m_i                                                  |MB_RAM32M_1294                                             |     1|
|1260  |                  \Using_LUT6.All_RAM32M[7].ram32m_i                                                  |MB_RAM32M_1295                                             |     1|
|1261  |                  \Using_LUT6.All_RAM32M[8].ram32m_i                                                  |MB_RAM32M_1296                                             |     1|
|1262  |                  \Using_LUT6.All_RAM32M[9].ram32m_i                                                  |MB_RAM32M_1297                                             |     1|
|1263  |                Shift_Logic_Module_I                                                                  |Shift_Logic_Module_gti                                     |     0|
|1264  |                \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                  |microblaze_v11_0_1_MB_MUXCY_1042                           |     1|
|1265  |                \Using_DAXI_ALU_Carry.Post_MUXCY_I                                                    |microblaze_v11_0_1_MB_MUXCY_1043                           |     1|
|1266  |                \Using_DAXI_ALU_Carry.direct_lut_INST                                                 |MB_LUT6_2__parameterized1                                  |     1|
|1267  |                \Using_Div_Unit.Div_unit_I1                                                           |Div_unit_gti                                               |   347|
|1268  |                  \FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1188                     |     1|
|1269  |                  \FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1189                     |     2|
|1270  |                  \FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1190                     |     2|
|1271  |                  \FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1191                     |     2|
|1272  |                  \FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1192                     |     2|
|1273  |                  \FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1193                     |     2|
|1274  |                  \FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1194                     |     2|
|1275  |                  \FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1195                     |     2|
|1276  |                  \FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1196                     |     2|
|1277  |                  \FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1197                     |     2|
|1278  |                  \FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1198                     |     2|
|1279  |                  \FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1199                     |     2|
|1280  |                  \FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1200                     |     2|
|1281  |                  \FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1201                     |     2|
|1282  |                  \FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1202                     |     2|
|1283  |                  \FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1203                     |     2|
|1284  |                  \FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1204                     |     2|
|1285  |                  \FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1205                     |     2|
|1286  |                  \FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1206                     |     2|
|1287  |                  \FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1207                     |     2|
|1288  |                  \FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1208                     |     2|
|1289  |                  \FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1209                     |     2|
|1290  |                  \FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1210                     |     2|
|1291  |                  \FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1211                     |     2|
|1292  |                  \FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_1212                     |     2|
|1293  |                  \FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1213                     |     2|
|1294  |                  \FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1214                     |     2|
|1295  |                  \FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1215                     |     2|
|1296  |                  \FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1216                     |     2|
|1297  |                  \FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1217                     |     2|
|1298  |                  \FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1218                     |     2|
|1299  |                  \FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1219                     |     2|
|1300  |                  \FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                                             |microblaze_v11_0_1_MB_MUXCY_XORCY_1220                     |     4|
|1301  |                  \FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                                              |MB_LUT4__parameterized1                                    |     1|
|1302  |                  \FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1221                     |     2|
|1303  |                  \FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                                             |MB_LUT4__parameterized1_1222                               |     1|
|1304  |                  \FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1223                     |     2|
|1305  |                  \FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                                             |MB_LUT4__parameterized1_1224                               |     1|
|1306  |                  \FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1225                     |     2|
|1307  |                  \FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                                             |MB_LUT4__parameterized1_1226                               |     1|
|1308  |                  \FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1227                     |     2|
|1309  |                  \FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                                             |MB_LUT4__parameterized1_1228                               |     1|
|1310  |                  \FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1229                     |     2|
|1311  |                  \FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                                             |MB_LUT4__parameterized1_1230                               |     1|
|1312  |                  \FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1231                     |     2|
|1313  |                  \FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                                             |MB_LUT4__parameterized1_1232                               |     1|
|1314  |                  \FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1233                     |     2|
|1315  |                  \FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                                             |MB_LUT4__parameterized1_1234                               |     1|
|1316  |                  \FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1235                     |     2|
|1317  |                  \FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                                             |MB_LUT4__parameterized1_1236                               |     1|
|1318  |                  \FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1237                     |     2|
|1319  |                  \FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                                             |MB_LUT4__parameterized1_1238                               |     1|
|1320  |                  \FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1239                     |     2|
|1321  |                  \FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                                             |MB_LUT4__parameterized1_1240                               |     1|
|1322  |                  \FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                                             |microblaze_v11_0_1_MB_MUXCY_XORCY_1241                     |     2|
|1323  |                  \FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                                              |MB_LUT4__parameterized1_1242                               |     1|
|1324  |                  \FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1243                     |     2|
|1325  |                  \FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                                             |MB_LUT4__parameterized1_1244                               |     1|
|1326  |                  \FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1245                     |     2|
|1327  |                  \FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                                             |MB_LUT4__parameterized1_1246                               |     1|
|1328  |                  \FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1247                     |     2|
|1329  |                  \FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                                             |MB_LUT4__parameterized1_1248                               |     1|
|1330  |                  \FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1249                     |     2|
|1331  |                  \FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                                             |MB_LUT4__parameterized1_1250                               |     1|
|1332  |                  \FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1251                     |     2|
|1333  |                  \FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                                             |MB_LUT4__parameterized1_1252                               |     1|
|1334  |                  \FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1253                     |     2|
|1335  |                  \FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                                             |MB_LUT4__parameterized1_1254                               |     1|
|1336  |                  \FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1255                     |     2|
|1337  |                  \FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                                             |MB_LUT4__parameterized1_1256                               |     1|
|1338  |                  \FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1257                     |     2|
|1339  |                  \FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                                             |MB_LUT4__parameterized1_1258                               |     1|
|1340  |                  \FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1259                     |     2|
|1341  |                  \FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                                             |MB_LUT4__parameterized1_1260                               |     1|
|1342  |                  \FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1261                     |     2|
|1343  |                  \FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                                             |MB_LUT4__parameterized1_1262                               |     1|
|1344  |                  \FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                                             |microblaze_v11_0_1_MB_MUXCY_XORCY_1263                     |     2|
|1345  |                  \FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                                              |MB_LUT4__parameterized1_1264                               |     1|
|1346  |                  \FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1265                     |     2|
|1347  |                  \FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                                             |MB_LUT4__parameterized1_1266                               |     1|
|1348  |                  \FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_1267                     |     3|
|1349  |                  \FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                                             |MB_LUT4__parameterized1_1268                               |     1|
|1350  |                  \FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                                             |microblaze_v11_0_1_MB_MUXCY_XORCY_1269                     |     2|
|1351  |                  \FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                                              |MB_LUT4__parameterized1_1270                               |     1|
|1352  |                  \FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                                             |microblaze_v11_0_1_MB_MUXCY_XORCY_1271                     |     2|
|1353  |                  \FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                                              |MB_LUT4__parameterized1_1272                               |     1|
|1354  |                  \FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                                             |microblaze_v11_0_1_MB_MUXCY_XORCY_1273                     |     2|
|1355  |                  \FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                                              |MB_LUT4__parameterized1_1274                               |     1|
|1356  |                  \FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                                             |microblaze_v11_0_1_MB_MUXCY_XORCY_1275                     |     2|
|1357  |                  \FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                                              |MB_LUT4__parameterized1_1276                               |     1|
|1358  |                  \FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                                             |microblaze_v11_0_1_MB_MUXCY_XORCY_1277                     |     2|
|1359  |                  \FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                                              |MB_LUT4__parameterized1_1278                               |     1|
|1360  |                  \FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                                             |microblaze_v11_0_1_MB_MUXCY_XORCY_1279                     |     2|
|1361  |                  \FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                                              |MB_LUT4__parameterized1_1280                               |     1|
|1362  |                  \FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                                             |microblaze_v11_0_1_MB_MUXCY_XORCY_1281                     |     2|
|1363  |                  \FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                                              |MB_LUT4__parameterized1_1282                               |     1|
|1364  |                Zero_Detect_I                                                                         |Zero_Detect_gti                                            |    15|
|1365  |                  Part_Of_Zero_Carry_Start                                                            |microblaze_v11_0_1_MB_MUXCY_1181                           |     1|
|1366  |                  \Zero_Detecting[1].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_1_MB_MUXCY_1182                           |     4|
|1367  |                  \Zero_Detecting[2].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_1_MB_MUXCY_1183                           |     1|
|1368  |                  \Zero_Detecting[3].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_1_MB_MUXCY_1184                           |     1|
|1369  |                  \Zero_Detecting[4].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_1_MB_MUXCY_1185                           |     1|
|1370  |                  \Zero_Detecting[5].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_1_MB_MUXCY_1186                           |     1|
|1371  |                  \Zero_Detecting[6].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_1_MB_MUXCY_1187                           |     1|
|1372  |                exception_registers_I1                                                                |exception_registers_gti                                    |   431|
|1373  |                  CarryIn_MUXCY                                                                       |microblaze_v11_0_1_MB_MUXCY_1071                           |     1|
|1374  |                  \Use_LUT6.Mux_Inxt                                                                  |mux_bus                                                    |    16|
|1375  |                    \Mux_Loop[0].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized3                                  |     1|
|1376  |                    \Mux_Loop[10].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_1166                             |     1|
|1377  |                    \Mux_Loop[11].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_1167                             |     1|
|1378  |                    \Mux_Loop[12].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_1168                             |     1|
|1379  |                    \Mux_Loop[13].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_1169                             |     1|
|1380  |                    \Mux_Loop[14].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_1170                             |     1|
|1381  |                    \Mux_Loop[15].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_1171                             |     1|
|1382  |                    \Mux_Loop[1].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized3_1172                             |     1|
|1383  |                    \Mux_Loop[2].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized3_1173                             |     1|
|1384  |                    \Mux_Loop[3].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized3_1174                             |     1|
|1385  |                    \Mux_Loop[4].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized3_1175                             |     1|
|1386  |                    \Mux_Loop[5].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized3_1176                             |     1|
|1387  |                    \Mux_Loop[6].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized3_1177                             |     1|
|1388  |                    \Mux_Loop[7].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized3_1178                             |     1|
|1389  |                    \Mux_Loop[8].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized3_1179                             |     1|
|1390  |                    \Mux_Loop[9].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized3_1180                             |     1|
|1391  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5                                  |     1|
|1392  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_1072                     |     3|
|1393  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                          |MB_FDE                                                     |     1|
|1394  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1073                             |     1|
|1395  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1074                     |     4|
|1396  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                         |MB_FDE_1075                                                |     1|
|1397  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1076                             |     1|
|1398  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1077                     |     2|
|1399  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                         |MB_FDE_1078                                                |     1|
|1400  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1079                             |     1|
|1401  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1080                     |     4|
|1402  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                         |MB_FDE_1081                                                |     1|
|1403  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1082                             |     1|
|1404  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1083                     |     4|
|1405  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                         |MB_FDE_1084                                                |     1|
|1406  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1085                             |     1|
|1407  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1086                     |     4|
|1408  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                         |MB_FDE_1087                                                |     1|
|1409  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1088                             |     1|
|1410  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1089                     |     2|
|1411  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                         |MB_FDE_1090                                                |     1|
|1412  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1091                             |     1|
|1413  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1092                     |     4|
|1414  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                         |MB_FDE_1093                                                |     1|
|1415  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1094                             |     1|
|1416  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1095                     |     2|
|1417  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                         |MB_FDE_1096                                                |     1|
|1418  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1097                             |     1|
|1419  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1098                     |     2|
|1420  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                         |MB_FDE_1099                                                |     1|
|1421  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1100                             |     1|
|1422  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1101                     |     4|
|1423  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                         |MB_FDE_1102                                                |     1|
|1424  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1103                             |     1|
|1425  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_1104                     |     4|
|1426  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                          |MB_FDE_1105                                                |     1|
|1427  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1106                             |     1|
|1428  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1107                     |     4|
|1429  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                         |MB_FDE_1108                                                |     1|
|1430  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1109                             |     1|
|1431  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1110                     |     4|
|1432  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                         |MB_FDE_1111                                                |     1|
|1433  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1112                             |     1|
|1434  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1113                     |     4|
|1435  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                         |MB_FDE_1114                                                |     1|
|1436  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1115                             |     1|
|1437  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1116                     |     4|
|1438  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                         |MB_FDE_1117                                                |     1|
|1439  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1118                             |     1|
|1440  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1119                     |     4|
|1441  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                         |MB_FDE_1120                                                |     1|
|1442  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1121                             |     1|
|1443  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1122                     |     4|
|1444  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                         |MB_FDE_1123                                                |     1|
|1445  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1124                             |     1|
|1446  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1125                     |     4|
|1447  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                         |MB_FDE_1126                                                |     1|
|1448  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1127                             |     1|
|1449  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1128                     |     4|
|1450  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                         |MB_FDE_1129                                                |     1|
|1451  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1130                             |     1|
|1452  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1131                     |     4|
|1453  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                         |MB_FDE_1132                                                |     1|
|1454  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1133                             |     1|
|1455  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1134                     |     4|
|1456  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                         |MB_FDE_1135                                                |     1|
|1457  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1136                             |     1|
|1458  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_1137                     |     4|
|1459  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                          |MB_FDE_1138                                                |     1|
|1460  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1139                             |     1|
|1461  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1140                     |     4|
|1462  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                         |MB_FDE_1141                                                |     1|
|1463  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1142                             |     1|
|1464  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_1143                     |     4|
|1465  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                         |MB_FDE_1144                                                |     1|
|1466  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1145                             |     1|
|1467  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_1146                     |     4|
|1468  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                          |MB_FDE_1147                                                |     1|
|1469  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1148                             |     1|
|1470  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_1149                     |     4|
|1471  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                          |MB_FDE_1150                                                |     1|
|1472  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1151                             |     1|
|1473  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_1152                     |     2|
|1474  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                          |MB_FDE_1153                                                |     1|
|1475  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1154                             |     1|
|1476  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_1155                     |     4|
|1477  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                          |MB_FDE_1156                                                |     1|
|1478  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1157                             |     1|
|1479  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_1158                     |     4|
|1480  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                          |MB_FDE_1159                                                |     1|
|1481  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1160                             |     1|
|1482  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_1161                     |     4|
|1483  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                          |MB_FDE_1162                                                |     1|
|1484  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1163                             |     1|
|1485  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_1164                     |     4|
|1486  |                  \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                          |MB_FDE_1165                                                |     1|
|1487  |                msr_reg_i                                                                             |msr_reg_gti                                                |    90|
|1488  |                  \MEM_MSR_Bits[17].Using_FDR.MSR_I                                                   |MB_FDR_1044                                                |     3|
|1489  |                  \MEM_MSR_Bits[18].Using_FDR.MSR_I                                                   |MB_FDR_1045                                                |     2|
|1490  |                  \MEM_MSR_Bits[19].Using_FDR.MSR_I                                                   |MB_FDR_1046                                                |     3|
|1491  |                  \MEM_MSR_Bits[20].Using_FDR.MSR_I                                                   |MB_FDR_1047                                                |     2|
|1492  |                  \MEM_MSR_Bits[22].Using_FDR.MSR_I                                                   |MB_FDR_1048                                                |     2|
|1493  |                  \MEM_MSR_Bits[23].Using_FDR.MSR_I                                                   |MB_FDR_1049                                                |     2|
|1494  |                  \MEM_MSR_Bits[24].Using_FDR.MSR_I                                                   |MB_FDR_1050                                                |     2|
|1495  |                  \MEM_MSR_Bits[25].Using_FDR.MSR_I                                                   |MB_FDR_1051                                                |     2|
|1496  |                  \MEM_MSR_Bits[26].Using_FDR.MSR_I                                                   |MB_FDR_1052                                                |     2|
|1497  |                  \MEM_MSR_Bits[28].Using_FDR.MSR_I                                                   |MB_FDR_1053                                                |     2|
|1498  |                  \MEM_MSR_Bits[29].Using_FDR.MSR_I                                                   |MB_FDR_1054                                                |     3|
|1499  |                  \MEM_MSR_Bits[30].Using_FDR.MSR_I                                                   |MB_FDR_1055                                                |     3|
|1500  |                  \OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I                                              |MB_FDR_1056                                                |     2|
|1501  |                  \OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I                                              |MB_FDR_1057                                                |    23|
|1502  |                  \OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I                                              |MB_FDR_1058                                                |     2|
|1503  |                  \OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I                                              |MB_FDR_1059                                                |     2|
|1504  |                  \OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                                              |MB_FDR_1060                                                |     1|
|1505  |                  \OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                                              |MB_FDR_1061                                                |     1|
|1506  |                  \OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                                              |MB_FDR_1062                                                |     1|
|1507  |                  \OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                              |MB_FDR_1063                                                |     3|
|1508  |                  \OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                              |MB_FDR_1064                                                |     3|
|1509  |                  \OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                              |MB_FDR_1065                                                |     3|
|1510  |                  \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                              |MB_FDR_1066                                                |     2|
|1511  |                  \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                              |MB_FDR_1067                                                |     1|
|1512  |                  \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                              |MB_FDR_1068                                                |     2|
|1513  |                  \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                              |MB_FDR_1069                                                |     1|
|1514  |                  \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                              |MB_FDR_1070                                                |     2|
|1515  |              Decode_I                                                                                |Decode_gti                                                 |  1941|
|1516  |                PC_Module_I                                                                           |PC_Module_gti                                              |   363|
|1517  |                  \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                          |MB_FDR_948                                                 |     3|
|1518  |                  \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                           |microblaze_v11_0_1_MB_MUXF7_949                            |     2|
|1519  |                  \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                         |MB_FDR_950                                                 |     2|
|1520  |                  \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_951                            |     2|
|1521  |                  \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                         |MB_FDR_952                                                 |     2|
|1522  |                  \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_953                            |     2|
|1523  |                  \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                         |MB_FDR_954                                                 |     2|
|1524  |                  \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_955                            |     2|
|1525  |                  \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                         |MB_FDR_956                                                 |     2|
|1526  |                  \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_957                            |     2|
|1527  |                  \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                         |MB_FDR_958                                                 |     2|
|1528  |                  \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_959                            |     2|
|1529  |                  \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                         |MB_FDR_960                                                 |     2|
|1530  |                  \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_961                            |     2|
|1531  |                  \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                         |MB_FDR_962                                                 |     2|
|1532  |                  \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_963                            |     2|
|1533  |                  \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                         |MB_FDR_964                                                 |     3|
|1534  |                  \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_965                            |     2|
|1535  |                  \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                         |MB_FDR_966                                                 |     3|
|1536  |                  \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_967                            |     2|
|1537  |                  \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                         |MB_FDR_968                                                 |     3|
|1538  |                  \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_969                            |     2|
|1539  |                  \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                          |MB_FDR_970                                                 |     2|
|1540  |                  \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                           |microblaze_v11_0_1_MB_MUXF7_971                            |     2|
|1541  |                  \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                         |MB_FDR_972                                                 |     3|
|1542  |                  \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_973                            |     2|
|1543  |                  \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                         |MB_FDR_974                                                 |     3|
|1544  |                  \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_975                            |     2|
|1545  |                  \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                         |MB_FDR_976                                                 |     3|
|1546  |                  \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_977                            |     2|
|1547  |                  \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                         |MB_FDR_978                                                 |     3|
|1548  |                  \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_979                            |     2|
|1549  |                  \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                         |MB_FDR_980                                                 |     3|
|1550  |                  \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_981                            |     2|
|1551  |                  \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                         |MB_FDR_982                                                 |     3|
|1552  |                  \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_983                            |     2|
|1553  |                  \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                         |MB_FDR_984                                                 |     3|
|1554  |                  \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_985                            |     2|
|1555  |                  \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                         |MB_FDR_986                                                 |     2|
|1556  |                  \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_987                            |     2|
|1557  |                  \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                         |MB_FDR_988                                                 |     3|
|1558  |                  \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_989                            |     2|
|1559  |                  \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                         |MB_FDR_990                                                 |     3|
|1560  |                  \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_991                            |     2|
|1561  |                  \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                          |MB_FDR_992                                                 |     2|
|1562  |                  \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                           |microblaze_v11_0_1_MB_MUXF7_993                            |     2|
|1563  |                  \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                         |MB_FDR_994                                                 |     3|
|1564  |                  \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_995                            |     2|
|1565  |                  \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                         |MB_FDR_996                                                 |     2|
|1566  |                  \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                          |microblaze_v11_0_1_MB_MUXF7_997                            |     2|
|1567  |                  \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                          |MB_FDR_998                                                 |     2|
|1568  |                  \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                           |microblaze_v11_0_1_MB_MUXF7_999                            |     2|
|1569  |                  \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                          |MB_FDR_1000                                                |     2|
|1570  |                  \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                           |microblaze_v11_0_1_MB_MUXF7_1001                           |     2|
|1571  |                  \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                          |MB_FDR_1002                                                |     2|
|1572  |                  \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                           |microblaze_v11_0_1_MB_MUXF7_1003                           |     2|
|1573  |                  \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                          |MB_FDR_1004                                                |     2|
|1574  |                  \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                           |microblaze_v11_0_1_MB_MUXF7_1005                           |     2|
|1575  |                  \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                          |MB_FDR_1006                                                |     2|
|1576  |                  \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                           |microblaze_v11_0_1_MB_MUXF7_1007                           |     2|
|1577  |                  \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                          |MB_FDR_1008                                                |     2|
|1578  |                  \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                           |microblaze_v11_0_1_MB_MUXF7_1009                           |     2|
|1579  |                  \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                          |MB_FDR_1010                                                |     2|
|1580  |                  \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                           |microblaze_v11_0_1_MB_MUXF7_1011                           |     2|
|1581  |                  \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_1012                     |     2|
|1582  |                  \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1013                     |     2|
|1583  |                  \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1014                     |     2|
|1584  |                  \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1015                     |     2|
|1585  |                  \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1016                     |     2|
|1586  |                  \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1017                     |     2|
|1587  |                  \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1018                     |     2|
|1588  |                  \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1019                     |     2|
|1589  |                  \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1020                     |     2|
|1590  |                  \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1021                     |     2|
|1591  |                  \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1022                     |     2|
|1592  |                  \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_1023                     |     2|
|1593  |                  \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1024                     |     2|
|1594  |                  \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1025                     |     2|
|1595  |                  \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1026                     |     2|
|1596  |                  \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1027                     |     2|
|1597  |                  \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1028                     |     2|
|1598  |                  \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1029                     |     2|
|1599  |                  \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1030                     |     2|
|1600  |                  \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1031                     |     2|
|1601  |                  \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1032                     |     2|
|1602  |                  \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                 |microblaze_v11_0_1_MB_MUXCY_XORCY_1033                     |     2|
|1603  |                  \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_1034                     |     2|
|1604  |                  \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_1035                     |     2|
|1605  |                  \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_1036                     |     2|
|1606  |                  \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_1037                     |     2|
|1607  |                  \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_1038                     |     2|
|1608  |                  \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_1039                     |     2|
|1609  |                  \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_1040                     |     3|
|1610  |                  \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_1041                     |     2|
|1611  |                PreFetch_Buffer_I1                                                                    |PreFetch_Buffer_gti                                        |   595|
|1612  |                  \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                 |MB_FDR_845                                                 |     1|
|1613  |                  \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                             |microblaze_v11_0_1_MB_LUT6                                 |     1|
|1614  |                  \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                 |MB_FDR_846                                                 |     6|
|1615  |                  \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                             |microblaze_v11_0_1_MB_LUT6_847                             |     1|
|1616  |                  \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                 |MB_FDR_848                                                 |     1|
|1617  |                  \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                             |microblaze_v11_0_1_MB_LUT6_849                             |     1|
|1618  |                  \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                 |MB_FDR_850                                                 |     8|
|1619  |                  \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                             |microblaze_v11_0_1_MB_LUT6_851                             |     1|
|1620  |                  \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                    |microblaze_v11_0_1_MB_LUT6__parameterized0                 |     1|
|1621  |                  \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                |microblaze_v11_0_1_MB_MUXF7_852                            |     2|
|1622  |                  \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                          |MB_FDR_853                                                 |     6|
|1623  |                  \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                        |microblaze_v11_0_1_MB_MUXF7_854                            |     1|
|1624  |                  \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                         |MB_FDR_855                                                 |     5|
|1625  |                  \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_856                            |     1|
|1626  |                  \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                         |MB_FDR_857                                                 |     4|
|1627  |                  \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_858                            |     1|
|1628  |                  \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                         |MB_FDR_859                                                 |     2|
|1629  |                  \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_860                            |     1|
|1630  |                  \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                         |MB_FDR_861                                                 |     2|
|1631  |                  \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_862                            |     1|
|1632  |                  \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                         |MB_FDR_863                                                 |     2|
|1633  |                  \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_864                            |     1|
|1634  |                  \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                         |MB_FDR_865                                                 |     2|
|1635  |                  \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_866                            |     1|
|1636  |                  \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                         |MB_FDR_867                                                 |     7|
|1637  |                  \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_868                            |     1|
|1638  |                  \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                         |MB_FDR_869                                                 |    12|
|1639  |                  \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_870                            |     1|
|1640  |                  \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                         |MB_FDR_871                                                 |     4|
|1641  |                  \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_872                            |     1|
|1642  |                  \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                         |MB_FDR_873                                                 |     6|
|1643  |                  \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_874                            |     1|
|1644  |                  \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                          |MB_FDR_875                                                 |    16|
|1645  |                  \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                        |microblaze_v11_0_1_MB_MUXF7_876                            |     1|
|1646  |                  \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                         |MB_FDR_877                                                 |     2|
|1647  |                  \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_878                            |     1|
|1648  |                  \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                         |MB_FDR_879                                                 |     4|
|1649  |                  \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_880                            |     1|
|1650  |                  \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                         |MB_FDR_881                                                 |     3|
|1651  |                  \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_882                            |     1|
|1652  |                  \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                         |MB_FDR_883                                                 |     3|
|1653  |                  \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_884                            |     1|
|1654  |                  \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                         |MB_FDR_885                                                 |     4|
|1655  |                  \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_886                            |     1|
|1656  |                  \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                         |MB_FDR_887                                                 |     2|
|1657  |                  \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_888                            |     1|
|1658  |                  \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                         |MB_FDR_889                                                 |     8|
|1659  |                  \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_890                            |     1|
|1660  |                  \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                         |MB_FDR_891                                                 |     4|
|1661  |                  \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_892                            |     1|
|1662  |                  \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                         |MB_FDR_893                                                 |     6|
|1663  |                  \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_894                            |     1|
|1664  |                  \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                         |MB_FDR_895                                                 |     8|
|1665  |                  \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_896                            |     1|
|1666  |                  \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                          |MB_FDR_897                                                 |    13|
|1667  |                  \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                        |microblaze_v11_0_1_MB_MUXF7_898                            |     1|
|1668  |                  \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                         |MB_FDR_899                                                 |     6|
|1669  |                  \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_900                            |     1|
|1670  |                  \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                         |MB_FDR_901                                                 |     6|
|1671  |                  \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_902                            |     1|
|1672  |                  \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                         |MB_FDR_903                                                 |     4|
|1673  |                  \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_904                            |     1|
|1674  |                  \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                         |MB_FDR_905                                                 |     2|
|1675  |                  \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_906                            |     1|
|1676  |                  \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                         |MB_FDR_907                                                 |     2|
|1677  |                  \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_908                            |     1|
|1678  |                  \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                         |MB_FDR_909                                                 |     3|
|1679  |                  \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_910                            |     1|
|1680  |                  \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                         |MB_FDR_911                                                 |     4|
|1681  |                  \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_912                            |     1|
|1682  |                  \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                         |MB_FDR_913                                                 |    36|
|1683  |                  \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_914                            |     1|
|1684  |                  \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                         |MB_FDR_915                                                 |     2|
|1685  |                  \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_916                            |     1|
|1686  |                  \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                         |MB_FDR_917                                                 |     2|
|1687  |                  \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_918                            |     1|
|1688  |                  \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                          |MB_FDR_919                                                 |    30|
|1689  |                  \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                        |microblaze_v11_0_1_MB_MUXF7_920                            |     1|
|1690  |                  \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                         |MB_FDR_921                                                 |     2|
|1691  |                  \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_922                            |     1|
|1692  |                  \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                         |MB_FDR_923                                                 |    41|
|1693  |                  \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_924                            |     1|
|1694  |                  \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                         |MB_FDR_925                                                 |     3|
|1695  |                  \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_926                            |     1|
|1696  |                  \Instruction_Prefetch_Mux[43].Gen_Instr_DFF                                         |MB_FDR_927                                                 |     3|
|1697  |                  \Instruction_Prefetch_Mux[43].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_928                            |     1|
|1698  |                  \Instruction_Prefetch_Mux[44].Gen_Instr_DFF                                         |MB_FDR_929                                                 |     2|
|1699  |                  \Instruction_Prefetch_Mux[44].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_930                            |     1|
|1700  |                  \Instruction_Prefetch_Mux[45].Gen_Instr_DFF                                         |MB_FDR_931                                                 |     5|
|1701  |                  \Instruction_Prefetch_Mux[45].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_932                            |     1|
|1702  |                  \Instruction_Prefetch_Mux[46].Gen_Instr_DFF                                         |MB_FDR_933                                                 |     4|
|1703  |                  \Instruction_Prefetch_Mux[46].Instr_Mux_MUXF7                                       |microblaze_v11_0_1_MB_MUXF7_934                            |     1|
|1704  |                  \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                          |MB_FDR_935                                                 |    28|
|1705  |                  \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                        |microblaze_v11_0_1_MB_MUXF7_936                            |     1|
|1706  |                  \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                          |MB_FDR_937                                                 |    69|
|1707  |                  \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                        |microblaze_v11_0_1_MB_MUXF7_938                            |     1|
|1708  |                  \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                          |MB_FDR_939                                                 |    50|
|1709  |                  \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                        |microblaze_v11_0_1_MB_MUXF7_940                            |     1|
|1710  |                  \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                          |MB_FDR_941                                                 |     2|
|1711  |                  \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                        |microblaze_v11_0_1_MB_MUXF7_942                            |     1|
|1712  |                  \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                          |MB_FDR_943                                                 |    34|
|1713  |                  \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                        |microblaze_v11_0_1_MB_MUXF7_944                            |     1|
|1714  |                  \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                          |MB_FDR_945                                                 |     4|
|1715  |                  \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                        |microblaze_v11_0_1_MB_MUXF7_946                            |     1|
|1716  |                  Last_Sel_DFF                                                                        |MB_FDS                                                     |     1|
|1717  |                  Mux_Select_Empty_LUT6                                                               |microblaze_v11_0_1_MB_LUT6__parameterized1                 |     1|
|1718  |                  Mux_Select_OF_Valid_LUT6                                                            |microblaze_v11_0_1_MB_LUT6__parameterized2                 |     1|
|1719  |                  OF_Valid_DFF                                                                        |MB_FDR_947                                                 |     4|
|1720  |                \Use_MuxCy[10].OF_Piperun_Stage                                                       |microblaze_v11_0_1_carry_and_772                           |     1|
|1721  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_844                            |     1|
|1722  |                \Use_MuxCy[11].OF_Piperun_Stage                                                       |microblaze_v11_0_1_carry_and_773                           |     9|
|1723  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_843                            |     9|
|1724  |                \Use_MuxCy[1].OF_Piperun_Stage                                                        |microblaze_v11_0_1_carry_and_774                           |     2|
|1725  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_842                            |     2|
|1726  |                \Use_MuxCy[2].OF_Piperun_Stage                                                        |microblaze_v11_0_1_carry_and_775                           |     2|
|1727  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_841                            |     2|
|1728  |                \Use_MuxCy[3].OF_Piperun_Stage                                                        |microblaze_v11_0_1_carry_and_776                           |    36|
|1729  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_840                            |    36|
|1730  |                \Use_MuxCy[4].OF_Piperun_Stage                                                        |microblaze_v11_0_1_carry_and_777                           |     1|
|1731  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_839                            |     1|
|1732  |                \Use_MuxCy[5].OF_Piperun_Stage                                                        |microblaze_v11_0_1_carry_and_778                           |     1|
|1733  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_838                            |     1|
|1734  |                \Use_MuxCy[6].OF_Piperun_Stage                                                        |microblaze_v11_0_1_carry_and_779                           |     1|
|1735  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_837                            |     1|
|1736  |                \Use_MuxCy[7].OF_Piperun_Stage                                                        |microblaze_v11_0_1_carry_and_780                           |     1|
|1737  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_836                            |     1|
|1738  |                \Use_MuxCy[8].OF_Piperun_Stage                                                        |microblaze_v11_0_1_carry_and_781                           |     1|
|1739  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_835                            |     1|
|1740  |                \Use_MuxCy[9].OF_Piperun_Stage                                                        |microblaze_v11_0_1_carry_and_782                           |     1|
|1741  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_834                            |     1|
|1742  |                \Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst                                           |microblaze_v11_0_1_MB_FDRE_783                             |     3|
|1743  |                \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                           |microblaze_v11_0_1_MB_FDRE_784                             |     2|
|1744  |                \Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst                                           |microblaze_v11_0_1_MB_FDRE_785                             |     3|
|1745  |                \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                           |microblaze_v11_0_1_MB_FDRE_786                             |     5|
|1746  |                \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                           |microblaze_v11_0_1_MB_FDRE_787                             |     3|
|1747  |                \Using_FPGA_2.ex_byte_access_i_Inst                                                   |microblaze_v11_0_1_MB_FDRE_788                             |     1|
|1748  |                \Using_FPGA_2.ex_doublet_access_i_Inst                                                |microblaze_v11_0_1_MB_FDRE_789                             |     2|
|1749  |                \Using_FPGA_2.ex_is_load_instr_Inst                                                   |microblaze_v11_0_1_MB_FDRE_790                             |     6|
|1750  |                \Using_FPGA_2.ex_is_lwx_instr_Inst                                                    |microblaze_v11_0_1_MB_FDRE_791                             |     1|
|1751  |                \Using_FPGA_2.ex_is_swx_instr_Inst                                                    |microblaze_v11_0_1_MB_FDRE_792                             |     5|
|1752  |                \Using_FPGA_2.ex_load_store_instr_Inst                                                |microblaze_v11_0_1_MB_FDRE_793                             |    12|
|1753  |                \Using_FPGA_2.ex_reverse_mem_access_inst                                              |microblaze_v11_0_1_MB_FDRE_794                             |     1|
|1754  |                \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                             |microblaze_v11_0_1_MB_FDRE_795                             |    12|
|1755  |                \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                              |MB_FDR_796                                                 |     5|
|1756  |                \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                     |microblaze_v11_0_1_MB_LUT6__parameterized3                 |     2|
|1757  |                \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                     |microblaze_v11_0_1_MB_LUT6__parameterized4                 |     1|
|1758  |                \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                     |microblaze_v11_0_1_MB_LUT6__parameterized3_797             |     1|
|1759  |                \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                     |microblaze_v11_0_1_MB_LUT6__parameterized4_798             |     1|
|1760  |                \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                     |microblaze_v11_0_1_MB_LUT6__parameterized3_799             |     1|
|1761  |                \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                     |microblaze_v11_0_1_MB_LUT6__parameterized4_800             |     1|
|1762  |                \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                    |microblaze_v11_0_1_MB_LUT6__parameterized3_801             |     2|
|1763  |                \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                    |microblaze_v11_0_1_MB_LUT6__parameterized4_802             |     1|
|1764  |                \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                    |microblaze_v11_0_1_MB_LUT6__parameterized3_803             |     1|
|1765  |                \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                    |microblaze_v11_0_1_MB_LUT6__parameterized4_804             |     1|
|1766  |                \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                    |microblaze_v11_0_1_MB_LUT6__parameterized3_805             |     1|
|1767  |                \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                    |microblaze_v11_0_1_MB_LUT6__parameterized4_806             |     1|
|1768  |                \Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                             |MB_AND2B1L_807                                             |     1|
|1769  |                \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                  |microblaze_v11_0_1_carry_and_808                           |     5|
|1770  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_833                            |     5|
|1771  |                \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                   |microblaze_v11_0_1_carry_or_809                            |     1|
|1772  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_832                            |     1|
|1773  |                \Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                 |microblaze_v11_0_1_carry_and_810                           |     1|
|1774  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_831                            |     1|
|1775  |                \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                       |microblaze_v11_0_1_carry_or_811                            |     4|
|1776  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_830                            |     4|
|1777  |                \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                     |microblaze_v11_0_1_carry_and_812                           |     2|
|1778  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_829                            |     2|
|1779  |                \Using_PC_Incr_Prot.if_pc_incr_carry_and_2                                            |microblaze_v11_0_1_carry_and_813                           |     2|
|1780  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_828                            |     2|
|1781  |                if_pc_incr_carry_and_0                                                                |microblaze_v11_0_1_carry_and_814                           |     2|
|1782  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_827                            |     2|
|1783  |                if_pc_incr_carry_and_3                                                                |microblaze_v11_0_1_carry_and_815                           |     1|
|1784  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_826                            |     1|
|1785  |                jump_logic_I1                                                                         |jump_logic                                                 |   162|
|1786  |                  MUXCY_JUMP_CARRY                                                                    |microblaze_v11_0_1_MB_MUXCY_820                            |     1|
|1787  |                  MUXCY_JUMP_CARRY2                                                                   |microblaze_v11_0_1_MB_MUXCY_821                            |     3|
|1788  |                  MUXCY_JUMP_CARRY3                                                                   |microblaze_v11_0_1_MB_MUXCY_822                            |     4|
|1789  |                  MUXCY_JUMP_CARRY4                                                                   |microblaze_v11_0_1_MB_MUXCY_823                            |     2|
|1790  |                  MUXCY_JUMP_CARRY5                                                                   |microblaze_v11_0_1_MB_MUXCY_824                            |     2|
|1791  |                  MUXCY_JUMP_CARRY6                                                                   |microblaze_v11_0_1_MB_MUXCY_825                            |   139|
|1792  |                mem_PipeRun_carry_and                                                                 |microblaze_v11_0_1_carry_and_816                           |    13|
|1793  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_819                            |    13|
|1794  |                mem_wait_on_ready_N_carry_or                                                          |microblaze_v11_0_1_carry_or_817                            |     2|
|1795  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_818                            |     2|
|1796  |              MMU_I                                                                                   |MMU                                                        |  1328|
|1797  |                \Using_TLBS.DTLB_I                                                                    |MMU_TLB__parameterized1                                    |   418|
|1798  |                  \Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                              |carry_compare_mask__parameterized8_592                     |    28|
|1799  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_744                           |     2|
|1800  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_771                            |     2|
|1801  |                    \The_Compare[10].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_745                           |     2|
|1802  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_770                            |     2|
|1803  |                    \The_Compare[11].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_746                           |     2|
|1804  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_769                            |     2|
|1805  |                    \The_Compare[12].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_747                           |     2|
|1806  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_768                            |     2|
|1807  |                    \The_Compare[13].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_748                           |     2|
|1808  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_767                            |     2|
|1809  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_749                           |     2|
|1810  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_766                            |     2|
|1811  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_750                           |     2|
|1812  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_765                            |     2|
|1813  |                    \The_Compare[3].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_751                           |     2|
|1814  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_764                            |     2|
|1815  |                    \The_Compare[4].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_752                           |     2|
|1816  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_763                            |     2|
|1817  |                    \The_Compare[5].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_753                           |     2|
|1818  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_762                            |     2|
|1819  |                    \The_Compare[6].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_754                           |     2|
|1820  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_761                            |     2|
|1821  |                    \The_Compare[7].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_755                           |     2|
|1822  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_760                            |     2|
|1823  |                    \The_Compare[8].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_756                           |     2|
|1824  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_759                            |     2|
|1825  |                    \The_Compare[9].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_757                           |     2|
|1826  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_758                            |     2|
|1827  |                  \Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                 |carry_compare_593                                          |     6|
|1828  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_738                           |     2|
|1829  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_743                            |     2|
|1830  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_739                           |     2|
|1831  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_742                            |     2|
|1832  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_740                           |     2|
|1833  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_741                            |     2|
|1834  |                  \Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                |microblaze_v11_0_1_carry_and_594                           |     3|
|1835  |                    MUXCY_I                                                                           |microblaze_v11_0_1_MB_MUXCY_737                            |     3|
|1836  |                  \Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                               |microblaze_v11_0_1_MB_MUXCY_595                            |     1|
|1837  |                  \Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                              |carry_compare_mask__parameterized8_596                     |    28|
|1838  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_709                           |     2|
|1839  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_736                            |     2|
|1840  |                    \The_Compare[10].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_710                           |     2|
|1841  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_735                            |     2|
|1842  |                    \The_Compare[11].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_711                           |     2|
|1843  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_734                            |     2|
|1844  |                    \The_Compare[12].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_712                           |     2|
|1845  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_733                            |     2|
|1846  |                    \The_Compare[13].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_713                           |     2|
|1847  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_732                            |     2|
|1848  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_714                           |     2|
|1849  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_731                            |     2|
|1850  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_715                           |     2|
|1851  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_730                            |     2|
|1852  |                    \The_Compare[3].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_716                           |     2|
|1853  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_729                            |     2|
|1854  |                    \The_Compare[4].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_717                           |     2|
|1855  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_728                            |     2|
|1856  |                    \The_Compare[5].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_718                           |     2|
|1857  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_727                            |     2|
|1858  |                    \The_Compare[6].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_719                           |     2|
|1859  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_726                            |     2|
|1860  |                    \The_Compare[7].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_720                           |     2|
|1861  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_725                            |     2|
|1862  |                    \The_Compare[8].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_721                           |     2|
|1863  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_724                            |     2|
|1864  |                    \The_Compare[9].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_722                           |     2|
|1865  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_723                            |     2|
|1866  |                  \Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                 |carry_compare_597                                          |     6|
|1867  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_703                           |     2|
|1868  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_708                            |     2|
|1869  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_704                           |     2|
|1870  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_707                            |     2|
|1871  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_705                           |     2|
|1872  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_706                            |     2|
|1873  |                  \Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                                |microblaze_v11_0_1_carry_and_598                           |     5|
|1874  |                    MUXCY_I                                                                           |microblaze_v11_0_1_MB_MUXCY_702                            |     5|
|1875  |                  \Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                               |microblaze_v11_0_1_MB_MUXCY_599                            |     1|
|1876  |                  \Lookup_Shadow_Reg[2].No_C_STORE_TID.Mask_bits_compare                              |carry_compare_mask__parameterized8_600                     |    28|
|1877  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_674                           |     2|
|1878  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_701                            |     2|
|1879  |                    \The_Compare[10].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_675                           |     2|
|1880  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_700                            |     2|
|1881  |                    \The_Compare[11].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_676                           |     2|
|1882  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_699                            |     2|
|1883  |                    \The_Compare[12].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_677                           |     2|
|1884  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_698                            |     2|
|1885  |                    \The_Compare[13].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_678                           |     2|
|1886  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_697                            |     2|
|1887  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_679                           |     2|
|1888  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_696                            |     2|
|1889  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_680                           |     2|
|1890  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_695                            |     2|
|1891  |                    \The_Compare[3].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_681                           |     2|
|1892  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_694                            |     2|
|1893  |                    \The_Compare[4].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_682                           |     2|
|1894  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_693                            |     2|
|1895  |                    \The_Compare[5].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_683                           |     2|
|1896  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_692                            |     2|
|1897  |                    \The_Compare[6].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_684                           |     2|
|1898  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_691                            |     2|
|1899  |                    \The_Compare[7].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_685                           |     2|
|1900  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_690                            |     2|
|1901  |                    \The_Compare[8].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_686                           |     2|
|1902  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_689                            |     2|
|1903  |                    \The_Compare[9].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_687                           |     2|
|1904  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_688                            |     2|
|1905  |                  \Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_compare                                 |carry_compare_601                                          |     6|
|1906  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_668                           |     2|
|1907  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_673                            |     2|
|1908  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_669                           |     2|
|1909  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_672                            |     2|
|1910  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_670                           |     2|
|1911  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_671                            |     2|
|1912  |                  \Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_en_carry                                |microblaze_v11_0_1_carry_and_602                           |    34|
|1913  |                    MUXCY_I                                                                           |microblaze_v11_0_1_MB_MUXCY_667                            |    34|
|1914  |                  \Lookup_Shadow_Reg[2].Using_Extra_Carry.MUXCY_EXTRA_I                               |microblaze_v11_0_1_MB_MUXCY_603                            |     1|
|1915  |                  \Lookup_Shadow_Reg[3].No_C_STORE_TID.Mask_bits_compare                              |carry_compare_mask__parameterized8_604                     |    28|
|1916  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_639                           |     2|
|1917  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_666                            |     2|
|1918  |                    \The_Compare[10].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_640                           |     2|
|1919  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_665                            |     2|
|1920  |                    \The_Compare[11].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_641                           |     2|
|1921  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_664                            |     2|
|1922  |                    \The_Compare[12].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_642                           |     2|
|1923  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_663                            |     2|
|1924  |                    \The_Compare[13].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_643                           |     2|
|1925  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_662                            |     2|
|1926  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_644                           |     2|
|1927  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_661                            |     2|
|1928  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_645                           |     2|
|1929  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_660                            |     2|
|1930  |                    \The_Compare[3].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_646                           |     2|
|1931  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_659                            |     2|
|1932  |                    \The_Compare[4].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_647                           |     2|
|1933  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_658                            |     2|
|1934  |                    \The_Compare[5].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_648                           |     2|
|1935  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_657                            |     2|
|1936  |                    \The_Compare[6].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_649                           |     2|
|1937  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_656                            |     2|
|1938  |                    \The_Compare[7].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_650                           |     2|
|1939  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_655                            |     2|
|1940  |                    \The_Compare[8].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_651                           |     2|
|1941  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_654                            |     2|
|1942  |                    \The_Compare[9].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_652                           |     2|
|1943  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_653                            |     2|
|1944  |                  \Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_compare                                 |carry_compare_605                                          |     6|
|1945  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_633                           |     2|
|1946  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_638                            |     2|
|1947  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_634                           |     2|
|1948  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_637                            |     2|
|1949  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_635                           |     2|
|1950  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_636                            |     2|
|1951  |                  \Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_en_carry                                |microblaze_v11_0_1_carry_and_606                           |     1|
|1952  |                    MUXCY_I                                                                           |microblaze_v11_0_1_MB_MUXCY_632                            |     1|
|1953  |                  \Lookup_Shadow_Reg[3].Using_Extra_Carry.MUXCY_EXTRA_I                               |microblaze_v11_0_1_MB_MUXCY_607                            |     1|
|1954  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[0].TLBLO_Mux_MUXF7                           |microblaze_v11_0_1_MB_MUXF7                                |     1|
|1955  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[10].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_608                            |     1|
|1956  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[11].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_609                            |     1|
|1957  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[12].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_610                            |     1|
|1958  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[13].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_611                            |     1|
|1959  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[14].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_612                            |     1|
|1960  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[15].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_613                            |     1|
|1961  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[16].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_614                            |     1|
|1962  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[17].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_615                            |     1|
|1963  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[18].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_616                            |     1|
|1964  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[19].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_617                            |     1|
|1965  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[1].TLBLO_Mux_MUXF7                           |microblaze_v11_0_1_MB_MUXF7_618                            |     1|
|1966  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[20].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_619                            |     1|
|1967  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[21].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_620                            |     1|
|1968  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[22].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_621                            |     1|
|1969  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[23].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_622                            |     3|
|1970  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[24].TLBLO_Mux_MUXF7                          |microblaze_v11_0_1_MB_MUXF7_623                            |     1|
|1971  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[2].TLBLO_Mux_MUXF7                           |microblaze_v11_0_1_MB_MUXF7_624                            |     1|
|1972  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[3].TLBLO_Mux_MUXF7                           |microblaze_v11_0_1_MB_MUXF7_625                            |     1|
|1973  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[4].TLBLO_Mux_MUXF7                           |microblaze_v11_0_1_MB_MUXF7_626                            |     1|
|1974  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[5].TLBLO_Mux_MUXF7                           |microblaze_v11_0_1_MB_MUXF7_627                            |     1|
|1975  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[6].TLBLO_Mux_MUXF7                           |microblaze_v11_0_1_MB_MUXF7_628                            |     1|
|1976  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[7].TLBLO_Mux_MUXF7                           |microblaze_v11_0_1_MB_MUXF7_629                            |     1|
|1977  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[8].TLBLO_Mux_MUXF7                           |microblaze_v11_0_1_MB_MUXF7_630                            |     1|
|1978  |                  \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[9].TLBLO_Mux_MUXF7                           |microblaze_v11_0_1_MB_MUXF7_631                            |     1|
|1979  |                \Using_TLBS.ITLB_I                                                                    |MMU_TLB                                                    |   256|
|1980  |                  \Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                              |carry_compare_mask__parameterized8                         |    28|
|1981  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_564                           |     2|
|1982  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_591                            |     2|
|1983  |                    \The_Compare[10].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_565                           |     2|
|1984  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_590                            |     2|
|1985  |                    \The_Compare[11].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_566                           |     2|
|1986  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_589                            |     2|
|1987  |                    \The_Compare[12].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_567                           |     2|
|1988  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_588                            |     2|
|1989  |                    \The_Compare[13].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_568                           |     2|
|1990  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_587                            |     2|
|1991  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_569                           |     2|
|1992  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_586                            |     2|
|1993  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_570                           |     2|
|1994  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_585                            |     2|
|1995  |                    \The_Compare[3].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_571                           |     2|
|1996  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_584                            |     2|
|1997  |                    \The_Compare[4].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_572                           |     2|
|1998  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_583                            |     2|
|1999  |                    \The_Compare[5].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_573                           |     2|
|2000  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_582                            |     2|
|2001  |                    \The_Compare[6].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_574                           |     2|
|2002  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_581                            |     2|
|2003  |                    \The_Compare[7].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_575                           |     2|
|2004  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_580                            |     2|
|2005  |                    \The_Compare[8].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_576                           |     2|
|2006  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_579                            |     2|
|2007  |                    \The_Compare[9].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_577                           |     2|
|2008  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_578                            |     2|
|2009  |                  \Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                 |carry_compare_515                                          |     5|
|2010  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_558                           |     2|
|2011  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_563                            |     2|
|2012  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_559                           |     2|
|2013  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_562                            |     2|
|2014  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_560                           |     1|
|2015  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_561                            |     1|
|2016  |                  \Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                |microblaze_v11_0_1_carry_and_516                           |    16|
|2017  |                    MUXCY_I                                                                           |microblaze_v11_0_1_MB_MUXCY_557                            |    16|
|2018  |                  \Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                               |microblaze_v11_0_1_MB_MUXCY_517                            |     1|
|2019  |                  \Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                              |carry_compare_mask__parameterized8_518                     |    28|
|2020  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_529                           |     2|
|2021  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_556                            |     2|
|2022  |                    \The_Compare[10].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_530                           |     2|
|2023  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_555                            |     2|
|2024  |                    \The_Compare[11].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_531                           |     2|
|2025  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_554                            |     2|
|2026  |                    \The_Compare[12].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_532                           |     2|
|2027  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_553                            |     2|
|2028  |                    \The_Compare[13].carry_and_I1                                                     |microblaze_v11_0_1_carry_and_533                           |     2|
|2029  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_552                            |     2|
|2030  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_534                           |     2|
|2031  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_551                            |     2|
|2032  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_535                           |     2|
|2033  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_550                            |     2|
|2034  |                    \The_Compare[3].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_536                           |     2|
|2035  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_549                            |     2|
|2036  |                    \The_Compare[4].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_537                           |     2|
|2037  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_548                            |     2|
|2038  |                    \The_Compare[5].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_538                           |     2|
|2039  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_547                            |     2|
|2040  |                    \The_Compare[6].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_539                           |     2|
|2041  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_546                            |     2|
|2042  |                    \The_Compare[7].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_540                           |     2|
|2043  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_545                            |     2|
|2044  |                    \The_Compare[8].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_541                           |     2|
|2045  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_544                            |     2|
|2046  |                    \The_Compare[9].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_542                           |     2|
|2047  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_543                            |     2|
|2048  |                  \Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                 |carry_compare_519                                          |     5|
|2049  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_523                           |     2|
|2050  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_528                            |     2|
|2051  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_524                           |     2|
|2052  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_527                            |     2|
|2053  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_525                           |     1|
|2054  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_526                            |     1|
|2055  |                  \Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                                |microblaze_v11_0_1_carry_and_520                           |    68|
|2056  |                    MUXCY_I                                                                           |microblaze_v11_0_1_MB_MUXCY_522                            |    68|
|2057  |                  \Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                               |microblaze_v11_0_1_MB_MUXCY_521                            |     1|
|2058  |                \Using_TLBS.UTLB_I                                                                    |MMU_UTLB                                                   |   392|
|2059  |                  Hit_DirectA_carry                                                                   |microblaze_v11_0_1_carry_and_408                           |     9|
|2060  |                    MUXCY_I                                                                           |microblaze_v11_0_1_MB_MUXCY_514                            |     9|
|2061  |                  Hit_DirectB_carry                                                                   |microblaze_v11_0_1_carry_and_409                           |     2|
|2062  |                    MUXCY_I                                                                           |microblaze_v11_0_1_MB_MUXCY_513                            |     2|
|2063  |                  MMU_UTLB_RAM_I                                                                      |MMU_UTLB_RAM                                               |   179|
|2064  |                  eqa1_carry_compare                                                                  |carry_compare                                              |     3|
|2065  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_507                           |     1|
|2066  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_512                            |     1|
|2067  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_508                           |     1|
|2068  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_511                            |     1|
|2069  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_509                           |     1|
|2070  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_510                            |     1|
|2071  |                  eqa1_carry_compare_mask                                                             |carry_compare_mask                                         |     4|
|2072  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_499                           |     1|
|2073  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_506                            |     1|
|2074  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_500                           |     1|
|2075  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_505                            |     1|
|2076  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_501                           |     1|
|2077  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_504                            |     1|
|2078  |                    \The_Compare[3].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_502                           |     1|
|2079  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_503                            |     1|
|2080  |                  eqa2_carry_compare_mask_I1                                                          |carry_compare_mask__parameterized3                         |    22|
|2081  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_483                           |    15|
|2082  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_498                            |    15|
|2083  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_484                           |     1|
|2084  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_497                            |     1|
|2085  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_485                           |     1|
|2086  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_496                            |     1|
|2087  |                    \The_Compare[3].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_486                           |     1|
|2088  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_495                            |     1|
|2089  |                    \The_Compare[4].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_487                           |     1|
|2090  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_494                            |     1|
|2091  |                    \The_Compare[5].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_488                           |     1|
|2092  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_493                            |     1|
|2093  |                    \The_Compare[6].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_489                           |     1|
|2094  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_492                            |     1|
|2095  |                    \The_Compare[7].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_490                           |     1|
|2096  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_491                            |     1|
|2097  |                  eqa3_carry_compare_mask_I1                                                          |carry_compare_mask__parameterized1                         |     2|
|2098  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_479                           |     1|
|2099  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_482                            |     1|
|2100  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_480                           |     1|
|2101  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_481                            |     1|
|2102  |                  eqapid_carry_compare_mask_I1                                                        |carry_compare_mask__parameterized3_410                     |     8|
|2103  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_463                           |     1|
|2104  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_478                            |     1|
|2105  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_464                           |     1|
|2106  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_477                            |     1|
|2107  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_465                           |     1|
|2108  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_476                            |     1|
|2109  |                    \The_Compare[3].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_466                           |     1|
|2110  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_475                            |     1|
|2111  |                    \The_Compare[4].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_467                           |     1|
|2112  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_474                            |     1|
|2113  |                    \The_Compare[5].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_468                           |     1|
|2114  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_473                            |     1|
|2115  |                    \The_Compare[6].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_469                           |     1|
|2116  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_472                            |     1|
|2117  |                    \The_Compare[7].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_470                           |     1|
|2118  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_471                            |     1|
|2119  |                  eqb1_carry_compare                                                                  |carry_compare__parameterized1                              |     2|
|2120  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_459                           |     1|
|2121  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_462                            |     1|
|2122  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_460                           |     1|
|2123  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_461                            |     1|
|2124  |                  eqb2_carry_compare                                                                  |carry_compare__parameterized3                              |     1|
|2125  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_457                           |     1|
|2126  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_458                            |     1|
|2127  |                  eqb2_carry_compare_mask                                                             |carry_compare_mask_411                                     |     9|
|2128  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_449                           |     6|
|2129  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_456                            |     6|
|2130  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_450                           |     1|
|2131  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_455                            |     1|
|2132  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_451                           |     1|
|2133  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_454                            |     1|
|2134  |                    \The_Compare[3].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_452                           |     1|
|2135  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_453                            |     1|
|2136  |                  eqb3_carry_compare_mask_I1                                                          |carry_compare_mask__parameterized5                         |    10|
|2137  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_429                           |     1|
|2138  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_448                            |     1|
|2139  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_430                           |     1|
|2140  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_447                            |     1|
|2141  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_431                           |     1|
|2142  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_446                            |     1|
|2143  |                    \The_Compare[3].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_432                           |     1|
|2144  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_445                            |     1|
|2145  |                    \The_Compare[4].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_433                           |     1|
|2146  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_444                            |     1|
|2147  |                    \The_Compare[5].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_434                           |     1|
|2148  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_443                            |     1|
|2149  |                    \The_Compare[6].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_435                           |     1|
|2150  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_442                            |     1|
|2151  |                    \The_Compare[7].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_436                           |     1|
|2152  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_441                            |     1|
|2153  |                    \The_Compare[8].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_437                           |     1|
|2154  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_440                            |     1|
|2155  |                    \The_Compare[9].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_438                           |     1|
|2156  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_439                            |     1|
|2157  |                  eqbpid_carry_compare_mask_I1                                                        |carry_compare_mask__parameterized3_412                     |     8|
|2158  |                    \The_Compare[0].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_413                           |     1|
|2159  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_428                            |     1|
|2160  |                    \The_Compare[1].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_414                           |     1|
|2161  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_427                            |     1|
|2162  |                    \The_Compare[2].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_415                           |     1|
|2163  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_426                            |     1|
|2164  |                    \The_Compare[3].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_416                           |     1|
|2165  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_425                            |     1|
|2166  |                    \The_Compare[4].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_417                           |     1|
|2167  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_424                            |     1|
|2168  |                    \The_Compare[5].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_418                           |     1|
|2169  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_423                            |     1|
|2170  |                    \The_Compare[6].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_419                           |     1|
|2171  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_422                            |     1|
|2172  |                    \The_Compare[7].carry_and_I1                                                      |microblaze_v11_0_1_carry_and_420                           |     1|
|2173  |                      MUXCY_I                                                                         |microblaze_v11_0_1_MB_MUXCY_421                            |     1|
|2174  |              \Use_DBUS.DAXI_Interface_I1                                                             |DAXI_interface                                             |    62|
|2175  |              \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                               |MB_AND2B1L                                                 |     1|
|2176  |              \Use_Debug_Logic.Master_Core.Debug_Perf                                                 |Debug                                                      |   465|
|2177  |                \Serial_Dbg_Intf.SRL16E_1                                                             |microblaze_v11_0_1_MB_SRL16E                               |     1|
|2178  |                \Serial_Dbg_Intf.SRL16E_2                                                             |microblaze_v11_0_1_MB_SRL16E__parameterized0               |     1|
|2179  |                \Serial_Dbg_Intf.SRL16E_3                                                             |microblaze_v11_0_1_MB_SRL16E__parameterized5               |     1|
|2180  |                \Serial_Dbg_Intf.SRL16E_4                                                             |microblaze_v11_0_1_MB_SRL16E__parameterized6               |     3|
|2181  |                \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                                |microblaze_v11_0_1_MB_SRL16E__parameterized3               |     1|
|2182  |                \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                                |microblaze_v11_0_1_MB_SRL16E__parameterized3_366           |     2|
|2183  |                \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                |microblaze_v11_0_1_MB_SRL16E__parameterized1               |     1|
|2184  |                \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                |microblaze_v11_0_1_MB_SRL16E__parameterized2               |     6|
|2185  |                \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                |microblaze_v11_0_1_MB_SRL16E__parameterized3_367           |     1|
|2186  |                \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                |microblaze_v11_0_1_MB_SRL16E__parameterized4               |     1|
|2187  |                \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                |microblaze_v11_0_1_MB_SRL16E__parameterized1_368           |     1|
|2188  |                \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                |microblaze_v11_0_1_MB_SRL16E__parameterized2_369           |     2|
|2189  |                \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                |microblaze_v11_0_1_MB_SRL16E__parameterized3_370           |     1|
|2190  |                \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                |microblaze_v11_0_1_MB_SRL16E__parameterized4_371           |     1|
|2191  |                \Serial_Dbg_Intf.Use_PVR_Full.SRL16E_5                                                |microblaze_v11_0_1_MB_SRL16E__parameterized3_372           |     1|
|2192  |                \Serial_Dbg_Intf.Use_PVR_Full.SRL16E_6                                                |microblaze_v11_0_1_MB_SRL16E__parameterized3_373           |     1|
|2193  |                \Serial_Dbg_Intf.sync_dbg_brk_hit                                                     |mb_sync_bit__parameterized4                                |     1|
|2194  |                \Serial_Dbg_Intf.sync_dbg_hit                                                         |mb_sync_vec                                                |     1|
|2195  |                  \sync_bits[0].sync_bit                                                              |mb_sync_bit__parameterized4_407                            |     1|
|2196  |                \Serial_Dbg_Intf.sync_dbg_wakeup                                                      |mb_sync_bit__parameterized1_374                            |     2|
|2197  |                \Serial_Dbg_Intf.sync_pause                                                           |mb_sync_bit__parameterized4_375                            |     2|
|2198  |                \Serial_Dbg_Intf.sync_running_clock                                                   |mb_sync_bit__parameterized4_376                            |     1|
|2199  |                \Serial_Dbg_Intf.sync_sample                                                          |mb_sync_vec__parameterized1                                |    30|
|2200  |                  \sync_bits[0].sync_bit                                                              |mb_sync_bit_397                                            |     3|
|2201  |                  \sync_bits[1].sync_bit                                                              |mb_sync_bit_398                                            |     3|
|2202  |                  \sync_bits[2].sync_bit                                                              |mb_sync_bit_399                                            |     3|
|2203  |                  \sync_bits[3].sync_bit                                                              |mb_sync_bit_400                                            |     3|
|2204  |                  \sync_bits[4].sync_bit                                                              |mb_sync_bit_401                                            |     3|
|2205  |                  \sync_bits[5].sync_bit                                                              |mb_sync_bit_402                                            |     5|
|2206  |                  \sync_bits[6].sync_bit                                                              |mb_sync_bit_403                                            |     3|
|2207  |                  \sync_bits[7].sync_bit                                                              |mb_sync_bit_404                                            |     3|
|2208  |                  \sync_bits[8].sync_bit                                                              |mb_sync_bit_405                                            |     2|
|2209  |                  \sync_bits[9].sync_bit                                                              |mb_sync_bit_406                                            |     2|
|2210  |                \Serial_Dbg_Intf.sync_sleep                                                           |mb_sync_bit__parameterized4_377                            |     1|
|2211  |                \Serial_Dbg_Intf.sync_stop_CPU                                                        |mb_sync_bit__parameterized4_378                            |     1|
|2212  |                \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                 |address_hit                                                |    23|
|2213  |                  \Compare[0].MUXCY_I                                                                 |microblaze_v11_0_1_MB_MUXCY_381                            |     1|
|2214  |                  \Compare[0].SRLC16E_I                                                               |MB_SRLC16E                                                 |     4|
|2215  |                  \Compare[1].MUXCY_I                                                                 |microblaze_v11_0_1_MB_MUXCY_382                            |     1|
|2216  |                  \Compare[1].SRLC16E_I                                                               |MB_SRLC16E_383                                             |     1|
|2217  |                  \Compare[2].MUXCY_I                                                                 |microblaze_v11_0_1_MB_MUXCY_384                            |     1|
|2218  |                  \Compare[2].SRLC16E_I                                                               |MB_SRLC16E_385                                             |     1|
|2219  |                  \Compare[3].MUXCY_I                                                                 |microblaze_v11_0_1_MB_MUXCY_386                            |     1|
|2220  |                  \Compare[3].SRLC16E_I                                                               |MB_SRLC16E_387                                             |     1|
|2221  |                  \Compare[4].MUXCY_I                                                                 |microblaze_v11_0_1_MB_MUXCY_388                            |     1|
|2222  |                  \Compare[4].SRLC16E_I                                                               |MB_SRLC16E_389                                             |     1|
|2223  |                  \Compare[5].MUXCY_I                                                                 |microblaze_v11_0_1_MB_MUXCY_390                            |     1|
|2224  |                  \Compare[5].SRLC16E_I                                                               |MB_SRLC16E_391                                             |     1|
|2225  |                  \Compare[6].MUXCY_I                                                                 |microblaze_v11_0_1_MB_MUXCY_392                            |     1|
|2226  |                  \Compare[6].SRLC16E_I                                                               |MB_SRLC16E_393                                             |     1|
|2227  |                  \Compare[7].MUXCY_I                                                                 |microblaze_v11_0_1_MB_MUXCY_394                            |     1|
|2228  |                  \Compare[7].SRLC16E_I                                                               |MB_SRLC16E_395                                             |     1|
|2229  |                  \The_First_BreakPoints.MUXCY_Post                                                   |microblaze_v11_0_1_MB_MUXCY_396                            |     4|
|2230  |                sync_trig_ack_in_0                                                                    |mb_sync_bit__parameterized1_379                            |     2|
|2231  |                sync_trig_out_0                                                                       |mb_sync_bit__parameterized1_380                            |     4|
|2232  |              \Using_DCache.Using_WriteThrough.DCache_I1                                              |DCache_gti                                                 |   546|
|2233  |                DATA_RAM_Module                                                                       |RAM_Module__parameterized1                                 |     4|
|2234  |                  \Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1                                  |MB_RAMB36__parameterized1_362                              |     1|
|2235  |                  \Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1                                  |MB_RAMB36__parameterized1_363                              |     1|
|2236  |                  \Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1                                  |MB_RAMB36__parameterized1_364                              |     1|
|2237  |                  \Not_Using_XPM.Using_B36_S9.The_BRAMs[3].RAMB36_I1                                  |MB_RAMB36__parameterized1_365                              |     1|
|2238  |                \Gen_WE[0].SUM_I                                                                      |MB_LUT4__parameterized3                                    |     1|
|2239  |                \Gen_WE[1].SUM_I                                                                      |MB_LUT4__parameterized3_194                                |     1|
|2240  |                \Gen_WE[2].SUM_I                                                                      |MB_LUT4__parameterized3_195                                |     1|
|2241  |                \Gen_WE[3].SUM_I                                                                      |MB_LUT4__parameterized3_196                                |     1|
|2242  |                TAG_RAM_Module                                                                        |RAM_Module                                                 |     7|
|2243  |                  \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                 |MB_RAMB36_361                                              |     7|
|2244  |                \Use_XX_Accesses3.xx_access_read_miss                                                 |microblaze_v11_0_1_carry_or_197                            |     5|
|2245  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_360                            |     5|
|2246  |                \Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                                 |microblaze_v11_0_1_carry_or_198                            |     2|
|2247  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_359                            |     2|
|2248  |                \Using_Latch_AS_Logic_1.AND2B1L_I1                                                    |MB_AND2B1L_199                                             |     2|
|2249  |                \Using_Latch_AS_Logic_3.AND2B1L_I1                                                    |MB_AND2B1L_200                                             |     2|
|2250  |                \Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                  |Cache_Interface                                            |   309|
|2251  |                  \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                  |MB_FDSE                                                    |     1|
|2252  |                  \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                   |microblaze_v11_0_1_MB_LUT6__parameterized13                |     1|
|2253  |                  \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                  |MB_FDSE_352                                                |     3|
|2254  |                  \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                   |microblaze_v11_0_1_MB_LUT6__parameterized13_353            |     1|
|2255  |                  \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                  |MB_FDSE_354                                                |     4|
|2256  |                  \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                   |microblaze_v11_0_1_MB_LUT6__parameterized13_355            |     1|
|2257  |                  \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                  |MB_FDSE_356                                                |     4|
|2258  |                  \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                   |microblaze_v11_0_1_MB_LUT6__parameterized13_357            |     2|
|2259  |                  \Using_AXI.Use_AXI_Write.exist_bit_FDRE                                             |microblaze_v11_0_1_MB_FDRE_358                             |    18|
|2260  |                  \Using_AXI.Use_AXI_Write.exist_bit_LUT                                              |microblaze_v11_0_1_MB_LUT6__parameterized14                |     1|
|2261  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                            |MB_RAM16X1D                                                |     1|
|2262  |                  Retarget                                                                            |MB_RAM32X1D_351                                            |     1|
|2263  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                           |MB_RAM16X1D_201                                            |     1|
|2264  |                  Retarget                                                                            |MB_RAM32X1D_350                                            |     1|
|2265  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                           |MB_RAM16X1D_202                                            |     1|
|2266  |                  Retarget                                                                            |MB_RAM32X1D_349                                            |     1|
|2267  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                           |MB_RAM16X1D_203                                            |     1|
|2268  |                  Retarget                                                                            |MB_RAM32X1D_348                                            |     1|
|2269  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                           |MB_RAM16X1D_204                                            |     1|
|2270  |                  Retarget                                                                            |MB_RAM32X1D_347                                            |     1|
|2271  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                           |MB_RAM16X1D_205                                            |     1|
|2272  |                  Retarget                                                                            |MB_RAM32X1D_346                                            |     1|
|2273  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                           |MB_RAM16X1D_206                                            |     1|
|2274  |                  Retarget                                                                            |MB_RAM32X1D_345                                            |     1|
|2275  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                           |MB_RAM16X1D_207                                            |     1|
|2276  |                  Retarget                                                                            |MB_RAM32X1D_344                                            |     1|
|2277  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                           |MB_RAM16X1D_208                                            |     1|
|2278  |                  Retarget                                                                            |MB_RAM32X1D_343                                            |     1|
|2279  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                           |MB_RAM16X1D_209                                            |     1|
|2280  |                  Retarget                                                                            |MB_RAM32X1D_342                                            |     1|
|2281  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                           |MB_RAM16X1D_210                                            |     1|
|2282  |                  Retarget                                                                            |MB_RAM32X1D_341                                            |     1|
|2283  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                            |MB_RAM16X1D_211                                            |     1|
|2284  |                  Retarget                                                                            |MB_RAM32X1D_340                                            |     1|
|2285  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                           |MB_RAM16X1D_212                                            |     1|
|2286  |                  Retarget                                                                            |MB_RAM32X1D_339                                            |     1|
|2287  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                           |MB_RAM16X1D_213                                            |     1|
|2288  |                  Retarget                                                                            |MB_RAM32X1D_338                                            |     1|
|2289  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                           |MB_RAM16X1D_214                                            |     1|
|2290  |                  Retarget                                                                            |MB_RAM32X1D_337                                            |     1|
|2291  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                           |MB_RAM16X1D_215                                            |     1|
|2292  |                  Retarget                                                                            |MB_RAM32X1D_336                                            |     1|
|2293  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                           |MB_RAM16X1D_216                                            |     1|
|2294  |                  Retarget                                                                            |MB_RAM32X1D_335                                            |     1|
|2295  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                           |MB_RAM16X1D_217                                            |     1|
|2296  |                  Retarget                                                                            |MB_RAM32X1D_334                                            |     1|
|2297  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                           |MB_RAM16X1D_218                                            |     1|
|2298  |                  Retarget                                                                            |MB_RAM32X1D_333                                            |     1|
|2299  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                           |MB_RAM16X1D_219                                            |     1|
|2300  |                  Retarget                                                                            |MB_RAM32X1D_332                                            |     1|
|2301  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                           |MB_RAM16X1D_220                                            |     1|
|2302  |                  Retarget                                                                            |MB_RAM32X1D_331                                            |     1|
|2303  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                           |MB_RAM16X1D_221                                            |     1|
|2304  |                  Retarget                                                                            |MB_RAM32X1D_330                                            |     1|
|2305  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                            |MB_RAM16X1D_222                                            |     1|
|2306  |                  Retarget                                                                            |MB_RAM32X1D_329                                            |     1|
|2307  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                           |MB_RAM16X1D_223                                            |     1|
|2308  |                  Retarget                                                                            |MB_RAM32X1D_328                                            |     1|
|2309  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                           |MB_RAM16X1D_224                                            |     1|
|2310  |                  Retarget                                                                            |MB_RAM32X1D_327                                            |     1|
|2311  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                            |MB_RAM16X1D_225                                            |     1|
|2312  |                  Retarget                                                                            |MB_RAM32X1D_326                                            |     1|
|2313  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                            |MB_RAM16X1D_226                                            |     1|
|2314  |                  Retarget                                                                            |MB_RAM32X1D_325                                            |     1|
|2315  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                            |MB_RAM16X1D_227                                            |     1|
|2316  |                  Retarget                                                                            |MB_RAM32X1D_324                                            |     1|
|2317  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                            |MB_RAM16X1D_228                                            |     1|
|2318  |                  Retarget                                                                            |MB_RAM32X1D_323                                            |     1|
|2319  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                            |MB_RAM16X1D_229                                            |     1|
|2320  |                  Retarget                                                                            |MB_RAM32X1D_322                                            |     1|
|2321  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                            |MB_RAM16X1D_230                                            |     1|
|2322  |                  Retarget                                                                            |MB_RAM32X1D_321                                            |     1|
|2323  |                \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                            |MB_RAM16X1D_231                                            |     1|
|2324  |                  Retarget                                                                            |MB_RAM32X1D                                                |     1|
|2325  |                \WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                       |MB_FDR                                                     |     1|
|2326  |                \WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                     |MB_LUT5                                                    |     1|
|2327  |                \WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                      |MB_FDR_232                                                 |     1|
|2328  |                \WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                    |MB_LUT5_233                                                |     1|
|2329  |                \WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                      |MB_FDR_234                                                 |     1|
|2330  |                \WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                    |MB_LUT5_235                                                |     1|
|2331  |                \WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                      |MB_FDR_236                                                 |     1|
|2332  |                \WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                    |MB_LUT5_237                                                |     1|
|2333  |                \WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                      |MB_FDR_238                                                 |     1|
|2334  |                \WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                    |MB_LUT5_239                                                |     1|
|2335  |                \WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                      |MB_FDR_240                                                 |     1|
|2336  |                \WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                    |MB_LUT5_241                                                |     1|
|2337  |                \WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                      |MB_FDR_242                                                 |     1|
|2338  |                \WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                    |MB_LUT5_243                                                |     1|
|2339  |                \WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                      |MB_FDR_244                                                 |     1|
|2340  |                \WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                    |MB_LUT5_245                                                |     1|
|2341  |                \WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                      |MB_FDR_246                                                 |     1|
|2342  |                \WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                    |MB_LUT5_247                                                |     1|
|2343  |                \WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                      |MB_FDR_248                                                 |     1|
|2344  |                \WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                    |MB_LUT5_249                                                |     1|
|2345  |                \WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                      |MB_FDR_250                                                 |     1|
|2346  |                \WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                    |MB_LUT5_251                                                |     1|
|2347  |                \WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                       |MB_FDR_252                                                 |     1|
|2348  |                \WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                     |MB_LUT5_253                                                |     1|
|2349  |                \WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                      |MB_FDR_254                                                 |     1|
|2350  |                \WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                    |MB_LUT5_255                                                |     1|
|2351  |                \WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                      |MB_FDR_256                                                 |     1|
|2352  |                \WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                    |MB_LUT5_257                                                |     1|
|2353  |                \WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                      |MB_FDR_258                                                 |     1|
|2354  |                \WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                    |MB_LUT5_259                                                |     1|
|2355  |                \WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                      |MB_FDR_260                                                 |     1|
|2356  |                \WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                    |MB_LUT5_261                                                |     1|
|2357  |                \WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                      |MB_FDR_262                                                 |     1|
|2358  |                \WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                    |MB_LUT5_263                                                |     1|
|2359  |                \WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                      |MB_FDR_264                                                 |     1|
|2360  |                \WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                    |MB_LUT5_265                                                |     1|
|2361  |                \WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                      |MB_FDR_266                                                 |     1|
|2362  |                \WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                    |MB_LUT5_267                                                |     1|
|2363  |                \WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                      |MB_FDR_268                                                 |     1|
|2364  |                \WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                    |MB_LUT5_269                                                |     1|
|2365  |                \WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                      |MB_FDR_270                                                 |     1|
|2366  |                \WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                    |MB_LUT5_271                                                |     1|
|2367  |                \WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                      |MB_FDR_272                                                 |     1|
|2368  |                \WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                    |MB_LUT5_273                                                |     1|
|2369  |                \WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                       |MB_FDR_274                                                 |     1|
|2370  |                \WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                     |MB_LUT5_275                                                |     1|
|2371  |                \WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                      |MB_FDR_276                                                 |     1|
|2372  |                \WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                    |MB_LUT5_277                                                |     1|
|2373  |                \WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                      |MB_FDR_278                                                 |     1|
|2374  |                \WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                    |MB_LUT5_279                                                |     1|
|2375  |                \WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                       |MB_FDR_280                                                 |     1|
|2376  |                \WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                     |MB_LUT5_281                                                |     1|
|2377  |                \WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                       |MB_FDR_282                                                 |     1|
|2378  |                \WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                     |MB_LUT5_283                                                |     1|
|2379  |                \WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                       |MB_FDR_284                                                 |     1|
|2380  |                \WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                     |MB_LUT5_285                                                |     1|
|2381  |                \WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                       |MB_FDR_286                                                 |     1|
|2382  |                \WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                     |MB_LUT5_287                                                |     1|
|2383  |                \WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                       |MB_FDR_288                                                 |     1|
|2384  |                \WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                     |MB_LUT5_289                                                |     1|
|2385  |                \WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                       |MB_FDR_290                                                 |     1|
|2386  |                \WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                     |MB_LUT5_291                                                |     1|
|2387  |                \WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                       |MB_FDR_292                                                 |     1|
|2388  |                \WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                     |MB_LUT5_293                                                |     1|
|2389  |                cache_valid_bit_detect_I1                                                             |cache_valid_bit_detect                                     |     2|
|2390  |                  \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                        |microblaze_v11_0_1_carry_and_319                           |     2|
|2391  |                    MUXCY_I                                                                           |microblaze_v11_0_1_MB_MUXCY_320                            |     2|
|2392  |                dcache_data_strobe_sel_carry_or_0                                                     |microblaze_v11_0_1_carry_or_294                            |     2|
|2393  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_318                            |     2|
|2394  |                dcache_data_strobe_sel_carry_or_1                                                     |microblaze_v11_0_1_carry_or_295                            |     1|
|2395  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_317                            |     1|
|2396  |                dcache_data_strobe_sel_carry_or_2                                                     |microblaze_v11_0_1_carry_or_296                            |     2|
|2397  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_316                            |     2|
|2398  |                mem_read_cache_hit_carry_or                                                           |microblaze_v11_0_1_carry_or_297                            |     3|
|2399  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_315                            |     3|
|2400  |                mem_read_cache_hit_direct_carry_and                                                   |microblaze_v11_0_1_carry_and_298                           |     1|
|2401  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_314                            |     1|
|2402  |                mem_read_cache_miss_sel_carry_and                                                     |microblaze_v11_0_1_carry_and_299                           |     2|
|2403  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_313                            |     2|
|2404  |                mem_tag_hit_comparator                                                                |comparator                                                 |     6|
|2405  |                  \Comp_Carry_Chain[0].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_307                            |     1|
|2406  |                  \Comp_Carry_Chain[1].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_308                            |     1|
|2407  |                  \Comp_Carry_Chain[2].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_309                            |     1|
|2408  |                  \Comp_Carry_Chain[3].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_310                            |     1|
|2409  |                  \Comp_Carry_Chain[4].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_311                            |     1|
|2410  |                  \Comp_Carry_Chain[5].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_312                            |     1|
|2411  |                mem_tag_miss_comparator                                                               |comparator_300                                             |     7|
|2412  |                  \Comp_Carry_Chain[0].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_301                            |     1|
|2413  |                  \Comp_Carry_Chain[1].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_302                            |     1|
|2414  |                  \Comp_Carry_Chain[2].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_303                            |     1|
|2415  |                  \Comp_Carry_Chain[3].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_304                            |     1|
|2416  |                  \Comp_Carry_Chain[4].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_305                            |     1|
|2417  |                  \Comp_Carry_Chain[5].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_306                            |     2|
|2418  |              \Using_DCache.mem_databus_ready_sel_carry_or                                            |microblaze_v11_0_1_carry_or                                |     1|
|2419  |                MUXCY_I                                                                               |microblaze_v11_0_1_MB_MUXCY_193                            |     1|
|2420  |              \Using_Debug.Using_ICache.combined_carry_and_I2                                         |microblaze_v11_0_1_carry_and                               |     1|
|2421  |                MUXCY_I                                                                               |microblaze_v11_0_1_MB_MUXCY_192                            |     1|
|2422  |              \Using_Debug.Using_ICache.combined_carry_or_I                                           |microblaze_v11_0_1_carry_or_107                            |     1|
|2423  |                MUXCY_I                                                                               |microblaze_v11_0_1_MB_MUXCY_191                            |     1|
|2424  |              \Using_Debug.Using_ICache.debug_combinded_carry_or_I                                    |microblaze_v11_0_1_carry_or_108                            |     1|
|2425  |                MUXCY_I                                                                               |microblaze_v11_0_1_MB_MUXCY_190                            |     1|
|2426  |              \Using_ICache.ICache_I1                                                                 |Icache                                                     |  1445|
|2427  |                Cache_Interface_I1                                                                    |Cache_Interface__parameterized1                            |   163|
|2428  |                Data_RAM_Module                                                                       |RAM_Module__parameterized5                                 |     4|
|2429  |                  \Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1                                  |MB_RAMB36__parameterized1                                  |     1|
|2430  |                  \Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1                                  |MB_RAMB36__parameterized1_187                              |     1|
|2431  |                  \Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1                                  |MB_RAMB36__parameterized1_188                              |     1|
|2432  |                  \Not_Using_XPM.Using_B36_S9.The_BRAMs[3].RAMB36_I1                                  |MB_RAMB36__parameterized1_189                              |     1|
|2433  |                Tag_RAM_Module                                                                        |RAM_Module__parameterized3                                 |    14|
|2434  |                  \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                 |MB_RAMB36                                                  |    14|
|2435  |                \Using_FPGA_FSL_1.tag_hit_comparator                                                  |comparator__parameterized2                                 |    21|
|2436  |                  \Comp_Carry_Chain[0].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_176                            |     1|
|2437  |                  \Comp_Carry_Chain[1].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_177                            |     1|
|2438  |                  \Comp_Carry_Chain[2].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_178                            |     1|
|2439  |                  \Comp_Carry_Chain[3].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_179                            |     1|
|2440  |                  \Comp_Carry_Chain[4].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_180                            |     1|
|2441  |                  \Comp_Carry_Chain[5].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_181                            |     1|
|2442  |                  \Comp_Carry_Chain[6].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_182                            |     1|
|2443  |                  \Comp_Carry_Chain[7].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_183                            |     1|
|2444  |                  \Comp_Carry_Chain[8].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_184                            |     1|
|2445  |                  \Comp_Carry_Chain[9].MUXCY_I                                                        |microblaze_v11_0_1_MB_MUXCY_185                            |    11|
|2446  |                  \Using_Extra_Carry.MUXCY_EXTRA_I                                                    |microblaze_v11_0_1_MB_MUXCY_186                            |     1|
|2447  |                \Using_Stream.stream_cache_I1                                                         |stream_cache                                               |   359|
|2448  |                  \Addr_Handler[0].MUXCY_XOR_I                                                        |microblaze_v11_0_1_MB_MUXCY_XORCY                          |     2|
|2449  |                  \Addr_Handler[10].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_116                      |     3|
|2450  |                  \Addr_Handler[11].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_117                      |     3|
|2451  |                  \Addr_Handler[12].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_118                      |     3|
|2452  |                  \Addr_Handler[13].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_119                      |     3|
|2453  |                  \Addr_Handler[14].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_120                      |     3|
|2454  |                  \Addr_Handler[15].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_121                      |     3|
|2455  |                  \Addr_Handler[16].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_122                      |     3|
|2456  |                  \Addr_Handler[17].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_123                      |     3|
|2457  |                  \Addr_Handler[18].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_124                      |     3|
|2458  |                  \Addr_Handler[19].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_125                      |     3|
|2459  |                  \Addr_Handler[1].MUXCY_XOR_I                                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_126                      |     3|
|2460  |                  \Addr_Handler[20].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_127                      |     3|
|2461  |                  \Addr_Handler[21].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_128                      |     3|
|2462  |                  \Addr_Handler[22].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_129                      |     3|
|2463  |                  \Addr_Handler[23].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_130                      |     3|
|2464  |                  \Addr_Handler[24].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_131                      |     3|
|2465  |                  \Addr_Handler[25].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_132                      |     3|
|2466  |                  \Addr_Handler[26].MUXCY_XOR_I                                                       |microblaze_v11_0_1_MB_MUXCY_XORCY_133                      |     5|
|2467  |                  \Addr_Handler[2].MUXCY_XOR_I                                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_134                      |     3|
|2468  |                  \Addr_Handler[3].MUXCY_XOR_I                                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_135                      |     3|
|2469  |                  \Addr_Handler[4].MUXCY_XOR_I                                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_136                      |     3|
|2470  |                  \Addr_Handler[5].MUXCY_XOR_I                                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_137                      |     3|
|2471  |                  \Addr_Handler[6].MUXCY_XOR_I                                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_138                      |     3|
|2472  |                  \Addr_Handler[7].MUXCY_XOR_I                                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_139                      |     3|
|2473  |                  \Addr_Handler[8].MUXCY_XOR_I                                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_140                      |     3|
|2474  |                  \Addr_Handler[9].MUXCY_XOR_I                                                        |microblaze_v11_0_1_MB_MUXCY_XORCY_141                      |     3|
|2475  |                  \Next_Addr_Handler[0].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_142                      |     2|
|2476  |                  \Next_Addr_Handler[10].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_143                      |     3|
|2477  |                  \Next_Addr_Handler[11].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_144                      |     3|
|2478  |                  \Next_Addr_Handler[12].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_145                      |     3|
|2479  |                  \Next_Addr_Handler[13].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_146                      |     3|
|2480  |                  \Next_Addr_Handler[14].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_147                      |     3|
|2481  |                  \Next_Addr_Handler[15].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_148                      |     3|
|2482  |                  \Next_Addr_Handler[16].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_149                      |     3|
|2483  |                  \Next_Addr_Handler[17].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_150                      |     3|
|2484  |                  \Next_Addr_Handler[18].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_151                      |     3|
|2485  |                  \Next_Addr_Handler[19].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_152                      |     3|
|2486  |                  \Next_Addr_Handler[1].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_153                      |     3|
|2487  |                  \Next_Addr_Handler[20].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_154                      |     4|
|2488  |                  \Next_Addr_Handler[21].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_155                      |     4|
|2489  |                  \Next_Addr_Handler[22].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_156                      |     4|
|2490  |                  \Next_Addr_Handler[23].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_157                      |     4|
|2491  |                  \Next_Addr_Handler[24].MUXCY_XOR_I                                                  |microblaze_v11_0_1_MB_MUXCY_XORCY_158                      |     4|
|2492  |                  \Next_Addr_Handler[2].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_159                      |     3|
|2493  |                  \Next_Addr_Handler[3].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_160                      |     3|
|2494  |                  \Next_Addr_Handler[4].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_161                      |     3|
|2495  |                  \Next_Addr_Handler[5].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_162                      |     3|
|2496  |                  \Next_Addr_Handler[6].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_163                      |     3|
|2497  |                  \Next_Addr_Handler[7].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_164                      |     3|
|2498  |                  \Next_Addr_Handler[8].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_165                      |     3|
|2499  |                  \Next_Addr_Handler[9].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_166                      |     3|
|2500  |                  \Read_Addr_Counter[0].FDRE_I                                                        |microblaze_v11_0_1_MB_FDRE                                 |     1|
|2501  |                  \Read_Addr_Counter[0].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_167                      |     1|
|2502  |                  \Read_Addr_Counter[1].FDRE_I                                                        |microblaze_v11_0_1_MB_FDRE_168                             |     1|
|2503  |                  \Read_Addr_Counter[1].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_169                      |     2|
|2504  |                  \Read_Addr_Counter[2].FDRE_I                                                        |microblaze_v11_0_1_MB_FDRE_170                             |     7|
|2505  |                  \Read_Addr_Counter[2].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_171                      |     2|
|2506  |                  \Read_Addr_Counter[3].FDRE_I                                                        |microblaze_v11_0_1_MB_FDRE_172                             |     3|
|2507  |                  \Read_Addr_Counter[3].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_173                      |     2|
|2508  |                  \Read_Addr_Counter[4].FDRE_I                                                        |microblaze_v11_0_1_MB_FDRE_174                             |     4|
|2509  |                  \Read_Addr_Counter[4].MUXCY_XOR_I                                                   |microblaze_v11_0_1_MB_MUXCY_XORCY_175                      |     2|
|2510  |                \Using_Victim_Cache.victim_cache_I1                                                   |victim_cache                                               |   556|
|2511  |                  LRU_Module_I1                                                                       |LRU_Module                                                 |    26|
|2512  |                \Using_XX_Access_Part2.carry_or_I1                                                    |microblaze_v11_0_1_carry_or_109                            |     4|
|2513  |                  MUXCY_I                                                                             |microblaze_v11_0_1_MB_MUXCY_115                            |     4|
|2514  |                cache_valid_bit_detect_I1                                                             |cache_valid_bit_detect__parameterized1                     |     3|
|2515  |                  \Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I  |microblaze_v11_0_1_carry_and_110                           |     1|
|2516  |                    MUXCY_I                                                                           |microblaze_v11_0_1_MB_MUXCY_114                            |     1|
|2517  |                  \Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I  |microblaze_v11_0_1_carry_and_111                           |     1|
|2518  |                    MUXCY_I                                                                           |microblaze_v11_0_1_MB_MUXCY_113                            |     1|
|2519  |                  \Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I  |microblaze_v11_0_1_carry_and_112                           |     1|
|2520  |                    MUXCY_I                                                                           |microblaze_v11_0_1_MB_MUXCY                                |     1|
|2521  |              instr_mux_I                                                                             |instr_mux                                                  |    64|
|2522  |              read_data_mux_I                                                                         |read_data_mux                                              |    32|
|2523  |            Reset_DFF                                                                                 |mb_sync_bit                                                |     2|
|2524  |            \Using_Async_Interrupt.Interrupt_DFF                                                      |mb_sync_bit__parameterized1                                |     1|
|2525  |            \Using_Async_Wakeup_0.Wakeup_DFF                                                          |mb_sync_bit_105                                            |     2|
|2526  |            \Using_Async_Wakeup_1.Wakeup_DFF                                                          |mb_sync_bit_106                                            |     2|
|2527  |      sys_lmb_bram                                                                                    |system_sys_lmb_bram_0                                      |    58|
|2528  |        U0                                                                                            |blk_mem_gen_v8_4_3                                         |    58|
|2529  |          inst_blk_mem_gen                                                                            |blk_mem_gen_v8_4_3_synth                                   |    58|
|2530  |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                    |blk_mem_gen_top                                            |    58|
|2531  |              \valid.cstr                                                                             |blk_mem_gen_generic_cstr                                   |    58|
|2532  |                \ramloop[0].ram.r                                                                     |blk_mem_gen_prim_width                                     |     1|
|2533  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper                                   |     1|
|2534  |                \ramloop[10].ram.r                                                                    |blk_mem_gen_prim_width__parameterized9                     |     1|
|2535  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized9                   |     1|
|2536  |                \ramloop[11].ram.r                                                                    |blk_mem_gen_prim_width__parameterized10                    |     1|
|2537  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized10                  |     1|
|2538  |                \ramloop[12].ram.r                                                                    |blk_mem_gen_prim_width__parameterized11                    |     1|
|2539  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized11                  |     1|
|2540  |                \ramloop[13].ram.r                                                                    |blk_mem_gen_prim_width__parameterized12                    |     1|
|2541  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized12                  |     1|
|2542  |                \ramloop[14].ram.r                                                                    |blk_mem_gen_prim_width__parameterized13                    |     1|
|2543  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized13                  |     1|
|2544  |                \ramloop[15].ram.r                                                                    |blk_mem_gen_prim_width__parameterized14                    |     1|
|2545  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized14                  |     1|
|2546  |                \ramloop[16].ram.r                                                                    |blk_mem_gen_prim_width__parameterized15                    |     1|
|2547  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized15                  |     1|
|2548  |                \ramloop[17].ram.r                                                                    |blk_mem_gen_prim_width__parameterized16                    |     1|
|2549  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized16                  |     1|
|2550  |                \ramloop[18].ram.r                                                                    |blk_mem_gen_prim_width__parameterized17                    |     1|
|2551  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized17                  |     1|
|2552  |                \ramloop[19].ram.r                                                                    |blk_mem_gen_prim_width__parameterized18                    |     1|
|2553  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized18                  |     1|
|2554  |                \ramloop[1].ram.r                                                                     |blk_mem_gen_prim_width__parameterized0                     |     1|
|2555  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized0                   |     1|
|2556  |                \ramloop[20].ram.r                                                                    |blk_mem_gen_prim_width__parameterized19                    |     1|
|2557  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized19                  |     1|
|2558  |                \ramloop[21].ram.r                                                                    |blk_mem_gen_prim_width__parameterized20                    |     1|
|2559  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized20                  |     1|
|2560  |                \ramloop[22].ram.r                                                                    |blk_mem_gen_prim_width__parameterized21                    |     1|
|2561  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized21                  |     1|
|2562  |                \ramloop[23].ram.r                                                                    |blk_mem_gen_prim_width__parameterized22                    |     1|
|2563  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized22                  |     1|
|2564  |                \ramloop[24].ram.r                                                                    |blk_mem_gen_prim_width__parameterized23                    |     1|
|2565  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized23                  |     1|
|2566  |                \ramloop[25].ram.r                                                                    |blk_mem_gen_prim_width__parameterized24                    |     1|
|2567  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized24                  |     1|
|2568  |                \ramloop[26].ram.r                                                                    |blk_mem_gen_prim_width__parameterized25                    |     1|
|2569  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized25                  |     1|
|2570  |                \ramloop[27].ram.r                                                                    |blk_mem_gen_prim_width__parameterized26                    |     1|
|2571  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized26                  |     1|
|2572  |                \ramloop[28].ram.r                                                                    |blk_mem_gen_prim_width__parameterized27                    |     1|
|2573  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized27                  |     1|
|2574  |                \ramloop[29].ram.r                                                                    |blk_mem_gen_prim_width__parameterized28                    |     1|
|2575  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized28                  |     1|
|2576  |                \ramloop[2].ram.r                                                                     |blk_mem_gen_prim_width__parameterized1                     |     1|
|2577  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized1                   |     1|
|2578  |                \ramloop[30].ram.r                                                                    |blk_mem_gen_prim_width__parameterized29                    |     1|
|2579  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized29                  |     1|
|2580  |                \ramloop[31].ram.r                                                                    |blk_mem_gen_prim_width__parameterized30                    |    27|
|2581  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized30                  |     9|
|2582  |                \ramloop[3].ram.r                                                                     |blk_mem_gen_prim_width__parameterized2                     |     1|
|2583  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized2                   |     1|
|2584  |                \ramloop[4].ram.r                                                                     |blk_mem_gen_prim_width__parameterized3                     |     1|
|2585  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized3                   |     1|
|2586  |                \ramloop[5].ram.r                                                                     |blk_mem_gen_prim_width__parameterized4                     |     1|
|2587  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized4                   |     1|
|2588  |                \ramloop[6].ram.r                                                                     |blk_mem_gen_prim_width__parameterized5                     |     1|
|2589  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized5                   |     1|
|2590  |                \ramloop[7].ram.r                                                                     |blk_mem_gen_prim_width__parameterized6                     |     1|
|2591  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized6                   |     1|
|2592  |                \ramloop[8].ram.r                                                                     |blk_mem_gen_prim_width__parameterized7                     |     1|
|2593  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized7                   |     1|
|2594  |                \ramloop[9].ram.r                                                                     |blk_mem_gen_prim_width__parameterized8                     |     1|
|2595  |                  \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized8                   |     1|
|2596  |      sys_ilmb                                                                                        |system_sys_ilmb_0                                          |     1|
|2597  |        U0                                                                                            |lmb_v10__1                                                 |     1|
|2598  |      sys_ilmb_cntlr                                                                                  |system_sys_ilmb_cntlr_0                                    |     8|
|2599  |        U0                                                                                            |lmb_bram_if_cntlr__parameterized1                          |     8|
|2600  |      axi_ad9250_dma                                                                                  |system_axi_ad9250_dma_0                                    |  1291|
|2601  |        inst                                                                                          |axi_dmac                                                   |  1291|
|2602  |          i_regmap                                                                                    |axi_dmac_regmap                                            |   639|
|2603  |            i_regmap_request                                                                          |axi_dmac_regmap_request                                    |   190|
|2604  |              i_transfer_lenghts_fifo                                                                 |util_axis_fifo                                             |    60|
|2605  |                i_address_sync                                                                        |fifo_address_sync                                          |    25|
|2606  |            i_up_axi                                                                                  |up_axi__parameterized0                                     |   373|
|2607  |          i_transfer                                                                                  |axi_dmac_transfer                                          |   652|
|2608  |            i_request_arb                                                                             |dmac_request_arb                                           |   598|
|2609  |              i_dest_dma_mm                                                                           |dmac_dest_mm_axi                                           |   110|
|2610  |                i_addr_gen                                                                            |dmac_address_generator                                     |    89|
|2611  |                i_response_handler                                                                    |dmac_response_handler                                      |    18|
|2612  |              i_dest_req_fifo                                                                         |util_axis_fifo__parameterized1                             |    38|
|2613  |                i_raddr_sync                                                                          |sync_bits__xdcDup__1                                       |     7|
|2614  |                i_waddr_sync                                                                          |sync_bits__xdcDup__2                                       |     3|
|2615  |              i_req_gen                                                                               |dmac_request_generator                                     |    83|
|2616  |              i_response_manager                                                                      |axi_dmac_response_manager                                  |    65|
|2617  |                i_dest_response_fifo                                                                  |util_axis_fifo__parameterized3                             |    27|
|2618  |                  i_raddr_sync                                                                        |sync_bits__xdcDup__3                                       |     2|
|2619  |                  i_waddr_sync                                                                        |sync_bits__xdcDup__4                                       |    13|
|2620  |              i_src_dest_bl_fifo                                                                      |util_axis_fifo__parameterized0                             |    12|
|2621  |                i_raddr_sync                                                                          |sync_bits__xdcDup__5                                       |     4|
|2622  |                i_waddr_sync                                                                          |sync_bits__xdcDup__6                                       |     5|
|2623  |              i_src_dma_fifo                                                                          |dmac_src_fifo_inf                                          |    58|
|2624  |                i_data_mover                                                                          |dmac_data_mover                                            |    57|
|2625  |              i_src_req_fifo                                                                          |util_axis_fifo__parameterized2                             |    39|
|2626  |                i_raddr_sync                                                                          |sync_bits__xdcDup__7                                       |     4|
|2627  |                i_waddr_sync                                                                          |sync_bits__xdcDup__8                                       |     2|
|2628  |              i_store_and_forward                                                                     |axi_dmac_burst_memory                                      |   125|
|2629  |                i_dest_sync_id                                                                        |sync_bits__parameterized0__xdcDup__1                       |    14|
|2630  |                i_mem                                                                                 |ad_mem_asym                                                |     9|
|2631  |                i_src_sync_id                                                                         |sync_bits__parameterized0__xdcDup__2                       |    16|
|2632  |              i_sync_req_response_id                                                                  |sync_bits__parameterized0__xdcDup__3                       |    12|
|2633  |              i_sync_src_request_id                                                                   |sync_bits__parameterized0                                  |    14|
|2634  |            i_reset_manager                                                                           |axi_dmac_reset_manager                                     |    54|
|2635  |              i_sync_control_dest                                                                     |sync_bits__xdcDup__9                                       |     2|
|2636  |              i_sync_control_src                                                                      |sync_bits__xdcDup__10                                      |     2|
|2637  |              i_sync_status_dest                                                                      |sync_bits__xdcDup__11                                      |     2|
|2638  |              i_sync_status_src                                                                       |sync_bits                                                  |     6|
|2639  |      axi_ad9250_xcvr                                                                                 |system_axi_ad9250_xcvr_0                                   |  3698|
|2640  |        inst                                                                                          |axi_adxcvr                                                 |  3698|
|2641  |          i_axi                                                                                       |up_axi__parameterized2                                     |   358|
|2642  |          i_es                                                                                        |axi_adxcvr_es                                              |   426|
|2643  |          i_mdrp_ch_0                                                                                 |axi_adxcvr_mdrp                                            |    71|
|2644  |          i_mdrp_ch_1                                                                                 |axi_adxcvr_mdrp__parameterized0                            |    87|
|2645  |          i_mdrp_ch_10                                                                                |axi_adxcvr_mdrp__parameterized9                            |    54|
|2646  |          i_mdrp_ch_11                                                                                |axi_adxcvr_mdrp__parameterized10                           |    55|
|2647  |          i_mdrp_ch_12                                                                                |axi_adxcvr_mdrp__parameterized11                           |    55|
|2648  |          i_mdrp_ch_13                                                                                |axi_adxcvr_mdrp__parameterized12                           |    54|
|2649  |          i_mdrp_ch_14                                                                                |axi_adxcvr_mdrp__parameterized13                           |    54|
|2650  |          i_mdrp_ch_15                                                                                |axi_adxcvr_mdrp__parameterized14                           |    54|
|2651  |          i_mdrp_ch_2                                                                                 |axi_adxcvr_mdrp__parameterized1                            |    55|
|2652  |          i_mdrp_ch_3                                                                                 |axi_adxcvr_mdrp__parameterized2                            |    55|
|2653  |          i_mdrp_ch_4                                                                                 |axi_adxcvr_mdrp__parameterized3                            |    54|
|2654  |          i_mdrp_ch_5                                                                                 |axi_adxcvr_mdrp__parameterized4                            |    54|
|2655  |          i_mdrp_ch_6                                                                                 |axi_adxcvr_mdrp__parameterized5                            |    54|
|2656  |          i_mdrp_ch_7                                                                                 |axi_adxcvr_mdrp__parameterized6                            |    55|
|2657  |          i_mdrp_ch_8                                                                                 |axi_adxcvr_mdrp__parameterized7                            |    54|
|2658  |          i_mdrp_ch_9                                                                                 |axi_adxcvr_mdrp__parameterized8                            |    54|
|2659  |          i_mdrp_es_0                                                                                 |axi_adxcvr_mdrp_89                                         |    71|
|2660  |          i_mdrp_es_1                                                                                 |axi_adxcvr_mdrp__parameterized0_90                         |    87|
|2661  |          i_mdrp_es_10                                                                                |axi_adxcvr_mdrp__parameterized9_91                         |    54|
|2662  |          i_mdrp_es_11                                                                                |axi_adxcvr_mdrp__parameterized10_92                        |    55|
|2663  |          i_mdrp_es_12                                                                                |axi_adxcvr_mdrp__parameterized11_93                        |    55|
|2664  |          i_mdrp_es_13                                                                                |axi_adxcvr_mdrp__parameterized12_94                        |    54|
|2665  |          i_mdrp_es_14                                                                                |axi_adxcvr_mdrp__parameterized13_95                        |    54|
|2666  |          i_mdrp_es_15                                                                                |axi_adxcvr_mdrp__parameterized14_96                        |    48|
|2667  |          i_mdrp_es_2                                                                                 |axi_adxcvr_mdrp__parameterized1_97                         |    55|
|2668  |          i_mdrp_es_3                                                                                 |axi_adxcvr_mdrp__parameterized2_98                         |    55|
|2669  |          i_mdrp_es_4                                                                                 |axi_adxcvr_mdrp__parameterized3_99                         |    54|
|2670  |          i_mdrp_es_5                                                                                 |axi_adxcvr_mdrp__parameterized4_100                        |    54|
|2671  |          i_mdrp_es_6                                                                                 |axi_adxcvr_mdrp__parameterized5_101                        |    54|
|2672  |          i_mdrp_es_7                                                                                 |axi_adxcvr_mdrp__parameterized6_102                        |    55|
|2673  |          i_mdrp_es_8                                                                                 |axi_adxcvr_mdrp__parameterized7_103                        |    54|
|2674  |          i_mdrp_es_9                                                                                 |axi_adxcvr_mdrp__parameterized8_104                        |    54|
|2675  |          i_mstatus_ch_0                                                                              |axi_adxcvr_mstatus                                         |     4|
|2676  |          i_mstatus_ch_1                                                                              |axi_adxcvr_mstatus__parameterized0                         |     1|
|2677  |          i_mstatus_ch_10                                                                             |axi_adxcvr_mstatus__parameterized9                         |     1|
|2678  |          i_mstatus_ch_11                                                                             |axi_adxcvr_mstatus__parameterized10                        |     1|
|2679  |          i_mstatus_ch_12                                                                             |axi_adxcvr_mstatus__parameterized11                        |     1|
|2680  |          i_mstatus_ch_13                                                                             |axi_adxcvr_mstatus__parameterized12                        |     3|
|2681  |          i_mstatus_ch_14                                                                             |axi_adxcvr_mstatus__parameterized13                        |     5|
|2682  |          i_mstatus_ch_15                                                                             |axi_adxcvr_mstatus__parameterized14                        |     3|
|2683  |          i_mstatus_ch_2                                                                              |axi_adxcvr_mstatus__parameterized1                         |     1|
|2684  |          i_mstatus_ch_3                                                                              |axi_adxcvr_mstatus__parameterized2                         |     1|
|2685  |          i_mstatus_ch_4                                                                              |axi_adxcvr_mstatus__parameterized3                         |     1|
|2686  |          i_mstatus_ch_5                                                                              |axi_adxcvr_mstatus__parameterized4                         |     1|
|2687  |          i_mstatus_ch_6                                                                              |axi_adxcvr_mstatus__parameterized5                         |     1|
|2688  |          i_mstatus_ch_7                                                                              |axi_adxcvr_mstatus__parameterized6                         |     1|
|2689  |          i_mstatus_ch_8                                                                              |axi_adxcvr_mstatus__parameterized7                         |     1|
|2690  |          i_mstatus_ch_9                                                                              |axi_adxcvr_mstatus__parameterized8                         |     1|
|2691  |          i_up                                                                                        |axi_adxcvr_up                                              |  1055|
|2692  |      GND_12                                                                                          |system_GND_12_0                                            |     0|
|2693  |      axi_gpio                                                                                        |system_axi_gpio_0                                          |  1133|
|2694  |        U0                                                                                            |axi_gpio                                                   |  1133|
|2695  |          AXI_LITE_IPIF_I                                                                             |axi_lite_ipif                                              |   220|
|2696  |            I_SLAVE_ATTACHMENT                                                                        |slave_attachment                                           |   220|
|2697  |              I_DECODER                                                                               |address_decoder                                            |   138|
|2698  |          \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                         |interrupt_control                                          |    20|
|2699  |          gpio_core_1                                                                                 |GPIO_Core                                                  |   852|
|2700  |            \Dual.INPUT_DOUBLE_REGS4                                                                  |cdc_sync__parameterized0                                   |   160|
|2701  |            \Dual.INPUT_DOUBLE_REGS5                                                                  |cdc_sync__parameterized0_88                                |   160|
|2702  |      util_fmcjesdadc1_xcvr                                                                           |system_util_fmcjesdadc1_xcvr_0                             |   461|
|2703  |        inst                                                                                          |util_adxcvr                                                |   461|
|2704  |          i_xch_0                                                                                     |util_adxcvr_xch__xdcDup__1                                 |   186|
|2705  |          i_xch_1                                                                                     |util_adxcvr_xch                                            |   187|
|2706  |          i_xcm_0                                                                                     |util_adxcvr_xcm                                            |    88|
|2707  |      axi_spi                                                                                         |system_axi_spi_0                                           |  1255|
|2708  |        U0                                                                                            |axi_quad_spi                                               |  1255|
|2709  |          \NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                              |axi_quad_spi_top                                           |  1255|
|2710  |            \QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                       |axi_lite_ipif__parameterized1                              |   204|
|2711  |              I_SLAVE_ATTACHMENT                                                                      |slave_attachment__parameterized1                           |   204|
|2712  |                I_DECODER                                                                             |address_decoder__parameterized1                            |   136|
|2713  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized5             |     1|
|2714  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized15            |     1|
|2715  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized16            |     1|
|2716  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized17            |     1|
|2717  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized18            |     1|
|2718  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized19            |     1|
|2719  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized6             |     1|
|2720  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized7             |     1|
|2721  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized8             |     1|
|2722  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized9             |     1|
|2723  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized10            |     1|
|2724  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized11            |     1|
|2725  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized12            |     1|
|2726  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized13            |     1|
|2727  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized14            |     1|
|2728  |                  \MEM_DECODE_GEN[1].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized28            |     1|
|2729  |                  \MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized30            |     1|
|2730  |                  \MEM_DECODE_GEN[1].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized31            |     1|
|2731  |                  \MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized34            |     1|
|2732  |                  \MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized28_84         |     1|
|2733  |                  \MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized30_85         |     1|
|2734  |                  \MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized31_86         |     1|
|2735  |                  \MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |axi_lite_ipif_v3_0_4_pselect_f__parameterized34_87         |     1|
|2736  |            \QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                 |qspi_core_interface                                        |  1049|
|2737  |              \FIFO_EXISTS.RX_FIFO_II                                                                 |xpm_fifo_async                                             |   301|
|2738  |                \gnuram_async_fifo.xpm_fifo_base_inst                                                 |xpm_fifo_base                                              |   301|
|2739  |                  \gen_sdpram.xpm_memory_base_inst                                                    |xpm_memory_base__parameterized20                           |    18|
|2740  |                  \gen_cdc_pntr.wr_pntr_cdc_inst                                                      |xpm_cdc_gray__3                                            |    18|
|2741  |                  \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                   |xpm_cdc_gray__parameterized0                               |    33|
|2742  |                  \gen_cdc_pntr.rd_pntr_cdc_inst                                                      |xpm_cdc_gray                                               |    18|
|2743  |                  \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                   |xpm_cdc_gray__parameterized1                               |    23|
|2744  |                  \gaf_wptr_p3.wrpp3_inst                                                             |xpm_counter_updn_72                                        |     8|
|2745  |                  \gen_cdc_pntr.rpw_gray_reg                                                          |xpm_fifo_reg_vec_73                                        |    12|
|2746  |                  \gen_cdc_pntr.rpw_gray_reg_dc                                                       |xpm_fifo_reg_vec__parameterized0_74                        |     9|
|2747  |                  \gen_cdc_pntr.wpr_gray_reg                                                          |xpm_fifo_reg_vec_75                                        |     9|
|2748  |                  \gen_cdc_pntr.wpr_gray_reg_dc                                                       |xpm_fifo_reg_vec__parameterized0_76                        |     7|
|2749  |                  \gen_fwft.rdpp1_inst                                                                |xpm_counter_updn__parameterized1_77                        |     8|
|2750  |                  rdp_inst                                                                            |xpm_counter_updn__parameterized2_78                        |    24|
|2751  |                  rdpp1_inst                                                                          |xpm_counter_updn__parameterized3_79                        |     8|
|2752  |                  rst_d1_inst                                                                         |xpm_fifo_reg_bit_80                                        |     2|
|2753  |                  wrp_inst                                                                            |xpm_counter_updn__parameterized2_81                        |    12|
|2754  |                  wrpp1_inst                                                                          |xpm_counter_updn__parameterized3_82                        |     8|
|2755  |                  wrpp2_inst                                                                          |xpm_counter_updn__parameterized0_83                        |     8|
|2756  |                  xpm_fifo_rst_inst                                                                   |xpm_fifo_rst__xdcDup__1                                    |    41|
|2757  |                    \gen_rst_ic.wrst_rd_inst                                                          |xpm_cdc_sync_rst__6                                        |     2|
|2758  |                    \gen_rst_ic.rrst_wr_inst                                                          |xpm_cdc_sync_rst                                           |     2|
|2759  |              CONTROL_REG_I                                                                           |qspi_cntrl_reg                                             |    14|
|2760  |              \FIFO_EXISTS.CLK_CROSS_I                                                                |cross_clk_sync_fifo_1                                      |   100|
|2761  |              \FIFO_EXISTS.FIFO_IF_MODULE_I                                                           |qspi_fifo_ifmodule                                         |     8|
|2762  |              \FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                           |cdc_sync__parameterized1                                   |     3|
|2763  |              \FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                          |cdc_sync__parameterized1_67                                |     3|
|2764  |              \FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                       |counter_f                                                  |    10|
|2765  |              \FIFO_EXISTS.TX_FIFO_II                                                                 |async_fifo_fg                                              |   311|
|2766  |                \xpm_fifo_instance.xpm_fifo_async_inst                                                |xpm_fifo_async__parameterized1                             |   303|
|2767  |                  \gnuram_async_fifo.xpm_fifo_base_inst                                               |xpm_fifo_base__parameterized0                              |   303|
|2768  |                    \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized20__1                        |    18|
|2769  |                    \gen_cdc_pntr.wr_pntr_cdc_inst                                                    |xpm_cdc_gray__1                                            |    18|
|2770  |                    \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                 |xpm_cdc_gray__parameterized0__1                            |    33|
|2771  |                    \gen_cdc_pntr.rd_pntr_cdc_inst                                                    |xpm_cdc_gray__2                                            |    18|
|2772  |                    \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                 |xpm_cdc_gray__parameterized1__1                            |    23|
|2773  |                    \gaf_wptr_p3.wrpp3_inst                                                           |xpm_counter_updn                                           |     8|
|2774  |                    \gen_cdc_pntr.rpw_gray_reg                                                        |xpm_fifo_reg_vec                                           |    13|
|2775  |                    \gen_cdc_pntr.rpw_gray_reg_dc                                                     |xpm_fifo_reg_vec__parameterized0                           |     9|
|2776  |                    \gen_cdc_pntr.wpr_gray_reg                                                        |xpm_fifo_reg_vec_68                                        |     9|
|2777  |                    \gen_cdc_pntr.wpr_gray_reg_dc                                                     |xpm_fifo_reg_vec__parameterized0_69                        |     7|
|2778  |                    \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn__parameterized1                           |     8|
|2779  |                    rdp_inst                                                                          |xpm_counter_updn__parameterized2                           |    24|
|2780  |                    rdpp1_inst                                                                        |xpm_counter_updn__parameterized3                           |     8|
|2781  |                    rst_d1_inst                                                                       |xpm_fifo_reg_bit                                           |     3|
|2782  |                    wrp_inst                                                                          |xpm_counter_updn__parameterized2_70                        |    12|
|2783  |                    wrpp1_inst                                                                        |xpm_counter_updn__parameterized3_71                        |     8|
|2784  |                    wrpp2_inst                                                                        |xpm_counter_updn__parameterized0                           |     8|
|2785  |                    xpm_fifo_rst_inst                                                                 |xpm_fifo_rst                                               |    41|
|2786  |                      \gen_rst_ic.wrst_rd_inst                                                        |xpm_cdc_sync_rst__4                                        |     2|
|2787  |                      \gen_rst_ic.rrst_wr_inst                                                        |xpm_cdc_sync_rst__5                                        |     2|
|2788  |              INTERRUPT_CONTROL_I                                                                     |interrupt_control__parameterized0                          |    31|
|2789  |              \LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                        |qspi_mode_0_module                                         |   164|
|2790  |              RESET_SYNC_AXI_SPI_CLK_INST                                                             |reset_sync_module                                          |     4|
|2791  |              SOFT_RESET_I                                                                            |soft_reset                                                 |    39|
|2792  |              \STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                           |qspi_status_slave_sel_reg                                  |     9|
|2793  |      axi_sysid_0                                                                                     |system_axi_sysid_0_0                                       |   329|
|2794  |        inst                                                                                          |axi_sysid                                                  |   329|
|2795  |          i_up_axi                                                                                    |up_axi_66                                                  |   261|
|2796  |      axi_uart                                                                                        |system_axi_uart_0                                          |   240|
|2797  |        U0                                                                                            |axi_uartlite                                               |   240|
|2798  |          AXI_LITE_IPIF_I                                                                             |axi_lite_ipif__parameterized2_55                           |    70|
|2799  |            I_SLAVE_ATTACHMENT                                                                        |slave_attachment__parameterized2_60                        |    70|
|2800  |              I_DECODER                                                                               |address_decoder__parameterized2_61                         |    42|
|2801  |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |axi_lite_ipif_v3_0_4_pselect_f__parameterized0_62          |     1|
|2802  |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |axi_lite_ipif_v3_0_4_pselect_f__parameterized1_63          |     1|
|2803  |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |axi_lite_ipif_v3_0_4_pselect_f__parameterized2_64          |     1|
|2804  |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |axi_lite_ipif_v3_0_4_pselect_f__parameterized3_65          |     1|
|2805  |          UARTLITE_CORE_I                                                                             |uartlite_core                                              |   170|
|2806  |            BAUD_RATE_I                                                                               |baudrate                                                   |    14|
|2807  |            UARTLITE_RX_I                                                                             |uartlite_rx                                                |    93|
|2808  |              INPUT_DOUBLE_REGS3                                                                      |cdc_sync__parameterized2                                   |     8|
|2809  |              SRL_FIFO_I                                                                              |srl_fifo_f_56                                              |    27|
|2810  |                I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f_57                                          |    27|
|2811  |                  CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_58                                   |    16|
|2812  |                  DYNSHREG_F_I                                                                        |dynshreg_f_59                                              |     9|
|2813  |            UARTLITE_TX_I                                                                             |uartlite_tx                                                |    54|
|2814  |              SRL_FIFO_I                                                                              |srl_fifo_f                                                 |    32|
|2815  |                I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f                                             |    32|
|2816  |                  CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f                                      |    18|
|2817  |                  DYNSHREG_F_I                                                                        |dynshreg_f                                                 |    13|
|2818  |      rom_sys_0                                                                                       |system_rom_sys_0_0                                         |    79|
|2819  |        inst                                                                                          |sysid_rom                                                  |    79|
|2820  |      sys_200m_rstgen                                                                                 |system_sys_200m_rstgen_0                                   |    62|
|2821  |        U0                                                                                            |proc_sys_reset__parameterized3                             |    62|
|2822  |          EXT_LPF                                                                                     |lpf__parameterized1_50                                     |    19|
|2823  |            \ACTIVE_HIGH_EXT.ACT_HI_EXT                                                               |cdc_sync_53                                                |     5|
|2824  |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync_54                                                |     6|
|2825  |          SEQ                                                                                         |sequence_psr_51                                            |    38|
|2826  |            SEQ_COUNTER                                                                               |upcnt_n_52                                                 |    13|
|2827  |      sys_concat_intc                                                                                 |system_sys_concat_intc_0                                   |     0|
|2828  |      axi_intc                                                                                        |system_axi_intc_0                                          |   489|
|2829  |        U0                                                                                            |axi_intc                                                   |   489|
|2830  |          AXI_LITE_IPIF_I                                                                             |axi_lite_ipif__parameterized0                              |   204|
|2831  |            I_SLAVE_ATTACHMENT                                                                        |slave_attachment__parameterized0                           |   204|
|2832  |              I_DECODER                                                                               |address_decoder__parameterized0                            |   128|
|2833  |          INTC_CORE_I                                                                                 |intc_core                                                  |   281|
|2834  |      axi_cpu_interconnect                                                                            |system_axi_cpu_interconnect_0                              |   569|
|2835  |        xbar                                                                                          |system_xbar_0                                              |   569|
|2836  |          inst                                                                                        |axi_crossbar_v2_1_20_axi_crossbar                          |   569|
|2837  |            \gen_sasd.crossbar_sasd_0                                                                 |axi_crossbar_v2_1_20_crossbar_sasd                         |   569|
|2838  |              addr_arbiter_inst                                                                       |axi_crossbar_v2_1_20_addr_arbiter_sasd                     |   194|
|2839  |              \gen_decerr.decerr_slave_inst                                                           |axi_crossbar_v2_1_20_decerr_slave                          |    17|
|2840  |              reg_slice_r                                                                             |axi_register_slice_v2_1_19_axic_register_slice             |   305|
|2841  |              splitter_ar                                                                             |axi_crossbar_v2_1_20_splitter__parameterized0              |     7|
|2842  |              splitter_aw                                                                             |axi_crossbar_v2_1_20_splitter                              |    19|
|2843  |      axi_ad9250_jesd_rstgen                                                                          |system_axi_ad9250_jesd_rstgen_0                            |    66|
|2844  |        U0                                                                                            |proc_sys_reset                                             |    66|
|2845  |          EXT_LPF                                                                                     |lpf                                                        |    23|
|2846  |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync_48                                                |     6|
|2847  |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_49                                                |     6|
|2848  |          SEQ                                                                                         |sequence_psr_46                                            |    38|
|2849  |            SEQ_COUNTER                                                                               |upcnt_n_47                                                 |    13|
|2850  |      axi_ad9250_cpack                                                                                |system_axi_ad9250_cpack_0                                  |   187|
|2851  |        inst                                                                                          |util_cpack2                                                |   187|
|2852  |          i_cpack                                                                                     |util_cpack2_impl                                           |   187|
|2853  |            i_pack_shell                                                                              |pack_shell                                                 |   121|
|2854  |              \gen_network[0].i_ctrl_interconnect                                                     |pack_network                                               |    81|
|2855  |                i_interconnect                                                                        |pack_interconnect                                          |    64|
|2856  |      axi_ad9250_core                                                                                 |system_axi_ad9250_core_0                                   |  1546|
|2857  |        inst                                                                                          |axi_ad9250                                                 |  1546|
|2858  |          i_adc_jesd204                                                                               |ad_ip_jesd204_tpl_adc                                      |  1546|
|2859  |            i_core                                                                                    |ad_ip_jesd204_tpl_adc_core                                 |   552|
|2860  |              \g_channel[0].i_channel                                                                 |ad_ip_jesd204_tpl_adc_channel                              |   145|
|2861  |                \g_datafmt[0].i_ad_datafmt                                                            |ad_datafmt_42                                              |    15|
|2862  |                \g_datafmt[1].i_ad_datafmt                                                            |ad_datafmt_43                                              |    15|
|2863  |                i_pnmon                                                                               |ad_ip_jesd204_tpl_adc_pnmon_44                             |   115|
|2864  |                  i_pnmon                                                                             |ad_pnmon_45                                                |    87|
|2865  |              \g_channel[1].i_channel                                                                 |ad_ip_jesd204_tpl_adc_channel_39                           |   144|
|2866  |                \g_datafmt[0].i_ad_datafmt                                                            |ad_datafmt                                                 |    15|
|2867  |                \g_datafmt[1].i_ad_datafmt                                                            |ad_datafmt_41                                              |    15|
|2868  |                i_pnmon                                                                               |ad_ip_jesd204_tpl_adc_pnmon                                |   114|
|2869  |                  i_pnmon                                                                             |ad_pnmon                                                   |    86|
|2870  |              i_deframer                                                                              |ad_ip_jesd204_tpl_adc_deframer                             |   260|
|2871  |                \g_xcvr_if[0].i_xcvr_if                                                               |ad_xcvr_rx_if                                              |   175|
|2872  |                \g_xcvr_if[1].i_xcvr_if                                                               |ad_xcvr_rx_if_40                                           |    85|
|2873  |            i_regmap                                                                                  |ad_ip_jesd204_tpl_adc_regmap                               |   994|
|2874  |              \g_channel[0].i_up_adc_channel                                                          |up_adc_channel                                             |   111|
|2875  |                i_xfer_cntrl                                                                          |up_xfer_cntrl__xdcDup__1                                   |    32|
|2876  |                i_xfer_status                                                                         |up_xfer_status__xdcDup__1                                  |    34|
|2877  |              \g_channel[1].i_up_adc_channel                                                          |up_adc_channel__parameterized0                             |    96|
|2878  |                i_xfer_cntrl                                                                          |up_xfer_cntrl                                              |    32|
|2879  |                i_xfer_status                                                                         |up_xfer_status__xdcDup__2                                  |    21|
|2880  |              i_up_adc_common                                                                         |up_adc_common                                              |   349|
|2881  |                i_clock_mon                                                                           |up_clock_mon                                               |   144|
|2882  |                i_core_rst_reg                                                                        |ad_rst__xdcDup__1                                          |     5|
|2883  |                i_xfer_cntrl                                                                          |up_xfer_cntrl__parameterized0                              |    34|
|2884  |                i_xfer_status                                                                         |up_xfer_status                                             |    38|
|2885  |              i_up_axi                                                                                |up_axi                                                     |   375|
|2886  |              i_up_tpl_adc                                                                            |up_tpl_common                                              |     7|
|2887  |      sys_mb_debug                                                                                    |system_sys_mb_debug_0                                      |   396|
|2888  |        U0                                                                                            |MDM                                                        |   396|
|2889  |          MDM_Core_I1                                                                                 |MDM_Core                                                   |   323|
|2890  |            JTAG_CONTROL_I                                                                            |JTAG_CONTROL                                               |   268|
|2891  |              \Use_BSCAN.FDC_I                                                                        |MB_FDC_1                                                   |    44|
|2892  |              \Use_BSCAN.SYNC_FDRE                                                                    |MB_FDRE_1                                                  |     4|
|2893  |              \Use_Config_SRL16E.SRL16E_1                                                             |mdm_v3_2_16_MB_SRL16E                                      |     1|
|2894  |              \Use_Config_SRL16E.SRL16E_2                                                             |mdm_v3_2_16_MB_SRL16E__parameterized0                      |     1|
|2895  |              \Use_ID_SRL16E.SRL16E_ID_1                                                              |mdm_v3_2_16_MB_SRL16E__parameterized1                      |     1|
|2896  |              \Use_ID_SRL16E.SRL16E_ID_2                                                              |mdm_v3_2_16_MB_SRL16E__parameterized2                      |     4|
|2897  |              \Use_UART.Ext_BRK_FDRSE                                                                 |mdm_v3_2_16_MB_FDRSE                                       |     2|
|2898  |              \Use_UART.RX_FIFO_I                                                                     |mdm_v3_2_16_SRL_FIFO                                       |    30|
|2899  |                \Addr_Counters[0].FDRE_I                                                              |mdm_v3_2_16_MB_FDRE_23                                     |     2|
|2900  |                \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                |mdm_v3_2_16_MB_MUXCY_XORCY_24                              |     2|
|2901  |                \Addr_Counters[1].FDRE_I                                                              |mdm_v3_2_16_MB_FDRE_25                                     |     2|
|2902  |                \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                |mdm_v3_2_16_MB_MUXCY_XORCY_26                              |     2|
|2903  |                \Addr_Counters[2].FDRE_I                                                              |mdm_v3_2_16_MB_FDRE_27                                     |     7|
|2904  |                \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                |mdm_v3_2_16_MB_MUXCY_XORCY_28                              |     2|
|2905  |                \Addr_Counters[3].FDRE_I                                                              |mdm_v3_2_16_MB_FDRE_29                                     |     2|
|2906  |                \Addr_Counters[3].No_MuxCY.XORCY_I                                                    |mdm_v3_2_16_MB_XORCY_30                                    |     1|
|2907  |                \FIFO_RAM[0].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_31                   |     1|
|2908  |                \FIFO_RAM[1].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_32                   |     1|
|2909  |                \FIFO_RAM[2].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_33                   |     1|
|2910  |                \FIFO_RAM[3].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_34                   |     1|
|2911  |                \FIFO_RAM[4].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_35                   |     1|
|2912  |                \FIFO_RAM[5].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_36                   |     1|
|2913  |                \FIFO_RAM[6].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_37                   |     1|
|2914  |                \FIFO_RAM[7].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_38                   |     1|
|2915  |              \Use_UART.TX_FIFO_I                                                                     |mdm_v3_2_16_SRL_FIFO_9                                     |    36|
|2916  |                \Addr_Counters[0].FDRE_I                                                              |mdm_v3_2_16_MB_FDRE_10                                     |     2|
|2917  |                \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                |mdm_v3_2_16_MB_MUXCY_XORCY                                 |     2|
|2918  |                \Addr_Counters[1].FDRE_I                                                              |mdm_v3_2_16_MB_FDRE_11                                     |     2|
|2919  |                \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                |mdm_v3_2_16_MB_MUXCY_XORCY_12                              |     2|
|2920  |                \Addr_Counters[2].FDRE_I                                                              |mdm_v3_2_16_MB_FDRE_13                                     |     7|
|2921  |                \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                |mdm_v3_2_16_MB_MUXCY_XORCY_14                              |     2|
|2922  |                \Addr_Counters[3].FDRE_I                                                              |mdm_v3_2_16_MB_FDRE_15                                     |     2|
|2923  |                \Addr_Counters[3].No_MuxCY.XORCY_I                                                    |mdm_v3_2_16_MB_XORCY                                       |     1|
|2924  |                \FIFO_RAM[0].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3                      |     2|
|2925  |                \FIFO_RAM[1].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_16                   |     2|
|2926  |                \FIFO_RAM[2].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_17                   |     2|
|2927  |                \FIFO_RAM[3].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_18                   |     2|
|2928  |                \FIFO_RAM[4].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_19                   |     1|
|2929  |                \FIFO_RAM[5].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_20                   |     1|
|2930  |                \FIFO_RAM[6].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_21                   |     1|
|2931  |                \FIFO_RAM[7].D16.SRL16E_I                                                             |mdm_v3_2_16_MB_SRL16E__parameterized3_22                   |     2|
|2932  |            \Use_Uart.TX_Buffer_Empty_FDRE                                                            |mdm_v3_2_16_MB_FDRE                                        |     1|
|2933  |          \No_Dbg_Reg_Access.BUFG_DRCK                                                                |MB_BUFG                                                    |     1|
|2934  |          \Use_AXI_IPIF.AXI_LITE_IPIF_I                                                               |axi_lite_ipif__parameterized2                              |    62|
|2935  |            I_SLAVE_ATTACHMENT                                                                        |slave_attachment__parameterized2                           |    62|
|2936  |              I_DECODER                                                                               |address_decoder__parameterized2                            |    35|
|2937  |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |axi_lite_ipif_v3_0_4_pselect_f__parameterized0             |     1|
|2938  |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |axi_lite_ipif_v3_0_4_pselect_f__parameterized1             |     1|
|2939  |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |axi_lite_ipif_v3_0_4_pselect_f__parameterized2             |     1|
|2940  |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |axi_lite_ipif_v3_0_4_pselect_f__parameterized3             |     1|
|2941  |          \Use_E2.BSCAN_I                                                                             |MB_BSCANE2                                                 |     9|
|2942  |      sys_rstgen                                                                                      |system_sys_rstgen_0                                        |    62|
|2943  |        U0                                                                                            |proc_sys_reset__parameterized3__1                          |    62|
|2944  |          EXT_LPF                                                                                     |lpf__parameterized1                                        |    19|
|2945  |            \ACTIVE_HIGH_EXT.ACT_HI_EXT                                                               |cdc_sync                                                   |     5|
|2946  |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync_8                                                 |     6|
|2947  |          SEQ                                                                                         |sequence_psr                                               |    38|
|2948  |            SEQ_COUNTER                                                                               |upcnt_n                                                    |    13|
|2949  |      GND_1                                                                                           |system_GND_1_0                                             |     0|
|2950  |      axi_ad9250_jesd                                                                                 |axi_ad9250_jesd_imp_YL5HSW                                 |  2242|
|2951  |        rx                                                                                            |system_rx_0                                                |  1144|
|2952  |          inst                                                                                        |jesd204_rx                                                 |  1144|
|2953  |            i_eof_gen                                                                                 |jesd204_eof_generator                                      |    12|
|2954  |            i_input_pipeline_stage                                                                    |pipeline_stage__parameterized2                             |   188|
|2955  |            i_lmfc                                                                                    |jesd204_lmfc                                               |    58|
|2956  |            i_output_pipeline_stage                                                                   |pipeline_stage__parameterized3                             |    65|
|2957  |            \mode_8b10b.gen_lane[0].i_lane                                                            |jesd204_rx_lane                                            |   353|
|2958  |              \gen_frame_align_monitor.i_align_monitor                                                |jesd204_rx_frame_align_monitor_1                           |    91|
|2959  |                frame_mark                                                                            |jesd204_rx_frame_mark_7                                    |    33|
|2960  |              i_align_mux                                                                             |align_mux_2                                                |    93|
|2961  |              i_cgs                                                                                   |jesd204_rx_cgs_3                                           |    14|
|2962  |              i_descrambler                                                                           |jesd204_scrambler_4                                        |    29|
|2963  |              i_elastic_buffer                                                                        |elastic_buffer_5                                           |    16|
|2964  |              i_ilas_monitor                                                                          |jesd204_ilas_monitor_6                                     |    42|
|2965  |            \mode_8b10b.gen_lane[1].i_lane                                                            |jesd204_rx_lane_0                                          |   369|
|2966  |              \gen_frame_align_monitor.i_align_monitor                                                |jesd204_rx_frame_align_monitor                             |    92|
|2967  |                frame_mark                                                                            |jesd204_rx_frame_mark                                      |    33|
|2968  |              i_align_mux                                                                             |align_mux                                                  |    92|
|2969  |              i_cgs                                                                                   |jesd204_rx_cgs                                             |    14|
|2970  |              i_descrambler                                                                           |jesd204_scrambler                                          |    29|
|2971  |              i_elastic_buffer                                                                        |elastic_buffer                                             |    32|
|2972  |              i_ilas_monitor                                                                          |jesd204_ilas_monitor                                       |    42|
|2973  |            \mode_8b10b.i_lane_latency_monitor                                                        |jesd204_lane_latency_monitor                               |    45|
|2974  |            \mode_8b10b.i_rx_ctrl                                                                     |jesd204_rx_ctrl                                            |    44|
|2975  |        rx_axi                                                                                        |system_rx_axi_0                                            |  1098|
|2976  |          inst                                                                                        |axi_jesd204_rx                                             |  1098|
|2977  |            i_sync_frame_align_err                                                                    |sync_event__parameterized0__xdcDup__1                      |    19|
|2978  |              i_sync_in                                                                               |sync_bits__parameterized1__xdcDup__1                       |     3|
|2979  |              i_sync_out                                                                              |sync_bits__parameterized1__xdcDup__2                       |     2|
|2980  |            i_up_axi                                                                                  |up_axi__parameterized1                                     |   402|
|2981  |            i_up_common                                                                               |jesd204_up_common                                          |   237|
|2982  |              i_clock_mon                                                                             |up_clock_mon__parameterized0                               |   108|
|2983  |            i_up_rx                                                                                   |jesd204_up_rx                                              |   374|
|2984  |              \gen_lane[0].i_up_rx_lane                                                               |jesd204_up_rx_lane__xdcDup__1                              |    58|
|2985  |                i_cdc_status_ready                                                                    |sync_bits__parameterized2__xdcDup__1                       |     2|
|2986  |                i_ilas_mem                                                                            |jesd204_up_ilas_mem__xdcDup__1                             |    42|
|2987  |                  i_cdc_ilas_ready                                                                    |sync_bits__parameterized1__xdcDup__3                       |     2|
|2988  |              \gen_lane[1].i_up_rx_lane                                                               |jesd204_up_rx_lane                                         |    65|
|2989  |                i_cdc_status_ready                                                                    |sync_bits__parameterized2                                  |     3|
|2990  |                i_ilas_mem                                                                            |jesd204_up_ilas_mem                                        |    48|
|2991  |                  i_cdc_ilas_ready                                                                    |sync_bits__parameterized1__xdcDup__4                       |     3|
|2992  |              i_cdc_cfg                                                                               |sync_data__parameterized0                                  |    25|
|2993  |                i_sync_in                                                                             |sync_bits__parameterized1__xdcDup__5                       |     3|
|2994  |                i_sync_out                                                                            |sync_bits__parameterized1__xdcDup__6                       |     3|
|2995  |              i_cdc_status                                                                            |sync_data                                                  |   201|
|2996  |                i_sync_in                                                                             |sync_bits__parameterized1__xdcDup__7                       |     3|
|2997  |                i_sync_out                                                                            |sync_bits__parameterized1__xdcDup__8                       |     3|
|2998  |            i_up_sysref                                                                               |jesd204_up_sysref                                          |    31|
|2999  |              i_cdc_sysref_event                                                                      |sync_event__parameterized0                                 |    19|
|3000  |                i_sync_in                                                                             |sync_bits__parameterized1__xdcDup__9                       |     3|
|3001  |                i_sync_out                                                                            |sync_bits__parameterized1__xdcDup__10                      |     2|
+------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:18:50 ; elapsed = 00:19:20 . Memory (MB): peak = 3425.977 ; gain = 2633.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13436 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:14:14 ; elapsed = 00:17:37 . Memory (MB): peak = 3425.977 ; gain = 1450.832
Synthesis Optimization Complete : Time (s): cpu = 00:18:50 ; elapsed = 00:19:27 . Memory (MB): peak = 3425.977 ; gain = 2633.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4053 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 8 inverter(s) to 64 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3425.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2405 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 127 instances
  FD => FDRE: 8 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 515 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1482 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 36 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 3 instances
  SRL16 => SRL16E: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
9094 Infos, 631 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:19:23 ; elapsed = 00:20:18 . Memory (MB): peak = 3425.977 ; gain = 2947.305
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 3425.977 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3425.977 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 13 21:24:47 2021...
[Mon Dec 13 21:24:49 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:20:42 . Memory (MB): peak = 1491.523 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Netlist 29-17] Analyzing 2922 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/system_sys_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/system_sys_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/system_sys_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/system_sys_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2660.215 ; gain = 696.996
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/bd_518a_psr0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/bd_518a_psr0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/bd_518a_psr0_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/bd_518a_psr0_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/bd_518a_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/bd_518a_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/bd_518a_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/bd_518a_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/bd_518a_psr_aclk1_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/bd_518a_psr_aclk1_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/bd_518a_psr_aclk1_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/bd_518a_psr_aclk1_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_core/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_util_fmcjesdadc1_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_util_fmcjesdadc1_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_jesd_rstgen_0/system_axi_ad9250_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_jesd_rstgen_0/system_axi_ad9250_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd_rstgen/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_jesd_rstgen_0/system_axi_ad9250_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_jesd_rstgen_0/system_axi_ad9250_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd_rstgen/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'rx_data_p[2]'. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_n[2]'. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_p[3]'. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_n[3]'. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/system_constr.xdc]
Parsing XDC File [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'mii_rst_n'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_col'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_crs'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mdio_mdc'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mdio_mdio'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rx_clk'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rx_dv'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rx_er'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rxd[0]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rxd[1]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rxd[2]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_rxd[3]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_tx_clk'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_tx_en'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_txd[0]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_txd[1]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_txd[2]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mii_txd[3]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[6]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[5]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[4]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[3]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[2]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[1]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_lcd[0]'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rstn'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_scl'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_sda'. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/adi_minimal/hdl/projects/common/kc705/kc705_system_constr.xdc]
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
INFO: [Timing 38-2] Deriving generated clocks [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc:50]
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst'
Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_dma_0/system_axi_ad9250_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_dma/inst'
Finished Parsing XDC File [d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_ad9250_dma_0/system_axi_ad9250_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9250_dma/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2759.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1710 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1482 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 36 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 3 instances

open_run: Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 2759.785 ; gain = 1268.262
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2831.871 ; gain = 72.086
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2831.871 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.210 . Memory (MB): peak = 2852.957 ; gain = 21.031
[Mon Dec 13 21:27:00 2021] Launched impl_1...
Run output will be captured here: D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 2917.035 ; gain = 85.164
[Mon Dec 13 21:27:00 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Users/Usuario/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/Usuario/AppData/Roaming/Xilinx/Vivado/init.tcl'
source system_top.tcl -notrace
Command: open_checkpoint D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 290.906 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Netlist 29-17] Analyzing 2922 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2009.305 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2009.305 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2009.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1710 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1482 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 36 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 3 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 2009.305 ; gain = 1718.398
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/adi_minimal/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/adi_minimal/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2009.305 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2009.305 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1799b68b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 2009.305 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 29 inverter(s) to 114 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13e12750d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.707 ; gain = 0.328
INFO: [Opt 31-389] Phase Retarget created 617 cells and removed 866 cells
INFO: [Opt 31-1021] In phase Retarget, 150 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: d309ce77

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2064.707 ; gain = 0.328
INFO: [Opt 31-389] Phase Constant propagation created 552 cells and removed 2600 cells
INFO: [Opt 31-1021] In phase Constant propagation, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1981d6ad4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2064.707 ; gain = 0.328
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4984 cells
INFO: [Opt 31-1021] In phase Sweep, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1103fad30

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2064.707 ; gain = 0.328
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1103fad30

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.707 ; gain = 0.328
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18adeff24

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2064.707 ; gain = 0.328
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             617  |             866  |                                            150  |
|  Constant propagation         |             552  |            2600  |                                             75  |
|  Sweep                        |               0  |            4984  |                                            101  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 2064.707 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19ed3d927

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2064.707 ; gain = 0.328

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.201 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 52 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 104
Ending PowerOpt Patch Enables Task | Checksum: 18d45dfed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.570 . Memory (MB): peak = 2760.504 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18d45dfed

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2760.504 ; gain = 695.797

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 11cbcf56e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2760.504 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 11cbcf56e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2760.504 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2760.504 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11cbcf56e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2760.504 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:14 . Memory (MB): peak = 2760.504 ; gain = 751.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2760.504 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.123 . Memory (MB): peak = 2760.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2760.504 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2760.504 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e48654f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2760.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X1Y22
GCIO site IOB_X1Y24
GCIO site IOB_X1Y26
GCIO site IOB_X1Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X0Y272
GCIO site IOB_X0Y274
GCIO site IOB_X0Y276
GCIO site IOB_X0Y278
GCIO site IOB_X0Y322
GCIO site IOB_X0Y324
GCIO site IOB_X0Y326
GCIO site IOB_X0Y328
WARNING: [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to IOB_X1Y76
	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y3
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a4242f35

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15fbbe745

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15fbbe745

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2760.504 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15fbbe745

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: edddbdff

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0. Replicated 9 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy. Replicated 6 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 22 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 22 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2760.504 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2760.504 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           22  |              0  |                     3  |           0  |           1  |  00:00:02  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           22  |              0  |                     3  |           0  |           2  |  00:00:02  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 109a28ea2

Time (s): cpu = 00:02:25 ; elapsed = 00:01:37 . Memory (MB): peak = 2760.504 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1e7b80510

Time (s): cpu = 00:02:28 ; elapsed = 00:01:40 . Memory (MB): peak = 2760.504 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e7b80510

Time (s): cpu = 00:02:28 ; elapsed = 00:01:40 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27a351418

Time (s): cpu = 00:02:38 ; elapsed = 00:01:45 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e8c69407

Time (s): cpu = 00:02:58 ; elapsed = 00:01:59 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d8d7b941

Time (s): cpu = 00:02:58 ; elapsed = 00:02:00 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16446a82b

Time (s): cpu = 00:02:59 ; elapsed = 00:02:00 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 193e9208e

Time (s): cpu = 00:03:20 ; elapsed = 00:02:23 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19d95fb83

Time (s): cpu = 00:03:23 ; elapsed = 00:02:27 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f52a189f

Time (s): cpu = 00:03:23 ; elapsed = 00:02:27 . Memory (MB): peak = 2760.504 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f52a189f

Time (s): cpu = 00:03:24 ; elapsed = 00:02:28 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 110c5d6c0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 110c5d6c0

Time (s): cpu = 00:03:46 ; elapsed = 00:02:43 . Memory (MB): peak = 2760.504 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.201. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1610a587b

Time (s): cpu = 00:03:48 ; elapsed = 00:02:44 . Memory (MB): peak = 2760.504 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1610a587b

Time (s): cpu = 00:03:49 ; elapsed = 00:02:45 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1610a587b

Time (s): cpu = 00:03:49 ; elapsed = 00:02:45 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1610a587b

Time (s): cpu = 00:03:50 ; elapsed = 00:02:46 . Memory (MB): peak = 2760.504 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2760.504 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1406de632

Time (s): cpu = 00:03:50 ; elapsed = 00:02:46 . Memory (MB): peak = 2760.504 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1406de632

Time (s): cpu = 00:03:51 ; elapsed = 00:02:47 . Memory (MB): peak = 2760.504 ; gain = 0.000
Ending Placer Task | Checksum: e25ceae6

Time (s): cpu = 00:03:51 ; elapsed = 00:02:47 . Memory (MB): peak = 2760.504 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:58 ; elapsed = 00:02:52 . Memory (MB): peak = 2760.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2760.504 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2760.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2760.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.524 . Memory (MB): peak = 2760.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.504 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X1Y22
GCIO site IOB_X1Y24
GCIO site IOB_X1Y26
GCIO site IOB_X1Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X0Y272
GCIO site IOB_X0Y274
GCIO site IOB_X0Y276
GCIO site IOB_X0Y278
GCIO site IOB_X0Y322
GCIO site IOB_X0Y324
GCIO site IOB_X0Y326
GCIO site IOB_X0Y328
WARNING: [DRC PLCK-23] Clock Placer Checks: Sub-optimal placement for a clock-capable IO pin and MMCM pair. 
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to IOB_X1Y76
	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y3
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: abdd8ddd ConstDB: 0 ShapeSum: 367f5d09 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 103b3d8d6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:34 . Memory (MB): peak = 2760.504 ; gain = 0.000
Post Restoration Checksum: NetGraph: 75dccda4 NumContArr: 8dd70b32 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 103b3d8d6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2773.930 ; gain = 13.426

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 103b3d8d6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 2786.426 ; gain = 25.922

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 103b3d8d6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 2786.426 ; gain = 25.922
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15d29a04e

Time (s): cpu = 00:01:40 ; elapsed = 00:00:59 . Memory (MB): peak = 2876.398 ; gain = 115.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.116  | TNS=0.000  | WHS=-0.531 | THS=-6299.584|

Phase 2 Router Initialization | Checksum: 1c579df21

Time (s): cpu = 00:01:59 ; elapsed = 00:01:10 . Memory (MB): peak = 2925.512 ; gain = 165.008

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00313542 %
  Global Horizontal Routing Utilization  = 0.0052339 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 56269
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 56267
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ea96f1ac

Time (s): cpu = 00:02:31 ; elapsed = 00:01:27 . Memory (MB): peak = 2928.605 ; gain = 168.102
INFO: [Route 35-580] Design has 103 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|            oserdes_clk_8 |         oserdes_clkdiv_8 |i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST|
|            oserdes_clk_1 |         oserdes_clkdiv_1 |i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST|
|            oserdes_clk_9 |         oserdes_clkdiv_9 |i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST|
|            oserdes_clk_2 |         oserdes_clkdiv_2 |i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST|
|            oserdes_clk_8 |         oserdes_clkdiv_8 |i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4752
 Number of Nodes with overlaps = 284
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.116  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cea8df5f

Time (s): cpu = 00:03:23 ; elapsed = 00:02:02 . Memory (MB): peak = 2928.605 ; gain = 168.102
Phase 4 Rip-up And Reroute | Checksum: 1cea8df5f

Time (s): cpu = 00:03:23 ; elapsed = 00:02:02 . Memory (MB): peak = 2928.605 ; gain = 168.102

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1cea8df5f

Time (s): cpu = 00:03:24 ; elapsed = 00:02:02 . Memory (MB): peak = 2928.605 ; gain = 168.102

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cea8df5f

Time (s): cpu = 00:03:24 ; elapsed = 00:02:02 . Memory (MB): peak = 2928.605 ; gain = 168.102
Phase 5 Delay and Skew Optimization | Checksum: 1cea8df5f

Time (s): cpu = 00:03:24 ; elapsed = 00:02:02 . Memory (MB): peak = 2928.605 ; gain = 168.102

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bd8068be

Time (s): cpu = 00:03:31 ; elapsed = 00:02:07 . Memory (MB): peak = 2928.605 ; gain = 168.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.116  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23972e928

Time (s): cpu = 00:03:32 ; elapsed = 00:02:07 . Memory (MB): peak = 2928.605 ; gain = 168.102
Phase 6 Post Hold Fix | Checksum: 23972e928

Time (s): cpu = 00:03:32 ; elapsed = 00:02:07 . Memory (MB): peak = 2928.605 ; gain = 168.102

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.15957 %
  Global Horizontal Routing Utilization  = 5.87006 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20fae8534

Time (s): cpu = 00:03:32 ; elapsed = 00:02:08 . Memory (MB): peak = 2928.605 ; gain = 168.102

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20fae8534

Time (s): cpu = 00:03:33 ; elapsed = 00:02:08 . Memory (MB): peak = 2928.605 ; gain = 168.102

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ce5a475e

Time (s): cpu = 00:03:38 ; elapsed = 00:02:14 . Memory (MB): peak = 2928.605 ; gain = 168.102

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.116  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ce5a475e

Time (s): cpu = 00:03:39 ; elapsed = 00:02:15 . Memory (MB): peak = 2928.605 ; gain = 168.102
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:39 ; elapsed = 00:02:15 . Memory (MB): peak = 2928.605 ; gain = 168.102

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:49 ; elapsed = 00:02:38 . Memory (MB): peak = 2928.605 ; gain = 168.102
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2928.605 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2928.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2928.605 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X1Y22
GCIO site IOB_X1Y24
GCIO site IOB_X1Y26
GCIO site IOB_X1Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X0Y272
GCIO site IOB_X0Y274
GCIO site IOB_X0Y276
GCIO site IOB_X0Y278
GCIO site IOB_X0Y322
GCIO site IOB_X0Y324
GCIO site IOB_X0Y326
GCIO site IOB_X0Y328
INFO: [Coretcl 2-168] The results of DRC are in file D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2928.605 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 3241.695 ; gain = 313.090
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
104 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3241.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3241.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X1Y22
GCIO site IOB_X1Y24
GCIO site IOB_X1Y26
GCIO site IOB_X1Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X0Y272
GCIO site IOB_X0Y274
GCIO site IOB_X0Y276
GCIO site IOB_X0Y278
GCIO site IOB_X0Y322
GCIO site IOB_X0Y324
GCIO site IOB_X0Y326
GCIO site IOB_X0Y328
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/pll_clk3_out on the i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 12 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/s_sc_areset, i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/s_sc_areset, i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset, i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset, i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset, i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset, i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset, i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/s_sc_areset, i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/s_sc_areset, i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/s_sc_areset, i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/s_sc_areset, and i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/s_sc_areset.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/data/mb_bootloop_le.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 50277664 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'D:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Dec 13 21:39:24 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
170 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:53 ; elapsed = 00:01:51 . Memory (MB): peak = 3597.211 ; gain = 355.516
INFO: [Common 17-206] Exiting Vivado at Mon Dec 13 21:39:26 2021...
[Mon Dec 13 21:39:47 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:12:47 . Memory (MB): peak = 2917.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2623 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3555.715 ; gain = 43.668
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3555.715 ; gain = 43.668
Generating merged BMM file for the design top 'system_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3555.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1434 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1210 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 3 instances
  SRLC16E => SRL16E: 1 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 3555.715 ; gain = 638.680
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3714.938 ; gain = 159.223
GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set
GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec 13 21:40:47 2021...
