// Seed: 3974170126
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_9;
  always @(posedge 1 or posedge "")
    if (id_2 - 1) id_9 <= id_3;
    else if (id_7[1 : 1'h0]) if (1) $display($display, 1, id_3, 1);
  wire id_10;
  always @(posedge 1 or posedge 1'b0) $display(1);
  module_0(
      id_2, id_7, id_10, id_10, id_5, id_8, id_10, id_10, id_2
  );
endmodule
