{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 1676.61,
	"cts__clock__skew__setup__pre_repair": 3576.01,
	"cts__clock__skew__hold__pre_repair": 419.433,
	"cts__timing__drv__max_slew_limit__pre_repair": -13.9865,
	"cts__timing__drv__max_slew__pre_repair": 292,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.0132118,
	"cts__timing__drv__max_cap__pre_repair": 4,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 5907,
	"cts__power__internal__total__pre_repair": 0.483383,
	"cts__power__switching__total__pre_repair": 0.582056,
	"cts__power__leakage__total__pre_repair": 0.00338285,
	"cts__power__total__pre_repair": 1.06882,
	"cts__design__io__pre_repair": 945,
	"cts__design__die__area__pre_repair": 1.96e+06,
	"cts__design__core__area__pre_repair": 1.9453e+06,
	"cts__design__instance__count__pre_repair": 2081459,
	"cts__design__instance__area__pre_repair": 268769,
	"cts__design__instance__count__stdcell__pre_repair": 2081435,
	"cts__design__instance__area__stdcell__pre_repair": 256180,
	"cts__design__instance__count__macros__pre_repair": 24,
	"cts__design__instance__area__macros__pre_repair": 12589.2,
	"cts__design__instance__utilization__pre_repair": 0.138164,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.13255,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 2114.15,
	"cts__clock__skew__setup__post_repair": 3522.65,
	"cts__clock__skew__hold__post_repair": 366.129,
	"cts__timing__drv__max_slew_limit__post_repair": -0.753407,
	"cts__timing__drv__max_slew__post_repair": 278,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0132118,
	"cts__timing__drv__max_cap__post_repair": 4,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 294,
	"cts__power__internal__total__post_repair": 0.483402,
	"cts__power__switching__total__post_repair": 0.582071,
	"cts__power__leakage__total__post_repair": 0.00338287,
	"cts__power__total__post_repair": 1.06886,
	"cts__design__io__post_repair": 945,
	"cts__design__die__area__post_repair": 1.96e+06,
	"cts__design__core__area__post_repair": 1.9453e+06,
	"cts__design__instance__count__post_repair": 2081483,
	"cts__design__instance__area__post_repair": 268777,
	"cts__design__instance__count__stdcell__post_repair": 2081459,
	"cts__design__instance__area__stdcell__post_repair": 256187,
	"cts__design__instance__count__macros__post_repair": 24,
	"cts__design__instance__area__macros__post_repair": 12589.2,
	"cts__design__instance__utilization__post_repair": 0.138167,
	"cts__design__instance__utilization__stdcell__post_repair": 0.132554,
	"cts__design__instance__displacement__total": 59082.5,
	"cts__design__instance__displacement__mean": 0.028,
	"cts__design__instance__displacement__max": 2.343,
	"cts__route__wirelength__estimated": 2.41938e+07,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 1665,
	"cts__design__instance__displacement__total": 1787.6,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 7.161,
	"cts__route__wirelength__estimated": 2.41976e+07,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 847.598,
	"cts__clock__skew__setup": 6754.21,
	"cts__clock__skew__hold": 745.259,
	"cts__timing__drv__max_slew_limit": -0.846854,
	"cts__timing__drv__max_slew": 359,
	"cts__timing__drv__max_cap_limit": -0.0151966,
	"cts__timing__drv__max_cap": 3,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.483479,
	"cts__power__switching__total": 0.583727,
	"cts__power__leakage__total": 0.00338287,
	"cts__power__total": 1.07059,
	"cts__design__io": 945,
	"cts__design__die__area": 1.96e+06,
	"cts__design__core__area": 1.9453e+06,
	"cts__design__instance__count": 2083148,
	"cts__design__instance__area": 268898,
	"cts__design__instance__count__stdcell": 2083124,
	"cts__design__instance__area__stdcell": 256309,
	"cts__design__instance__count__macros": 24,
	"cts__design__instance__area__macros": 12589.2,
	"cts__design__instance__utilization": 0.13823,
	"cts__design__instance__utilization__stdcell": 0.132616
}