
IS1300Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c50  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b0  08008de0  08008de0  00009de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009590  08009590  0000b060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009590  08009590  0000a590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009598  08009598  0000b060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009598  08009598  0000a598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800959c  0800959c  0000a59c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080095a0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002cfc  20000060  08009600  0000b060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002d5c  08009600  0000bd5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ff81  00000000  00000000  0000b090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004976  00000000  00000000  0002b011  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ad0  00000000  00000000  0002f988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014b1  00000000  00000000  00031458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af2b  00000000  00000000  00032909  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020252  00000000  00000000  0005d834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001004cf  00000000  00000000  0007da86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017df55  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000072ec  00000000  00000000  0017df98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00185284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008dc8 	.word	0x08008dc8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08008dc8 	.word	0x08008dc8

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  eventGroup = xEventGroupCreate();
 8000502:	f005 f8fd 	bl	8005700 <xEventGroupCreate>
 8000506:	4603      	mov	r3, r0
 8000508:	4a40      	ldr	r2, [pc, #256]	@ (800060c <MX_FREERTOS_Init+0x110>)
 800050a:	6013      	str	r3, [r2, #0]
  oledEventGroup = xEventGroupCreate();
 800050c:	f005 f8f8 	bl	8005700 <xEventGroupCreate>
 8000510:	4603      	mov	r3, r0
 8000512:	4a3f      	ldr	r2, [pc, #252]	@ (8000610 <MX_FREERTOS_Init+0x114>)
 8000514:	6013      	str	r3, [r2, #0]
  doBlink1 = false;
 8000516:	4b3f      	ldr	r3, [pc, #252]	@ (8000614 <MX_FREERTOS_Init+0x118>)
 8000518:	2200      	movs	r2, #0
 800051a:	701a      	strb	r2, [r3, #0]
  doBlink2 = false;
 800051c:	4b3e      	ldr	r3, [pc, #248]	@ (8000618 <MX_FREERTOS_Init+0x11c>)
 800051e:	2200      	movs	r2, #0
 8000520:	701a      	strb	r2, [r3, #0]
  blinkState = false;
 8000522:	4b3e      	ldr	r3, [pc, #248]	@ (800061c <MX_FREERTOS_Init+0x120>)
 8000524:	2200      	movs	r2, #0
 8000526:	701a      	strb	r2, [r3, #0]
  

  HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_SET);
 8000528:	2201      	movs	r2, #1
 800052a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800052e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000532:	f002 f8a5 	bl	8002680 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SR_Enable_GPIO_Port, SR_Enable_Pin, GPIO_PIN_RESET);
 8000536:	2200      	movs	r2, #0
 8000538:	2180      	movs	r1, #128	@ 0x80
 800053a:	4839      	ldr	r0, [pc, #228]	@ (8000620 <MX_FREERTOS_Init+0x124>)
 800053c:	f002 f8a0 	bl	8002680 <HAL_GPIO_WritePin>

  //init bars
  for(int i = 0; i < NUM_BARS; i++) {
 8000540:	2300      	movs	r3, #0
 8000542:	607b      	str	r3, [r7, #4]
 8000544:	e01f      	b.n	8000586 <MX_FREERTOS_Init+0x8a>
      oledBars[i].startTick = 0;
 8000546:	4937      	ldr	r1, [pc, #220]	@ (8000624 <MX_FREERTOS_Init+0x128>)
 8000548:	687a      	ldr	r2, [r7, #4]
 800054a:	4613      	mov	r3, r2
 800054c:	005b      	lsls	r3, r3, #1
 800054e:	4413      	add	r3, r2
 8000550:	009b      	lsls	r3, r3, #2
 8000552:	440b      	add	r3, r1
 8000554:	2200      	movs	r2, #0
 8000556:	601a      	str	r2, [r3, #0]
      oledBars[i].durationTick = 0;
 8000558:	4932      	ldr	r1, [pc, #200]	@ (8000624 <MX_FREERTOS_Init+0x128>)
 800055a:	687a      	ldr	r2, [r7, #4]
 800055c:	4613      	mov	r3, r2
 800055e:	005b      	lsls	r3, r3, #1
 8000560:	4413      	add	r3, r2
 8000562:	009b      	lsls	r3, r3, #2
 8000564:	440b      	add	r3, r1
 8000566:	3304      	adds	r3, #4
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
      oledBars[i].active = 0;
 800056c:	492d      	ldr	r1, [pc, #180]	@ (8000624 <MX_FREERTOS_Init+0x128>)
 800056e:	687a      	ldr	r2, [r7, #4]
 8000570:	4613      	mov	r3, r2
 8000572:	005b      	lsls	r3, r3, #1
 8000574:	4413      	add	r3, r2
 8000576:	009b      	lsls	r3, r3, #2
 8000578:	440b      	add	r3, r1
 800057a:	3308      	adds	r3, #8
 800057c:	2200      	movs	r2, #0
 800057e:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < NUM_BARS; i++) {
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	3301      	adds	r3, #1
 8000584:	607b      	str	r3, [r7, #4]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	2b07      	cmp	r3, #7
 800058a:	dddc      	ble.n	8000546 <MX_FREERTOS_Init+0x4a>
  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */

  lightMutex = xSemaphoreCreateMutex();
 800058c:	2001      	movs	r0, #1
 800058e:	f005 fc9e 	bl	8005ece <xQueueCreateMutex>
 8000592:	4603      	mov	r3, r0
 8000594:	4a24      	ldr	r2, [pc, #144]	@ (8000628 <MX_FREERTOS_Init+0x12c>)
 8000596:	6013      	str	r3, [r2, #0]
  oledMutex = xSemaphoreCreateMutex();
 8000598:	2001      	movs	r0, #1
 800059a:	f005 fc98 	bl	8005ece <xQueueCreateMutex>
 800059e:	4603      	mov	r3, r0
 80005a0:	4a22      	ldr	r2, [pc, #136]	@ (800062c <MX_FREERTOS_Init+0x130>)
 80005a2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005a4:	4a22      	ldr	r2, [pc, #136]	@ (8000630 <MX_FREERTOS_Init+0x134>)
 80005a6:	2100      	movs	r1, #0
 80005a8:	4822      	ldr	r0, [pc, #136]	@ (8000634 <MX_FREERTOS_Init+0x138>)
 80005aa:	f004 ffc7 	bl	800553c <osThreadNew>
 80005ae:	4603      	mov	r3, r0
 80005b0:	4a21      	ldr	r2, [pc, #132]	@ (8000638 <MX_FREERTOS_Init+0x13c>)
 80005b2:	6013      	str	r3, [r2, #0]

  /* creation of TLHandlerTask */
  TLHandlerTaskHandle = osThreadNew(TLHandler, NULL, &TLHandlerTask_attributes);
 80005b4:	4a21      	ldr	r2, [pc, #132]	@ (800063c <MX_FREERTOS_Init+0x140>)
 80005b6:	2100      	movs	r1, #0
 80005b8:	4821      	ldr	r0, [pc, #132]	@ (8000640 <MX_FREERTOS_Init+0x144>)
 80005ba:	f004 ffbf 	bl	800553c <osThreadNew>
 80005be:	4603      	mov	r3, r0
 80005c0:	4a20      	ldr	r2, [pc, #128]	@ (8000644 <MX_FREERTOS_Init+0x148>)
 80005c2:	6013      	str	r3, [r2, #0]

  /* creation of PLHandlerTask */
  PLHandlerTaskHandle = osThreadNew(PLHandler, NULL, &PLHandlerTask_attributes);
 80005c4:	4a20      	ldr	r2, [pc, #128]	@ (8000648 <MX_FREERTOS_Init+0x14c>)
 80005c6:	2100      	movs	r1, #0
 80005c8:	4820      	ldr	r0, [pc, #128]	@ (800064c <MX_FREERTOS_Init+0x150>)
 80005ca:	f004 ffb7 	bl	800553c <osThreadNew>
 80005ce:	4603      	mov	r3, r0
 80005d0:	4a1f      	ldr	r2, [pc, #124]	@ (8000650 <MX_FREERTOS_Init+0x154>)
 80005d2:	6013      	str	r3, [r2, #0]

  /* creation of InHandlerTask */
  InHandlerTaskHandle = osThreadNew(InHandler, NULL, &InHandlerTask_attributes);
 80005d4:	4a1f      	ldr	r2, [pc, #124]	@ (8000654 <MX_FREERTOS_Init+0x158>)
 80005d6:	2100      	movs	r1, #0
 80005d8:	481f      	ldr	r0, [pc, #124]	@ (8000658 <MX_FREERTOS_Init+0x15c>)
 80005da:	f004 ffaf 	bl	800553c <osThreadNew>
 80005de:	4603      	mov	r3, r0
 80005e0:	4a1e      	ldr	r2, [pc, #120]	@ (800065c <MX_FREERTOS_Init+0x160>)
 80005e2:	6013      	str	r3, [r2, #0]

  /* creation of blinkTaskHandle */
  blinkTaskHandleHandle = osThreadNew(blinkTask, NULL, &blinkTaskHandle_attributes);
 80005e4:	4a1e      	ldr	r2, [pc, #120]	@ (8000660 <MX_FREERTOS_Init+0x164>)
 80005e6:	2100      	movs	r1, #0
 80005e8:	481e      	ldr	r0, [pc, #120]	@ (8000664 <MX_FREERTOS_Init+0x168>)
 80005ea:	f004 ffa7 	bl	800553c <osThreadNew>
 80005ee:	4603      	mov	r3, r0
 80005f0:	4a1d      	ldr	r2, [pc, #116]	@ (8000668 <MX_FREERTOS_Init+0x16c>)
 80005f2:	6013      	str	r3, [r2, #0]

  /* creation of OLHandlerTask */
  OLHandlerTaskHandle = osThreadNew(OLHandler, NULL, &OLHandlerTask_attributes);
 80005f4:	4a1d      	ldr	r2, [pc, #116]	@ (800066c <MX_FREERTOS_Init+0x170>)
 80005f6:	2100      	movs	r1, #0
 80005f8:	481d      	ldr	r0, [pc, #116]	@ (8000670 <MX_FREERTOS_Init+0x174>)
 80005fa:	f004 ff9f 	bl	800553c <osThreadNew>
 80005fe:	4603      	mov	r3, r0
 8000600:	4a1c      	ldr	r2, [pc, #112]	@ (8000674 <MX_FREERTOS_Init+0x178>)
 8000602:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000604:	bf00      	nop
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	2000007c 	.word	0x2000007c
 8000610:	20000080 	.word	0x20000080
 8000614:	20000088 	.word	0x20000088
 8000618:	20000089 	.word	0x20000089
 800061c:	2000008a 	.word	0x2000008a
 8000620:	48000800 	.word	0x48000800
 8000624:	20000094 	.word	0x20000094
 8000628:	2000008c 	.word	0x2000008c
 800062c:	20000090 	.word	0x20000090
 8000630:	08008e74 	.word	0x08008e74
 8000634:	08000679 	.word	0x08000679
 8000638:	200000f4 	.word	0x200000f4
 800063c:	08008e98 	.word	0x08008e98
 8000640:	08000689 	.word	0x08000689
 8000644:	200000f8 	.word	0x200000f8
 8000648:	08008ebc 	.word	0x08008ebc
 800064c:	08000abd 	.word	0x08000abd
 8000650:	200000fc 	.word	0x200000fc
 8000654:	08008ee0 	.word	0x08008ee0
 8000658:	08000b3d 	.word	0x08000b3d
 800065c:	20000100 	.word	0x20000100
 8000660:	08008f04 	.word	0x08008f04
 8000664:	08000c55 	.word	0x08000c55
 8000668:	20000104 	.word	0x20000104
 800066c:	08008f28 	.word	0x08008f28
 8000670:	08000cf9 	.word	0x08000cf9
 8000674:	20000108 	.word	0x20000108

08000678 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000680:	2001      	movs	r0, #1
 8000682:	f004 ffed 	bl	8005660 <osDelay>
 8000686:	e7fb      	b.n	8000680 <StartDefaultTask+0x8>

08000688 <TLHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TLHandler */
void TLHandler(void *argument)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b08a      	sub	sp, #40	@ 0x28
 800068c:	af02      	add	r7, sp, #8
 800068e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TLHandler */
  /* Infinite loop */
	static states State, NextState;
  for(;;)
  {
    State = NSG_EWR;
 8000690:	4ba8      	ldr	r3, [pc, #672]	@ (8000934 <TLHandler+0x2ac>)
 8000692:	2200      	movs	r2, #0
 8000694:	701a      	strb	r2, [r3, #0]
    NextState = NSG_EWR;
 8000696:	4ba8      	ldr	r3, [pc, #672]	@ (8000938 <TLHandler+0x2b0>)
 8000698:	2200      	movs	r2, #0
 800069a:	701a      	strb	r2, [r3, #0]
    uint32_t instruction, elapsedTime;
    bool toGreen = false; // decide whether to go from yellow to red or yellow to green 
 800069c:	2300      	movs	r3, #0
 800069e:	77fb      	strb	r3, [r7, #31]
    EventBits_t receivedBits;
    TickType_t xStartTimer, xEndTimer;
    instruction = PL1_Green | PL2_Red;
 80006a0:	f44f 2301 	mov.w	r3, #528384	@ 0x81000
 80006a4:	61bb      	str	r3, [r7, #24]
    current_instruction = update_instruction(current_instruction, instruction, PL);
 80006a6:	4ba5      	ldr	r3, [pc, #660]	@ (800093c <TLHandler+0x2b4>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	2201      	movs	r2, #1
 80006ac:	69b9      	ldr	r1, [r7, #24]
 80006ae:	4618      	mov	r0, r3
 80006b0:	f001 fbf6 	bl	8001ea0 <update_instruction>
 80006b4:	4603      	mov	r3, r0
 80006b6:	4aa1      	ldr	r2, [pc, #644]	@ (800093c <TLHandler+0x2b4>)
 80006b8:	6013      	str	r3, [r2, #0]
    while (1) {
        State = NextState;
 80006ba:	4b9f      	ldr	r3, [pc, #636]	@ (8000938 <TLHandler+0x2b0>)
 80006bc:	781a      	ldrb	r2, [r3, #0]
 80006be:	4b9d      	ldr	r3, [pc, #628]	@ (8000934 <TLHandler+0x2ac>)
 80006c0:	701a      	strb	r2, [r3, #0]
        switch(State) {
 80006c2:	4b9c      	ldr	r3, [pc, #624]	@ (8000934 <TLHandler+0x2ac>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	2b03      	cmp	r3, #3
 80006c8:	d8f7      	bhi.n	80006ba <TLHandler+0x32>
 80006ca:	a201      	add	r2, pc, #4	@ (adr r2, 80006d0 <TLHandler+0x48>)
 80006cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006d0:	080006e1 	.word	0x080006e1
 80006d4:	080007f1 	.word	0x080007f1
 80006d8:	080008b5 	.word	0x080008b5
 80006dc:	08000993 	.word	0x08000993
        case NSG_EWR:
            instruction = TL_NS_Green | TL_EW_Red;
 80006e0:	4b97      	ldr	r3, [pc, #604]	@ (8000940 <TLHandler+0x2b8>)
 80006e2:	61bb      	str	r3, [r7, #24]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 80006e4:	4b95      	ldr	r3, [pc, #596]	@ (800093c <TLHandler+0x2b4>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	2200      	movs	r2, #0
 80006ea:	69b9      	ldr	r1, [r7, #24]
 80006ec:	4618      	mov	r0, r3
 80006ee:	f001 fbd7 	bl	8001ea0 <update_instruction>
 80006f2:	4603      	mov	r3, r0
 80006f4:	4a91      	ldr	r2, [pc, #580]	@ (800093c <TLHandler+0x2b4>)
 80006f6:	6013      	str	r3, [r2, #0]
            startBar(G1, greenDelay);
 80006f8:	f242 7110 	movw	r1, #10000	@ 0x2710
 80006fc:	2004      	movs	r0, #4
 80006fe:	f000 fd03 	bl	8001108 <startBar>
            stopBar(R1);
 8000702:	2005      	movs	r0, #5
 8000704:	f000 fd3c 	bl	8001180 <stopBar>
            // check if the PL2 is pressed, or there is a car by TL1 or TL3
            xStartTimer = xTaskGetTickCount();
 8000708:	f006 fc22 	bl	8006f50 <xTaskGetTickCount>
 800070c:	6178      	str	r0, [r7, #20]
            receivedBits = xEventGroupWaitBits(eventGroup, Event_PL2 | Event_TL1_Switch | Event_TL3_Switch | Event_TL2_Switch | Event_TL4_Switch | Event_PL2_Pressed_Yellow, pdTRUE, pdFALSE, greenDelay);
 800070e:	4b8d      	ldr	r3, [pc, #564]	@ (8000944 <TLHandler+0x2bc>)
 8000710:	6818      	ldr	r0, [r3, #0]
 8000712:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000716:	9300      	str	r3, [sp, #0]
 8000718:	2300      	movs	r3, #0
 800071a:	2201      	movs	r2, #1
 800071c:	f240 213e 	movw	r1, #574	@ 0x23e
 8000720:	f005 f808 	bl	8005734 <xEventGroupWaitBits>
 8000724:	6138      	str	r0, [r7, #16]
            xEndTimer = xTaskGetTickCount();
 8000726:	f006 fc13 	bl	8006f50 <xTaskGetTickCount>
 800072a:	60f8      	str	r0, [r7, #12]
            elapsedTime = xEndTimer - xStartTimer;
 800072c:	68fa      	ldr	r2, [r7, #12]
 800072e:	697b      	ldr	r3, [r7, #20]
 8000730:	1ad3      	subs	r3, r2, r3
 8000732:	60bb      	str	r3, [r7, #8]
            if(receivedBits & Event_PL2 || receivedBits & Event_PL2_Pressed_Yellow) {
 8000734:	693b      	ldr	r3, [r7, #16]
 8000736:	f003 0302 	and.w	r3, r3, #2
 800073a:	2b00      	cmp	r3, #0
 800073c:	d104      	bne.n	8000748 <TLHandler+0xc0>
 800073e:	693b      	ldr	r3, [r7, #16]
 8000740:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000744:	2b00      	cmp	r3, #0
 8000746:	d01a      	beq.n	800077e <TLHandler+0xf6>
              doBlink2 = true;
 8000748:	4b7f      	ldr	r3, [pc, #508]	@ (8000948 <TLHandler+0x2c0>)
 800074a:	2201      	movs	r2, #1
 800074c:	701a      	strb	r2, [r3, #0]
              startBar(P2, pedestrianDelay);
 800074e:	f641 3158 	movw	r1, #7000	@ 0x1b58
 8000752:	2002      	movs	r0, #2
 8000754:	f000 fcd8 	bl	8001108 <startBar>
              vTaskDelay(greenDelay - elapsedTime < pedestrianDelay ? (greenDelay - elapsedTime) : pedestrianDelay - yellowDelay);
 8000758:	68bb      	ldr	r3, [r7, #8]
 800075a:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 800075e:	3310      	adds	r3, #16
 8000760:	f641 3257 	movw	r2, #6999	@ 0x1b57
 8000764:	4293      	cmp	r3, r2
 8000766:	d804      	bhi.n	8000772 <TLHandler+0xea>
 8000768:	68bb      	ldr	r3, [r7, #8]
 800076a:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 800076e:	3310      	adds	r3, #16
 8000770:	e001      	b.n	8000776 <TLHandler+0xee>
 8000772:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000776:	4618      	mov	r0, r3
 8000778:	f006 fa98 	bl	8006cac <vTaskDelay>
 800077c:	e032      	b.n	80007e4 <TLHandler+0x15c>
            } else if((receivedBits & Event_TL2_Switch || receivedBits & Event_TL4_Switch) && !(receivedBits & Event_TL1_Switch || receivedBits & Event_TL3_Switch)) {
 800077e:	693b      	ldr	r3, [r7, #16]
 8000780:	f003 0308 	and.w	r3, r3, #8
 8000784:	2b00      	cmp	r3, #0
 8000786:	d104      	bne.n	8000792 <TLHandler+0x10a>
 8000788:	693b      	ldr	r3, [r7, #16]
 800078a:	f003 0320 	and.w	r3, r3, #32
 800078e:	2b00      	cmp	r3, #0
 8000790:	d00d      	beq.n	80007ae <TLHandler+0x126>
 8000792:	693b      	ldr	r3, [r7, #16]
 8000794:	f003 0304 	and.w	r3, r3, #4
 8000798:	2b00      	cmp	r3, #0
 800079a:	d108      	bne.n	80007ae <TLHandler+0x126>
 800079c:	693b      	ldr	r3, [r7, #16]
 800079e:	f003 0310 	and.w	r3, r3, #16
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d103      	bne.n	80007ae <TLHandler+0x126>
              NextState = NSG_EWR;
 80007a6:	4b64      	ldr	r3, [pc, #400]	@ (8000938 <TLHandler+0x2b0>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	701a      	strb	r2, [r3, #0]
              break;
 80007ac:	e17a      	b.n	8000aa4 <TLHandler+0x41c>
            } else if(receivedBits & Event_TL1_Switch || receivedBits & Event_TL3_Switch) {
 80007ae:	693b      	ldr	r3, [r7, #16]
 80007b0:	f003 0304 	and.w	r3, r3, #4
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d104      	bne.n	80007c2 <TLHandler+0x13a>
 80007b8:	693b      	ldr	r3, [r7, #16]
 80007ba:	f003 0310 	and.w	r3, r3, #16
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d010      	beq.n	80007e4 <TLHandler+0x15c>
              startBar(R2, redDelayMax);
 80007c2:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 80007c6:	2007      	movs	r0, #7
 80007c8:	f000 fc9e 	bl	8001108 <startBar>
              //stopBar(G1); If green should disappear from screen when redDelay toggles instead
              vTaskDelay(greenDelay - elapsedTime < redDelayMax ? (greenDelay - elapsedTime) : redDelayMax);
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 80007d2:	3310      	adds	r3, #16
 80007d4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80007d8:	4293      	cmp	r3, r2
 80007da:	bf28      	it	cs
 80007dc:	4613      	movcs	r3, r2
 80007de:	4618      	mov	r0, r3
 80007e0:	f006 fa64 	bl	8006cac <vTaskDelay>
            }
            NextState = NSY_EWR;
 80007e4:	4b54      	ldr	r3, [pc, #336]	@ (8000938 <TLHandler+0x2b0>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	701a      	strb	r2, [r3, #0]
            toGreen = false;
 80007ea:	2300      	movs	r3, #0
 80007ec:	77fb      	strb	r3, [r7, #31]
            break;
 80007ee:	e159      	b.n	8000aa4 <TLHandler+0x41c>
        case NSY_EWR:
            instruction = TL_NS_Yellow | TL_EW_Red;
 80007f0:	4b56      	ldr	r3, [pc, #344]	@ (800094c <TLHandler+0x2c4>)
 80007f2:	61bb      	str	r3, [r7, #24]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 80007f4:	4b51      	ldr	r3, [pc, #324]	@ (800093c <TLHandler+0x2b4>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2200      	movs	r2, #0
 80007fa:	69b9      	ldr	r1, [r7, #24]
 80007fc:	4618      	mov	r0, r3
 80007fe:	f001 fb4f 	bl	8001ea0 <update_instruction>
 8000802:	4603      	mov	r3, r0
 8000804:	4a4d      	ldr	r2, [pc, #308]	@ (800093c <TLHandler+0x2b4>)
 8000806:	6013      	str	r3, [r2, #0]
            if (toGreen) {
 8000808:	7ffb      	ldrb	r3, [r7, #31]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d035      	beq.n	800087a <TLHandler+0x1f2>
              startBar(R2, redDelayMax);
 800080e:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000812:	2007      	movs	r0, #7
 8000814:	f000 fc78 	bl	8001108 <startBar>
              stopBar(G2);
 8000818:	2006      	movs	r0, #6
 800081a:	f000 fcb1 	bl	8001180 <stopBar>
              xStartTimer = xTaskGetTickCount();
 800081e:	f006 fb97 	bl	8006f50 <xTaskGetTickCount>
 8000822:	6178      	str	r0, [r7, #20]
              receivedBits = xEventGroupWaitBits(eventGroup, Event_PL2, pdTRUE, pdFALSE, yellowDelay);
 8000824:	4b47      	ldr	r3, [pc, #284]	@ (8000944 <TLHandler+0x2bc>)
 8000826:	6818      	ldr	r0, [r3, #0]
 8000828:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800082c:	9300      	str	r3, [sp, #0]
 800082e:	2300      	movs	r3, #0
 8000830:	2201      	movs	r2, #1
 8000832:	2102      	movs	r1, #2
 8000834:	f004 ff7e 	bl	8005734 <xEventGroupWaitBits>
 8000838:	6138      	str	r0, [r7, #16]
              xEndTimer = xTaskGetTickCount();
 800083a:	f006 fb89 	bl	8006f50 <xTaskGetTickCount>
 800083e:	60f8      	str	r0, [r7, #12]
              elapsedTime = xEndTimer - xStartTimer;
 8000840:	68fa      	ldr	r2, [r7, #12]
 8000842:	697b      	ldr	r3, [r7, #20]
 8000844:	1ad3      	subs	r3, r2, r3
 8000846:	60bb      	str	r3, [r7, #8]
              if(receivedBits & Event_PL2) {
 8000848:	693b      	ldr	r3, [r7, #16]
 800084a:	f003 0302 	and.w	r3, r3, #2
 800084e:	2b00      	cmp	r3, #0
 8000850:	d00f      	beq.n	8000872 <TLHandler+0x1ea>
                doBlink2 = true;
 8000852:	4b3d      	ldr	r3, [pc, #244]	@ (8000948 <TLHandler+0x2c0>)
 8000854:	2201      	movs	r2, #1
 8000856:	701a      	strb	r2, [r3, #0]
                xEventGroupSetBits(eventGroup, Event_PL2_Pressed_Yellow);
 8000858:	4b3a      	ldr	r3, [pc, #232]	@ (8000944 <TLHandler+0x2bc>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000860:	4618      	mov	r0, r3
 8000862:	f005 f872 	bl	800594a <xEventGroupSetBits>
                vTaskDelay(yellowDelay - elapsedTime);
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 800086c:	4618      	mov	r0, r3
 800086e:	f006 fa1d 	bl	8006cac <vTaskDelay>
              }
              NextState = NSG_EWR;
 8000872:	4b31      	ldr	r3, [pc, #196]	@ (8000938 <TLHandler+0x2b0>)
 8000874:	2200      	movs	r2, #0
 8000876:	701a      	strb	r2, [r3, #0]
 8000878:	e019      	b.n	80008ae <TLHandler+0x226>
            } else {
              vTaskDelay(yellowDelay);
 800087a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800087e:	f006 fa15 	bl	8006cac <vTaskDelay>
              NextState = NSR_EWY;
 8000882:	4b2d      	ldr	r3, [pc, #180]	@ (8000938 <TLHandler+0x2b0>)
 8000884:	2202      	movs	r2, #2
 8000886:	701a      	strb	r2, [r3, #0]
              xEventGroupSetBits(eventGroup, Event_EW_Safe_Walk);
 8000888:	4b2e      	ldr	r3, [pc, #184]	@ (8000944 <TLHandler+0x2bc>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	2180      	movs	r1, #128	@ 0x80
 800088e:	4618      	mov	r0, r3
 8000890:	f005 f85b 	bl	800594a <xEventGroupSetBits>
              doBlink2 = false;
 8000894:	4b2c      	ldr	r3, [pc, #176]	@ (8000948 <TLHandler+0x2c0>)
 8000896:	2200      	movs	r2, #0
 8000898:	701a      	strb	r2, [r3, #0]
              current_instruction = update_instruction(current_instruction, 0, PLB);
 800089a:	4b28      	ldr	r3, [pc, #160]	@ (800093c <TLHandler+0x2b4>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	2202      	movs	r2, #2
 80008a0:	2100      	movs	r1, #0
 80008a2:	4618      	mov	r0, r3
 80008a4:	f001 fafc 	bl	8001ea0 <update_instruction>
 80008a8:	4603      	mov	r3, r0
 80008aa:	4a24      	ldr	r2, [pc, #144]	@ (800093c <TLHandler+0x2b4>)
 80008ac:	6013      	str	r3, [r2, #0]
            }
            toGreen = true;
 80008ae:	2301      	movs	r3, #1
 80008b0:	77fb      	strb	r3, [r7, #31]
            break;
 80008b2:	e0f7      	b.n	8000aa4 <TLHandler+0x41c>
        case NSR_EWY:
            instruction = TL_NS_Red | TL_EW_Yellow;
 80008b4:	4b26      	ldr	r3, [pc, #152]	@ (8000950 <TLHandler+0x2c8>)
 80008b6:	61bb      	str	r3, [r7, #24]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 80008b8:	4b20      	ldr	r3, [pc, #128]	@ (800093c <TLHandler+0x2b4>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2200      	movs	r2, #0
 80008be:	69b9      	ldr	r1, [r7, #24]
 80008c0:	4618      	mov	r0, r3
 80008c2:	f001 faed 	bl	8001ea0 <update_instruction>
 80008c6:	4603      	mov	r3, r0
 80008c8:	4a1c      	ldr	r2, [pc, #112]	@ (800093c <TLHandler+0x2b4>)
 80008ca:	6013      	str	r3, [r2, #0]
            if (toGreen) {
 80008cc:	7ffb      	ldrb	r3, [r7, #31]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d042      	beq.n	8000958 <TLHandler+0x2d0>
              stopBar(G1);
 80008d2:	2004      	movs	r0, #4
 80008d4:	f000 fc54 	bl	8001180 <stopBar>
              xStartTimer = xTaskGetTickCount();
 80008d8:	f006 fb3a 	bl	8006f50 <xTaskGetTickCount>
 80008dc:	6178      	str	r0, [r7, #20]
              receivedBits = xEventGroupWaitBits(eventGroup, Event_PL1, pdTRUE, pdFALSE, yellowDelay);
 80008de:	4b19      	ldr	r3, [pc, #100]	@ (8000944 <TLHandler+0x2bc>)
 80008e0:	6818      	ldr	r0, [r3, #0]
 80008e2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80008e6:	9300      	str	r3, [sp, #0]
 80008e8:	2300      	movs	r3, #0
 80008ea:	2201      	movs	r2, #1
 80008ec:	2101      	movs	r1, #1
 80008ee:	f004 ff21 	bl	8005734 <xEventGroupWaitBits>
 80008f2:	6138      	str	r0, [r7, #16]
              xEndTimer = xTaskGetTickCount();
 80008f4:	f006 fb2c 	bl	8006f50 <xTaskGetTickCount>
 80008f8:	60f8      	str	r0, [r7, #12]
              elapsedTime = xEndTimer - xStartTimer;
 80008fa:	68fa      	ldr	r2, [r7, #12]
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	1ad3      	subs	r3, r2, r3
 8000900:	60bb      	str	r3, [r7, #8]
              if(receivedBits & Event_PL1) {
 8000902:	693b      	ldr	r3, [r7, #16]
 8000904:	f003 0301 	and.w	r3, r3, #1
 8000908:	2b00      	cmp	r3, #0
 800090a:	d00f      	beq.n	800092c <TLHandler+0x2a4>
                doBlink1 = true;
 800090c:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <TLHandler+0x2cc>)
 800090e:	2201      	movs	r2, #1
 8000910:	701a      	strb	r2, [r3, #0]
                xEventGroupSetBits(eventGroup, Event_PL1_Pressed_Yellow);
 8000912:	4b0c      	ldr	r3, [pc, #48]	@ (8000944 <TLHandler+0x2bc>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800091a:	4618      	mov	r0, r3
 800091c:	f005 f815 	bl	800594a <xEventGroupSetBits>
                vTaskDelay(yellowDelay - elapsedTime);
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 8000926:	4618      	mov	r0, r3
 8000928:	f006 f9c0 	bl	8006cac <vTaskDelay>
              }
              NextState = NSR_EWG;
 800092c:	4b02      	ldr	r3, [pc, #8]	@ (8000938 <TLHandler+0x2b0>)
 800092e:	2203      	movs	r2, #3
 8000930:	701a      	strb	r2, [r3, #0]
 8000932:	e02b      	b.n	800098c <TLHandler+0x304>
 8000934:	2000010c 	.word	0x2000010c
 8000938:	2000010d 	.word	0x2000010d
 800093c:	20000084 	.word	0x20000084
 8000940:	00802084 	.word	0x00802084
 8000944:	2000007c 	.word	0x2000007c
 8000948:	20000089 	.word	0x20000089
 800094c:	00804088 	.word	0x00804088
 8000950:	00408050 	.word	0x00408050
 8000954:	20000088 	.word	0x20000088
            } else {
              vTaskDelay(yellowDelay);
 8000958:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800095c:	f006 f9a6 	bl	8006cac <vTaskDelay>
              NextState = NSY_EWR;
 8000960:	4b51      	ldr	r3, [pc, #324]	@ (8000aa8 <TLHandler+0x420>)
 8000962:	2201      	movs	r2, #1
 8000964:	701a      	strb	r2, [r3, #0]
              xEventGroupSetBits(eventGroup, Event_NS_Safe_Walk); // tell the pedestrian light that the N/S traffic is green
 8000966:	4b51      	ldr	r3, [pc, #324]	@ (8000aac <TLHandler+0x424>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	2140      	movs	r1, #64	@ 0x40
 800096c:	4618      	mov	r0, r3
 800096e:	f004 ffec 	bl	800594a <xEventGroupSetBits>
              doBlink1 = false;
 8000972:	4b4f      	ldr	r3, [pc, #316]	@ (8000ab0 <TLHandler+0x428>)
 8000974:	2200      	movs	r2, #0
 8000976:	701a      	strb	r2, [r3, #0]
              current_instruction = update_instruction(current_instruction, 0, PLB);
 8000978:	4b4e      	ldr	r3, [pc, #312]	@ (8000ab4 <TLHandler+0x42c>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2202      	movs	r2, #2
 800097e:	2100      	movs	r1, #0
 8000980:	4618      	mov	r0, r3
 8000982:	f001 fa8d 	bl	8001ea0 <update_instruction>
 8000986:	4603      	mov	r3, r0
 8000988:	4a4a      	ldr	r2, [pc, #296]	@ (8000ab4 <TLHandler+0x42c>)
 800098a:	6013      	str	r3, [r2, #0]
            }
            toGreen = true;
 800098c:	2301      	movs	r3, #1
 800098e:	77fb      	strb	r3, [r7, #31]
            break;
 8000990:	e088      	b.n	8000aa4 <TLHandler+0x41c>
        case NSR_EWG:
            instruction = TL_NS_Red | TL_EW_Green;
 8000992:	4b49      	ldr	r3, [pc, #292]	@ (8000ab8 <TLHandler+0x430>)
 8000994:	61bb      	str	r3, [r7, #24]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 8000996:	4b47      	ldr	r3, [pc, #284]	@ (8000ab4 <TLHandler+0x42c>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	2200      	movs	r2, #0
 800099c:	69b9      	ldr	r1, [r7, #24]
 800099e:	4618      	mov	r0, r3
 80009a0:	f001 fa7e 	bl	8001ea0 <update_instruction>
 80009a4:	4603      	mov	r3, r0
 80009a6:	4a43      	ldr	r2, [pc, #268]	@ (8000ab4 <TLHandler+0x42c>)
 80009a8:	6013      	str	r3, [r2, #0]
            startBar(G2, greenDelay);
 80009aa:	f242 7110 	movw	r1, #10000	@ 0x2710
 80009ae:	2006      	movs	r0, #6
 80009b0:	f000 fbaa 	bl	8001108 <startBar>
            stopBar(R2);
 80009b4:	2007      	movs	r0, #7
 80009b6:	f000 fbe3 	bl	8001180 <stopBar>
            xStartTimer = xTaskGetTickCount();
 80009ba:	f006 fac9 	bl	8006f50 <xTaskGetTickCount>
 80009be:	6178      	str	r0, [r7, #20]
            receivedBits = xEventGroupWaitBits(eventGroup, Event_PL1 | Event_TL1_Switch | Event_TL3_Switch | Event_TL2_Switch | Event_TL4_Switch | Event_PL1_Pressed_Yellow, pdTRUE, pdFALSE, greenDelay);
 80009c0:	4b3a      	ldr	r3, [pc, #232]	@ (8000aac <TLHandler+0x424>)
 80009c2:	6818      	ldr	r0, [r3, #0]
 80009c4:	f242 7310 	movw	r3, #10000	@ 0x2710
 80009c8:	9300      	str	r3, [sp, #0]
 80009ca:	2300      	movs	r3, #0
 80009cc:	2201      	movs	r2, #1
 80009ce:	f240 113d 	movw	r1, #317	@ 0x13d
 80009d2:	f004 feaf 	bl	8005734 <xEventGroupWaitBits>
 80009d6:	6138      	str	r0, [r7, #16]
            xEndTimer = xTaskGetTickCount();
 80009d8:	f006 faba 	bl	8006f50 <xTaskGetTickCount>
 80009dc:	60f8      	str	r0, [r7, #12]
            elapsedTime = xEndTimer - xStartTimer;
 80009de:	68fa      	ldr	r2, [r7, #12]
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	1ad3      	subs	r3, r2, r3
 80009e4:	60bb      	str	r3, [r7, #8]

            if(receivedBits & Event_PL1 || receivedBits & Event_PL1_Pressed_Yellow) {
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	f003 0301 	and.w	r3, r3, #1
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d104      	bne.n	80009fa <TLHandler+0x372>
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d01a      	beq.n	8000a30 <TLHandler+0x3a8>
              doBlink1 = true;
 80009fa:	4b2d      	ldr	r3, [pc, #180]	@ (8000ab0 <TLHandler+0x428>)
 80009fc:	2201      	movs	r2, #1
 80009fe:	701a      	strb	r2, [r3, #0]
              startBar(P1, pedestrianDelay);
 8000a00:	f641 3158 	movw	r1, #7000	@ 0x1b58
 8000a04:	2000      	movs	r0, #0
 8000a06:	f000 fb7f 	bl	8001108 <startBar>
              vTaskDelay(greenDelay - elapsedTime < pedestrianDelay ? (greenDelay - elapsedTime) : pedestrianDelay - yellowDelay);
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 8000a10:	3310      	adds	r3, #16
 8000a12:	f641 3257 	movw	r2, #6999	@ 0x1b57
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d804      	bhi.n	8000a24 <TLHandler+0x39c>
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 8000a20:	3310      	adds	r3, #16
 8000a22:	e001      	b.n	8000a28 <TLHandler+0x3a0>
 8000a24:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f006 f93f 	bl	8006cac <vTaskDelay>
 8000a2e:	e032      	b.n	8000a96 <TLHandler+0x40e>
            } else if((receivedBits & Event_TL1_Switch || receivedBits & Event_TL3_Switch) && !(receivedBits & Event_TL2_Switch || receivedBits & Event_TL4_Switch)) {
 8000a30:	693b      	ldr	r3, [r7, #16]
 8000a32:	f003 0304 	and.w	r3, r3, #4
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d104      	bne.n	8000a44 <TLHandler+0x3bc>
 8000a3a:	693b      	ldr	r3, [r7, #16]
 8000a3c:	f003 0310 	and.w	r3, r3, #16
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d00d      	beq.n	8000a60 <TLHandler+0x3d8>
 8000a44:	693b      	ldr	r3, [r7, #16]
 8000a46:	f003 0308 	and.w	r3, r3, #8
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d108      	bne.n	8000a60 <TLHandler+0x3d8>
 8000a4e:	693b      	ldr	r3, [r7, #16]
 8000a50:	f003 0320 	and.w	r3, r3, #32
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d103      	bne.n	8000a60 <TLHandler+0x3d8>
              NextState = NSR_EWG;
 8000a58:	4b13      	ldr	r3, [pc, #76]	@ (8000aa8 <TLHandler+0x420>)
 8000a5a:	2203      	movs	r2, #3
 8000a5c:	701a      	strb	r2, [r3, #0]
              break;
 8000a5e:	e021      	b.n	8000aa4 <TLHandler+0x41c>
            } else if(receivedBits & Event_TL2_Switch || receivedBits & Event_TL4_Switch ) {
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	f003 0308 	and.w	r3, r3, #8
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d104      	bne.n	8000a74 <TLHandler+0x3ec>
 8000a6a:	693b      	ldr	r3, [r7, #16]
 8000a6c:	f003 0320 	and.w	r3, r3, #32
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d010      	beq.n	8000a96 <TLHandler+0x40e>
              startBar(R1, redDelayMax);
 8000a74:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000a78:	2005      	movs	r0, #5
 8000a7a:	f000 fb45 	bl	8001108 <startBar>
              //stopBar(G2); If greenDelay should disappear when redDelay is used
              vTaskDelay(greenDelay - elapsedTime < redDelayMax ? (greenDelay - elapsedTime) : redDelayMax);
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 8000a84:	3310      	adds	r3, #16
 8000a86:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	bf28      	it	cs
 8000a8e:	4613      	movcs	r3, r2
 8000a90:	4618      	mov	r0, r3
 8000a92:	f006 f90b 	bl	8006cac <vTaskDelay>
            }
            toGreen = false;
 8000a96:	2300      	movs	r3, #0
 8000a98:	77fb      	strb	r3, [r7, #31]
            NextState = NSR_EWY;
 8000a9a:	4b03      	ldr	r3, [pc, #12]	@ (8000aa8 <TLHandler+0x420>)
 8000a9c:	2202      	movs	r2, #2
 8000a9e:	701a      	strb	r2, [r3, #0]
            break;
 8000aa0:	bf00      	nop
 8000aa2:	e60a      	b.n	80006ba <TLHandler+0x32>
        State = NextState;
 8000aa4:	e609      	b.n	80006ba <TLHandler+0x32>
 8000aa6:	bf00      	nop
 8000aa8:	2000010d 	.word	0x2000010d
 8000aac:	2000007c 	.word	0x2000007c
 8000ab0:	20000088 	.word	0x20000088
 8000ab4:	20000084 	.word	0x20000084
 8000ab8:	00208030 	.word	0x00208030

08000abc <PLHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PLHandler */
void PLHandler(void *argument)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af02      	add	r7, sp, #8
 8000ac2:	6078      	str	r0, [r7, #4]
  EventBits_t receivedBits;
  uint32_t instruction;
  for(;;)
  {

	  receivedBits = xEventGroupWaitBits(eventGroup, Event_NS_Safe_Walk  | Event_EW_Safe_Walk, pdTRUE, pdFALSE, portMAX_DELAY);
 8000ac4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b30 <PLHandler+0x74>)
 8000ac6:	6818      	ldr	r0, [r3, #0]
 8000ac8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000acc:	9300      	str	r3, [sp, #0]
 8000ace:	2300      	movs	r3, #0
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	21c0      	movs	r1, #192	@ 0xc0
 8000ad4:	f004 fe2e 	bl	8005734 <xEventGroupWaitBits>
 8000ad8:	60f8      	str	r0, [r7, #12]
      if(receivedBits & Event_NS_Safe_Walk) {
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d00f      	beq.n	8000b04 <PLHandler+0x48>
    	  instruction = PL1_Green | PL2_Red;
 8000ae4:	f44f 2301 	mov.w	r3, #528384	@ 0x81000
 8000ae8:	60bb      	str	r3, [r7, #8]
    	  current_instruction = update_instruction(current_instruction, instruction, PL);
 8000aea:	4b12      	ldr	r3, [pc, #72]	@ (8000b34 <PLHandler+0x78>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	2201      	movs	r2, #1
 8000af0:	68b9      	ldr	r1, [r7, #8]
 8000af2:	4618      	mov	r0, r3
 8000af4:	f001 f9d4 	bl	8001ea0 <update_instruction>
 8000af8:	4603      	mov	r3, r0
 8000afa:	4a0e      	ldr	r2, [pc, #56]	@ (8000b34 <PLHandler+0x78>)
 8000afc:	6013      	str	r3, [r2, #0]
        stopBar(P1);
 8000afe:	2000      	movs	r0, #0
 8000b00:	f000 fb3e 	bl	8001180 <stopBar>
      }
      if(receivedBits & Event_EW_Safe_Walk) {
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d0da      	beq.n	8000ac4 <PLHandler+0x8>
    	  instruction = PL1_Red | PL2_Green;
 8000b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b38 <PLHandler+0x7c>)
 8000b10:	60bb      	str	r3, [r7, #8]
    	  current_instruction = update_instruction(current_instruction, instruction, PL);
 8000b12:	4b08      	ldr	r3, [pc, #32]	@ (8000b34 <PLHandler+0x78>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	2201      	movs	r2, #1
 8000b18:	68b9      	ldr	r1, [r7, #8]
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f001 f9c0 	bl	8001ea0 <update_instruction>
 8000b20:	4603      	mov	r3, r0
 8000b22:	4a04      	ldr	r2, [pc, #16]	@ (8000b34 <PLHandler+0x78>)
 8000b24:	6013      	str	r3, [r2, #0]
        stopBar(P2);
 8000b26:	2002      	movs	r0, #2
 8000b28:	f000 fb2a 	bl	8001180 <stopBar>
	  receivedBits = xEventGroupWaitBits(eventGroup, Event_NS_Safe_Walk  | Event_EW_Safe_Walk, pdTRUE, pdFALSE, portMAX_DELAY);
 8000b2c:	e7ca      	b.n	8000ac4 <PLHandler+0x8>
 8000b2e:	bf00      	nop
 8000b30:	2000007c 	.word	0x2000007c
 8000b34:	20000084 	.word	0x20000084
 8000b38:	00100800 	.word	0x00100800

08000b3c <InHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_InHandler */
void InHandler(void *argument)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN InHandler */
  /* Infinite loop */
  for(;;)
  {
    if (HAL_GPIO_ReadPin(PL2_Switch_GPIO_Port, PL2_Switch_Pin) == GPIO_PIN_RESET) {
 8000b44:	2180      	movs	r1, #128	@ 0x80
 8000b46:	4840      	ldr	r0, [pc, #256]	@ (8000c48 <InHandler+0x10c>)
 8000b48:	f001 fd82 	bl	8002650 <HAL_GPIO_ReadPin>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d106      	bne.n	8000b60 <InHandler+0x24>
      xEventGroupSetBits(eventGroup, Event_PL2);
 8000b52:	4b3e      	ldr	r3, [pc, #248]	@ (8000c4c <InHandler+0x110>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	2102      	movs	r1, #2
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f004 fef6 	bl	800594a <xEventGroupSetBits>
 8000b5e:	e005      	b.n	8000b6c <InHandler+0x30>
	  } else {
      xEventGroupClearBits(eventGroup, Event_PL2);
 8000b60:	4b3a      	ldr	r3, [pc, #232]	@ (8000c4c <InHandler+0x110>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	2102      	movs	r1, #2
 8000b66:	4618      	mov	r0, r3
 8000b68:	f004 feb6 	bl	80058d8 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(PL1_Switch_GPIO_Port, PL1_Switch_Pin) == GPIO_PIN_RESET) {
 8000b6c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b70:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b74:	f001 fd6c 	bl	8002650 <HAL_GPIO_ReadPin>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d106      	bne.n	8000b8c <InHandler+0x50>
      xEventGroupSetBits(eventGroup, Event_PL1);
 8000b7e:	4b33      	ldr	r3, [pc, #204]	@ (8000c4c <InHandler+0x110>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	2101      	movs	r1, #1
 8000b84:	4618      	mov	r0, r3
 8000b86:	f004 fee0 	bl	800594a <xEventGroupSetBits>
 8000b8a:	e005      	b.n	8000b98 <InHandler+0x5c>
    } else {
      xEventGroupClearBits(eventGroup, Event_PL1);
 8000b8c:	4b2f      	ldr	r3, [pc, #188]	@ (8000c4c <InHandler+0x110>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2101      	movs	r1, #1
 8000b92:	4618      	mov	r0, r3
 8000b94:	f004 fea0 	bl	80058d8 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL1_Car_GPIO_Port,TL1_Car_Pin) == GPIO_PIN_RESET) {
 8000b98:	2110      	movs	r1, #16
 8000b9a:	482d      	ldr	r0, [pc, #180]	@ (8000c50 <InHandler+0x114>)
 8000b9c:	f001 fd58 	bl	8002650 <HAL_GPIO_ReadPin>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d106      	bne.n	8000bb4 <InHandler+0x78>
      xEventGroupSetBits(eventGroup, Event_TL1_Switch);
 8000ba6:	4b29      	ldr	r3, [pc, #164]	@ (8000c4c <InHandler+0x110>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	2104      	movs	r1, #4
 8000bac:	4618      	mov	r0, r3
 8000bae:	f004 fecc 	bl	800594a <xEventGroupSetBits>
 8000bb2:	e005      	b.n	8000bc0 <InHandler+0x84>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL1_Switch);
 8000bb4:	4b25      	ldr	r3, [pc, #148]	@ (8000c4c <InHandler+0x110>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	2104      	movs	r1, #4
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f004 fe8c 	bl	80058d8 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL2_Car_GPIO_Port,TL2_Car_Pin) == GPIO_PIN_RESET) {
 8000bc0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bc4:	4820      	ldr	r0, [pc, #128]	@ (8000c48 <InHandler+0x10c>)
 8000bc6:	f001 fd43 	bl	8002650 <HAL_GPIO_ReadPin>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d106      	bne.n	8000bde <InHandler+0xa2>
      xEventGroupSetBits(eventGroup, Event_TL2_Switch);
 8000bd0:	4b1e      	ldr	r3, [pc, #120]	@ (8000c4c <InHandler+0x110>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2108      	movs	r1, #8
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f004 feb7 	bl	800594a <xEventGroupSetBits>
 8000bdc:	e005      	b.n	8000bea <InHandler+0xae>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL2_Switch);
 8000bde:	4b1b      	ldr	r3, [pc, #108]	@ (8000c4c <InHandler+0x110>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	2108      	movs	r1, #8
 8000be4:	4618      	mov	r0, r3
 8000be6:	f004 fe77 	bl	80058d8 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL3_Car_GPIO_Port,TL3_Car_Pin) == GPIO_PIN_RESET) {
 8000bea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bee:	4816      	ldr	r0, [pc, #88]	@ (8000c48 <InHandler+0x10c>)
 8000bf0:	f001 fd2e 	bl	8002650 <HAL_GPIO_ReadPin>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d106      	bne.n	8000c08 <InHandler+0xcc>
      xEventGroupSetBits(eventGroup, Event_TL3_Switch);
 8000bfa:	4b14      	ldr	r3, [pc, #80]	@ (8000c4c <InHandler+0x110>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2110      	movs	r1, #16
 8000c00:	4618      	mov	r0, r3
 8000c02:	f004 fea2 	bl	800594a <xEventGroupSetBits>
 8000c06:	e005      	b.n	8000c14 <InHandler+0xd8>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL3_Switch);
 8000c08:	4b10      	ldr	r3, [pc, #64]	@ (8000c4c <InHandler+0x110>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2110      	movs	r1, #16
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f004 fe62 	bl	80058d8 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL4_Car_GPIO_Port,TL4_Car_Pin)  == GPIO_PIN_RESET) {
 8000c14:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c1c:	f001 fd18 	bl	8002650 <HAL_GPIO_ReadPin>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d106      	bne.n	8000c34 <InHandler+0xf8>
      xEventGroupSetBits(eventGroup, Event_TL4_Switch);
 8000c26:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <InHandler+0x110>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2120      	movs	r1, #32
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f004 fe8c 	bl	800594a <xEventGroupSetBits>
 8000c32:	e005      	b.n	8000c40 <InHandler+0x104>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL4_Switch);
 8000c34:	4b05      	ldr	r3, [pc, #20]	@ (8000c4c <InHandler+0x110>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	2120      	movs	r1, #32
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f004 fe4c 	bl	80058d8 <xEventGroupClearBits>
    }
	  vTaskDelay(10);
 8000c40:	200a      	movs	r0, #10
 8000c42:	f006 f833 	bl	8006cac <vTaskDelay>
    if (HAL_GPIO_ReadPin(PL2_Switch_GPIO_Port, PL2_Switch_Pin) == GPIO_PIN_RESET) {
 8000c46:	e77d      	b.n	8000b44 <InHandler+0x8>
 8000c48:	48000400 	.word	0x48000400
 8000c4c:	2000007c 	.word	0x2000007c
 8000c50:	48000800 	.word	0x48000800

08000c54 <blinkTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_blinkTask */
void blinkTask(void *argument)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN blinkTask */
  /* Infinite loop */
  for(;;)
  {
    if (doBlink1 || doBlink2) {
 8000c5c:	4b22      	ldr	r3, [pc, #136]	@ (8000ce8 <blinkTask+0x94>)
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d103      	bne.n	8000c6c <blinkTask+0x18>
 8000c64:	4b21      	ldr	r3, [pc, #132]	@ (8000cec <blinkTask+0x98>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d029      	beq.n	8000cc0 <blinkTask+0x6c>
      uint32_t instruction = 0x0;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	60fb      	str	r3, [r7, #12]
      if (doBlink1) instruction |= blinkState ? PL1_Blue : 0;
 8000c70:	4b1d      	ldr	r3, [pc, #116]	@ (8000ce8 <blinkTask+0x94>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d00a      	beq.n	8000c8e <blinkTask+0x3a>
 8000c78:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf0 <blinkTask+0x9c>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d002      	beq.n	8000c86 <blinkTask+0x32>
 8000c80:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000c84:	e000      	b.n	8000c88 <blinkTask+0x34>
 8000c86:	2300      	movs	r3, #0
 8000c88:	68fa      	ldr	r2, [r7, #12]
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	60fb      	str	r3, [r7, #12]
      if (doBlink2) instruction |= blinkState ? PL2_Blue : 0;
 8000c8e:	4b17      	ldr	r3, [pc, #92]	@ (8000cec <blinkTask+0x98>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d00a      	beq.n	8000cac <blinkTask+0x58>
 8000c96:	4b16      	ldr	r3, [pc, #88]	@ (8000cf0 <blinkTask+0x9c>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d002      	beq.n	8000ca4 <blinkTask+0x50>
 8000c9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ca2:	e000      	b.n	8000ca6 <blinkTask+0x52>
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	68fa      	ldr	r2, [r7, #12]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	60fb      	str	r3, [r7, #12]
      current_instruction = update_instruction(current_instruction, instruction, PLB);
 8000cac:	4b11      	ldr	r3, [pc, #68]	@ (8000cf4 <blinkTask+0xa0>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2202      	movs	r2, #2
 8000cb2:	68f9      	ldr	r1, [r7, #12]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f001 f8f3 	bl	8001ea0 <update_instruction>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000cf4 <blinkTask+0xa0>)
 8000cbe:	6013      	str	r3, [r2, #0]
    }
    blinkState = !blinkState;
 8000cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf0 <blinkTask+0x9c>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	bf14      	ite	ne
 8000cc8:	2301      	movne	r3, #1
 8000cca:	2300      	moveq	r3, #0
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	f083 0301 	eor.w	r3, r3, #1
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	f003 0301 	and.w	r3, r3, #1
 8000cd8:	b2da      	uxtb	r2, r3
 8000cda:	4b05      	ldr	r3, [pc, #20]	@ (8000cf0 <blinkTask+0x9c>)
 8000cdc:	701a      	strb	r2, [r3, #0]
    vTaskDelay(toggleFreq);
 8000cde:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ce2:	f005 ffe3 	bl	8006cac <vTaskDelay>
    if (doBlink1 || doBlink2) {
 8000ce6:	e7b9      	b.n	8000c5c <blinkTask+0x8>
 8000ce8:	20000088 	.word	0x20000088
 8000cec:	20000089 	.word	0x20000089
 8000cf0:	2000008a 	.word	0x2000008a
 8000cf4:	20000084 	.word	0x20000084

08000cf8 <OLHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_OLHandler */
void OLHandler(void *argument)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b08c      	sub	sp, #48	@ 0x30
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OLHandler */
  /* Infinite loop */
  uint8_t screenArray[NUM_BARS];
  drawTitles();
 8000d00:	f000 fa76 	bl	80011f0 <drawTitles>
  drawBarOutlines();
 8000d04:	f000 fae4 	bl	80012d0 <drawBarOutlines>
  
  for(;;)
  {
    TickType_t current = xTaskGetTickCount();
 8000d08:	f006 f922 	bl	8006f50 <xTaskGetTickCount>
 8000d0c:	6238      	str	r0, [r7, #32]
    xSemaphoreTake(oledMutex, portMAX_DELAY);
 8000d0e:	4b56      	ldr	r3, [pc, #344]	@ (8000e68 <OLHandler+0x170>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000d16:	4618      	mov	r0, r3
 8000d18:	f005 fb74 	bl	8006404 <xQueueSemaphoreTake>
    for(int i = 0; i < NUM_BARS; i++) {
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d20:	e08d      	b.n	8000e3e <OLHandler+0x146>
      if(oledBars[i].active == 0) {
 8000d22:	4952      	ldr	r1, [pc, #328]	@ (8000e6c <OLHandler+0x174>)
 8000d24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000d26:	4613      	mov	r3, r2
 8000d28:	005b      	lsls	r3, r3, #1
 8000d2a:	4413      	add	r3, r2
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	440b      	add	r3, r1
 8000d30:	3308      	adds	r3, #8
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d106      	bne.n	8000d46 <OLHandler+0x4e>
        screenArray[i] = BAR_Y1; // bar empty
 8000d38:	f107 020c 	add.w	r2, r7, #12
 8000d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d3e:	4413      	add	r3, r2
 8000d40:	2234      	movs	r2, #52	@ 0x34
 8000d42:	701a      	strb	r2, [r3, #0]
        continue;
 8000d44:	e078      	b.n	8000e38 <OLHandler+0x140>
      }

      TickType_t start  = oledBars[i].startTick;
 8000d46:	4949      	ldr	r1, [pc, #292]	@ (8000e6c <OLHandler+0x174>)
 8000d48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000d4a:	4613      	mov	r3, r2
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	4413      	add	r3, r2
 8000d50:	009b      	lsls	r3, r3, #2
 8000d52:	440b      	add	r3, r1
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	61fb      	str	r3, [r7, #28]
      TickType_t total  = oledBars[i].durationTick;
 8000d58:	4944      	ldr	r1, [pc, #272]	@ (8000e6c <OLHandler+0x174>)
 8000d5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	4413      	add	r3, r2
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	440b      	add	r3, r1
 8000d66:	3304      	adds	r3, #4
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	61bb      	str	r3, [r7, #24]
      TickType_t elapsed = current - start;
 8000d6c:	6a3a      	ldr	r2, [r7, #32]
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	617b      	str	r3, [r7, #20]

      if(elapsed >= total) {
 8000d74:	697a      	ldr	r2, [r7, #20]
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d310      	bcc.n	8000d9e <OLHandler+0xa6>
        oledBars[i].active = 0;
 8000d7c:	493b      	ldr	r1, [pc, #236]	@ (8000e6c <OLHandler+0x174>)
 8000d7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000d80:	4613      	mov	r3, r2
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	4413      	add	r3, r2
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	440b      	add	r3, r1
 8000d8a:	3308      	adds	r3, #8
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	701a      	strb	r2, [r3, #0]
        screenArray[i] = BAR_Y1;
 8000d90:	f107 020c 	add.w	r2, r7, #12
 8000d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d96:	4413      	add	r3, r2
 8000d98:	2234      	movs	r2, #52	@ 0x34
 8000d9a:	701a      	strb	r2, [r3, #0]
        continue;
 8000d9c:	e04c      	b.n	8000e38 <OLHandler+0x140>
      }

      float barRatio = 1.0f - ((float)elapsed / (float)total);
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	ee07 3a90 	vmov	s15, r3
 8000da4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000da8:	69bb      	ldr	r3, [r7, #24]
 8000daa:	ee07 3a90 	vmov	s15, r3
 8000dae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000db2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000db6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000dba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000dbe:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
      if(barRatio < 0.0f) barRatio = 0.0f;
 8000dc2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000dc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dce:	d502      	bpl.n	8000dd6 <OLHandler+0xde>
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
      if(barRatio > 1.0f) barRatio = 1.0f;
 8000dd6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000dda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000dde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000de2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000de6:	dd02      	ble.n	8000dee <OLHandler+0xf6>
 8000de8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000dec:	62bb      	str	r3, [r7, #40]	@ 0x28

      uint8_t top = BAR_Y1 - (uint8_t)((barRatio * MAX_BAR_HEIGHT));
 8000dee:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000df2:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8000e70 <OLHandler+0x178>
 8000df6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000dfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000dfe:	edc7 7a00 	vstr	s15, [r7]
 8000e02:	783b      	ldrb	r3, [r7, #0]
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	f1c3 0334 	rsb	r3, r3, #52	@ 0x34
 8000e0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

      if(top < BAR_Y2) top = BAR_Y2;
 8000e0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d802      	bhi.n	8000e1c <OLHandler+0x124>
 8000e16:	2302      	movs	r3, #2
 8000e18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      if(top > BAR_Y1) top = BAR_Y1;
 8000e1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e20:	2b34      	cmp	r3, #52	@ 0x34
 8000e22:	d902      	bls.n	8000e2a <OLHandler+0x132>
 8000e24:	2334      	movs	r3, #52	@ 0x34
 8000e26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

      screenArray[i] = top;
 8000e2a:	f107 020c 	add.w	r2, r7, #12
 8000e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e30:	4413      	add	r3, r2
 8000e32:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000e36:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < NUM_BARS; i++) {
 8000e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e40:	2b07      	cmp	r3, #7
 8000e42:	f77f af6e 	ble.w	8000d22 <OLHandler+0x2a>
    }
    xSemaphoreGive(oledMutex);
 8000e46:	4b08      	ldr	r3, [pc, #32]	@ (8000e68 <OLHandler+0x170>)
 8000e48:	6818      	ldr	r0, [r3, #0]
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	2100      	movs	r1, #0
 8000e50:	f005 f856 	bl	8005f00 <xQueueGenericSend>
    drawBars(screenArray);
 8000e54:	f107 030c 	add.w	r3, r7, #12
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f000 fa60 	bl	800131e <drawBars>
    osDelay(20);
 8000e5e:	2014      	movs	r0, #20
 8000e60:	f004 fbfe 	bl	8005660 <osDelay>
  {
 8000e64:	e750      	b.n	8000d08 <OLHandler+0x10>
 8000e66:	bf00      	nop
 8000e68:	20000090 	.word	0x20000090
 8000e6c:	20000094 	.word	0x20000094
 8000e70:	42480000 	.word	0x42480000

08000e74 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b08a      	sub	sp, #40	@ 0x28
 8000e78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7a:	f107 0314 	add.w	r3, r7, #20
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	605a      	str	r2, [r3, #4]
 8000e84:	609a      	str	r2, [r3, #8]
 8000e86:	60da      	str	r2, [r3, #12]
 8000e88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e8a:	4b5b      	ldr	r3, [pc, #364]	@ (8000ff8 <MX_GPIO_Init+0x184>)
 8000e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8e:	4a5a      	ldr	r2, [pc, #360]	@ (8000ff8 <MX_GPIO_Init+0x184>)
 8000e90:	f043 0304 	orr.w	r3, r3, #4
 8000e94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e96:	4b58      	ldr	r3, [pc, #352]	@ (8000ff8 <MX_GPIO_Init+0x184>)
 8000e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9a:	f003 0304 	and.w	r3, r3, #4
 8000e9e:	613b      	str	r3, [r7, #16]
 8000ea0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ea2:	4b55      	ldr	r3, [pc, #340]	@ (8000ff8 <MX_GPIO_Init+0x184>)
 8000ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea6:	4a54      	ldr	r2, [pc, #336]	@ (8000ff8 <MX_GPIO_Init+0x184>)
 8000ea8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000eac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eae:	4b52      	ldr	r3, [pc, #328]	@ (8000ff8 <MX_GPIO_Init+0x184>)
 8000eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eba:	4b4f      	ldr	r3, [pc, #316]	@ (8000ff8 <MX_GPIO_Init+0x184>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ebe:	4a4e      	ldr	r2, [pc, #312]	@ (8000ff8 <MX_GPIO_Init+0x184>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ec6:	4b4c      	ldr	r3, [pc, #304]	@ (8000ff8 <MX_GPIO_Init+0x184>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	60bb      	str	r3, [r7, #8]
 8000ed0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed2:	4b49      	ldr	r3, [pc, #292]	@ (8000ff8 <MX_GPIO_Init+0x184>)
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed6:	4a48      	ldr	r2, [pc, #288]	@ (8000ff8 <MX_GPIO_Init+0x184>)
 8000ed8:	f043 0302 	orr.w	r3, r3, #2
 8000edc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ede:	4b46      	ldr	r3, [pc, #280]	@ (8000ff8 <MX_GPIO_Init+0x184>)
 8000ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee2:	f003 0302 	and.w	r3, r3, #2
 8000ee6:	607b      	str	r3, [r7, #4]
 8000ee8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin|Disp_Reset_Pin, GPIO_PIN_RESET);
 8000eea:	2200      	movs	r2, #0
 8000eec:	f249 0144 	movw	r1, #36932	@ 0x9044
 8000ef0:	4842      	ldr	r0, [pc, #264]	@ (8000ffc <MX_GPIO_Init+0x188>)
 8000ef2:	f001 fbc5 	bl	8002680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SR_Enable_Pin|Disp_Data_Pin|Disp_CS_Pin, GPIO_PIN_RESET);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	f44f 6128 	mov.w	r1, #2688	@ 0xa80
 8000efc:	4840      	ldr	r0, [pc, #256]	@ (8001000 <MX_GPIO_Init+0x18c>)
 8000efe:	f001 fbbf 	bl	8002680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_RESET);
 8000f02:	2200      	movs	r2, #0
 8000f04:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f0c:	f001 fbb8 	bl	8002680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f10:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f16:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f20:	f107 0314 	add.w	r3, r7, #20
 8000f24:	4619      	mov	r1, r3
 8000f26:	4836      	ldr	r0, [pc, #216]	@ (8001000 <MX_GPIO_Init+0x18c>)
 8000f28:	f001 f9e8 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 8000f2c:	2310      	movs	r3, #16
 8000f2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f30:	2300      	movs	r3, #0
 8000f32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f34:	2301      	movs	r3, #1
 8000f36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 8000f38:	f107 0314 	add.w	r3, r7, #20
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4830      	ldr	r0, [pc, #192]	@ (8001000 <MX_GPIO_Init+0x18c>)
 8000f40:	f001 f9dc 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pin : Poti_Pin */
  GPIO_InitStruct.Pin = Poti_Pin;
 8000f44:	2302      	movs	r3, #2
 8000f46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Poti_GPIO_Port, &GPIO_InitStruct);
 8000f50:	f107 0314 	add.w	r3, r7, #20
 8000f54:	4619      	mov	r1, r3
 8000f56:	4829      	ldr	r0, [pc, #164]	@ (8000ffc <MX_GPIO_Init+0x188>)
 8000f58:	f001 f9d0 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_LED1_Pin SR_STCP_Pin USR_LED2_Pin Disp_Reset_Pin */
  GPIO_InitStruct.Pin = USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin|Disp_Reset_Pin;
 8000f5c:	f249 0344 	movw	r3, #36932	@ 0x9044
 8000f60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f62:	2301      	movs	r3, #1
 8000f64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f6e:	f107 0314 	add.w	r3, r7, #20
 8000f72:	4619      	mov	r1, r3
 8000f74:	4821      	ldr	r0, [pc, #132]	@ (8000ffc <MX_GPIO_Init+0x188>)
 8000f76:	f001 f9c1 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin PL2_Switch_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin|PL2_Switch_Pin;
 8000f7a:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 8000f7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f80:	2300      	movs	r3, #0
 8000f82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f84:	2301      	movs	r3, #1
 8000f86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f88:	f107 0314 	add.w	r3, r7, #20
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	481b      	ldr	r0, [pc, #108]	@ (8000ffc <MX_GPIO_Init+0x188>)
 8000f90:	f001 f9b4 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pins : SR_Enable_Pin Disp_Data_Pin Disp_CS_Pin */
  GPIO_InitStruct.Pin = SR_Enable_Pin|Disp_Data_Pin|Disp_CS_Pin;
 8000f94:	f44f 6328 	mov.w	r3, #2688	@ 0xa80
 8000f98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fa6:	f107 0314 	add.w	r3, r7, #20
 8000faa:	4619      	mov	r1, r3
 8000fac:	4814      	ldr	r0, [pc, #80]	@ (8001000 <MX_GPIO_Init+0x18c>)
 8000fae:	f001 f9a5 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pin : SR_Reset_Pin */
  GPIO_InitStruct.Pin = SR_Reset_Pin;
 8000fb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SR_Reset_GPIO_Port, &GPIO_InitStruct);
 8000fc4:	f107 0314 	add.w	r3, r7, #20
 8000fc8:	4619      	mov	r1, r3
 8000fca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fce:	f001 f995 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pins : TL4_Car_Pin PL1_Switch_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin|PL1_Switch_Pin;
 8000fd2:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 8000fd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fea:	f001 f987 	bl	80022fc <HAL_GPIO_Init>

}
 8000fee:	bf00      	nop
 8000ff0:	3728      	adds	r7, #40	@ 0x28
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	48000400 	.word	0x48000400
 8001000:	48000800 	.word	0x48000800

08001004 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001008:	f001 f832 	bl	8002070 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800100c:	f000 f812 	bl	8001034 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001010:	f7ff ff30 	bl	8000e74 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001014:	f000 ff76 	bl	8001f04 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8001018:	f000 f9b4 	bl	8001384 <MX_SPI2_Init>
  MX_SPI3_Init();
 800101c:	f000 f9f0 	bl	8001400 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8001020:	f000 fb48 	bl	80016b4 <ssd1306_Init>
#endif

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001024:	f004 fa40 	bl	80054a8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001028:	f7ff fa68 	bl	80004fc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800102c:	f004 fa60 	bl	80054f0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001030:	bf00      	nop
 8001032:	e7fd      	b.n	8001030 <main+0x2c>

08001034 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b096      	sub	sp, #88	@ 0x58
 8001038:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103a:	f107 0314 	add.w	r3, r7, #20
 800103e:	2244      	movs	r2, #68	@ 0x44
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f007 fdbe 	bl	8008bc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001048:	463b      	mov	r3, r7
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001056:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800105a:	f001 fb37 	bl	80026cc <HAL_PWREx_ControlVoltageScaling>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001064:	f000 f84a 	bl	80010fc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001068:	2302      	movs	r3, #2
 800106a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800106c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001070:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001072:	2310      	movs	r3, #16
 8001074:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001076:	2302      	movs	r3, #2
 8001078:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800107a:	2302      	movs	r3, #2
 800107c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800107e:	2301      	movs	r3, #1
 8001080:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001082:	230a      	movs	r3, #10
 8001084:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001086:	2307      	movs	r3, #7
 8001088:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800108a:	2302      	movs	r3, #2
 800108c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800108e:	2302      	movs	r3, #2
 8001090:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001092:	f107 0314 	add.w	r3, r7, #20
 8001096:	4618      	mov	r0, r3
 8001098:	f001 fb6e 	bl	8002778 <HAL_RCC_OscConfig>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80010a2:	f000 f82b 	bl	80010fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a6:	230f      	movs	r3, #15
 80010a8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010aa:	2303      	movs	r3, #3
 80010ac:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ae:	2300      	movs	r3, #0
 80010b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b6:	2300      	movs	r3, #0
 80010b8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010ba:	463b      	mov	r3, r7
 80010bc:	2104      	movs	r1, #4
 80010be:	4618      	mov	r0, r3
 80010c0:	f001 ff36 	bl	8002f30 <HAL_RCC_ClockConfig>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010ca:	f000 f817 	bl	80010fc <Error_Handler>
  }
}
 80010ce:	bf00      	nop
 80010d0:	3758      	adds	r7, #88	@ 0x58
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a04      	ldr	r2, [pc, #16]	@ (80010f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d101      	bne.n	80010ee <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80010ea:	f000 ffe1 	bl	80020b0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40012c00 	.word	0x40012c00

080010fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001100:	b672      	cpsid	i
}
 8001102:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001104:	bf00      	nop
 8001106:	e7fd      	b.n	8001104 <Error_Handler+0x8>

08001108 <startBar>:
#include "oled_functions.h"
#include "ssd1306.h"
#include "ssd1306_fonts.h"

void startBar(uint8_t barIndex, TickType_t duration)
{
 8001108:	b590      	push	{r4, r7, lr}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	6039      	str	r1, [r7, #0]
 8001112:	71fb      	strb	r3, [r7, #7]
    xSemaphoreTake(oledMutex, portMAX_DELAY);
 8001114:	4b18      	ldr	r3, [pc, #96]	@ (8001178 <startBar+0x70>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800111c:	4618      	mov	r0, r3
 800111e:	f005 f971 	bl	8006404 <xQueueSemaphoreTake>
    oledBars[barIndex].startTick = xTaskGetTickCount();
 8001122:	79fc      	ldrb	r4, [r7, #7]
 8001124:	f005 ff14 	bl	8006f50 <xTaskGetTickCount>
 8001128:	4602      	mov	r2, r0
 800112a:	4914      	ldr	r1, [pc, #80]	@ (800117c <startBar+0x74>)
 800112c:	4623      	mov	r3, r4
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	4423      	add	r3, r4
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	440b      	add	r3, r1
 8001136:	601a      	str	r2, [r3, #0]
    oledBars[barIndex].durationTick = duration;
 8001138:	79fa      	ldrb	r2, [r7, #7]
 800113a:	4910      	ldr	r1, [pc, #64]	@ (800117c <startBar+0x74>)
 800113c:	4613      	mov	r3, r2
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	4413      	add	r3, r2
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	440b      	add	r3, r1
 8001146:	3304      	adds	r3, #4
 8001148:	683a      	ldr	r2, [r7, #0]
 800114a:	601a      	str	r2, [r3, #0]
    oledBars[barIndex].active = 1;
 800114c:	79fa      	ldrb	r2, [r7, #7]
 800114e:	490b      	ldr	r1, [pc, #44]	@ (800117c <startBar+0x74>)
 8001150:	4613      	mov	r3, r2
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	4413      	add	r3, r2
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	440b      	add	r3, r1
 800115a:	3308      	adds	r3, #8
 800115c:	2201      	movs	r2, #1
 800115e:	701a      	strb	r2, [r3, #0]
    xSemaphoreGive(oledMutex);
 8001160:	4b05      	ldr	r3, [pc, #20]	@ (8001178 <startBar+0x70>)
 8001162:	6818      	ldr	r0, [r3, #0]
 8001164:	2300      	movs	r3, #0
 8001166:	2200      	movs	r2, #0
 8001168:	2100      	movs	r1, #0
 800116a:	f004 fec9 	bl	8005f00 <xQueueGenericSend>
}
 800116e:	bf00      	nop
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	bd90      	pop	{r4, r7, pc}
 8001176:	bf00      	nop
 8001178:	20000090 	.word	0x20000090
 800117c:	20000094 	.word	0x20000094

08001180 <stopBar>:

void stopBar(uint8_t barIndex)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	71fb      	strb	r3, [r7, #7]
    xSemaphoreTake(oledMutex, portMAX_DELAY);
 800118a:	4b17      	ldr	r3, [pc, #92]	@ (80011e8 <stopBar+0x68>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001192:	4618      	mov	r0, r3
 8001194:	f005 f936 	bl	8006404 <xQueueSemaphoreTake>
    oledBars[barIndex].active = 0;
 8001198:	79fa      	ldrb	r2, [r7, #7]
 800119a:	4914      	ldr	r1, [pc, #80]	@ (80011ec <stopBar+0x6c>)
 800119c:	4613      	mov	r3, r2
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	4413      	add	r3, r2
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	440b      	add	r3, r1
 80011a6:	3308      	adds	r3, #8
 80011a8:	2200      	movs	r2, #0
 80011aa:	701a      	strb	r2, [r3, #0]
    oledBars[barIndex].durationTick = 0;
 80011ac:	79fa      	ldrb	r2, [r7, #7]
 80011ae:	490f      	ldr	r1, [pc, #60]	@ (80011ec <stopBar+0x6c>)
 80011b0:	4613      	mov	r3, r2
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	4413      	add	r3, r2
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	440b      	add	r3, r1
 80011ba:	3304      	adds	r3, #4
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
    oledBars[barIndex].startTick = 0;
 80011c0:	79fa      	ldrb	r2, [r7, #7]
 80011c2:	490a      	ldr	r1, [pc, #40]	@ (80011ec <stopBar+0x6c>)
 80011c4:	4613      	mov	r3, r2
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	4413      	add	r3, r2
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	440b      	add	r3, r1
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
    xSemaphoreGive(oledMutex);
 80011d2:	4b05      	ldr	r3, [pc, #20]	@ (80011e8 <stopBar+0x68>)
 80011d4:	6818      	ldr	r0, [r3, #0]
 80011d6:	2300      	movs	r3, #0
 80011d8:	2200      	movs	r2, #0
 80011da:	2100      	movs	r1, #0
 80011dc:	f004 fe90 	bl	8005f00 <xQueueGenericSend>
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000090 	.word	0x20000090
 80011ec:	20000094 	.word	0x20000094

080011f0 <drawTitles>:

void drawTitles() {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af02      	add	r7, sp, #8
    ssd1306_SetCursor(2, TEXT_Y);
 80011f6:	2137      	movs	r1, #55	@ 0x37
 80011f8:	2002      	movs	r0, #2
 80011fa:	f000 fc11 	bl	8001a20 <ssd1306_SetCursor>
    ssd1306_WriteString("P1", Font_6x8, White);
 80011fe:	4b2b      	ldr	r3, [pc, #172]	@ (80012ac <drawTitles+0xbc>)
 8001200:	2201      	movs	r2, #1
 8001202:	9200      	str	r2, [sp, #0]
 8001204:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001206:	482a      	ldr	r0, [pc, #168]	@ (80012b0 <drawTitles+0xc0>)
 8001208:	f000 fbe4 	bl	80019d4 <ssd1306_WriteString>
    ssd1306_SetCursor(18, TEXT_Y);
 800120c:	2137      	movs	r1, #55	@ 0x37
 800120e:	2012      	movs	r0, #18
 8001210:	f000 fc06 	bl	8001a20 <ssd1306_SetCursor>
    ssd1306_WriteString("W1", Font_6x8, White);
 8001214:	4b25      	ldr	r3, [pc, #148]	@ (80012ac <drawTitles+0xbc>)
 8001216:	2201      	movs	r2, #1
 8001218:	9200      	str	r2, [sp, #0]
 800121a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800121c:	4825      	ldr	r0, [pc, #148]	@ (80012b4 <drawTitles+0xc4>)
 800121e:	f000 fbd9 	bl	80019d4 <ssd1306_WriteString>
    ssd1306_SetCursor(34, TEXT_Y);
 8001222:	2137      	movs	r1, #55	@ 0x37
 8001224:	2022      	movs	r0, #34	@ 0x22
 8001226:	f000 fbfb 	bl	8001a20 <ssd1306_SetCursor>
    ssd1306_WriteString("P2", Font_6x8, White);
 800122a:	4b20      	ldr	r3, [pc, #128]	@ (80012ac <drawTitles+0xbc>)
 800122c:	2201      	movs	r2, #1
 800122e:	9200      	str	r2, [sp, #0]
 8001230:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001232:	4821      	ldr	r0, [pc, #132]	@ (80012b8 <drawTitles+0xc8>)
 8001234:	f000 fbce 	bl	80019d4 <ssd1306_WriteString>
    ssd1306_SetCursor(50, TEXT_Y);
 8001238:	2137      	movs	r1, #55	@ 0x37
 800123a:	2032      	movs	r0, #50	@ 0x32
 800123c:	f000 fbf0 	bl	8001a20 <ssd1306_SetCursor>
    ssd1306_WriteString("W2", Font_6x8, White);
 8001240:	4b1a      	ldr	r3, [pc, #104]	@ (80012ac <drawTitles+0xbc>)
 8001242:	2201      	movs	r2, #1
 8001244:	9200      	str	r2, [sp, #0]
 8001246:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001248:	481c      	ldr	r0, [pc, #112]	@ (80012bc <drawTitles+0xcc>)
 800124a:	f000 fbc3 	bl	80019d4 <ssd1306_WriteString>
    ssd1306_SetCursor(66, TEXT_Y);
 800124e:	2137      	movs	r1, #55	@ 0x37
 8001250:	2042      	movs	r0, #66	@ 0x42
 8001252:	f000 fbe5 	bl	8001a20 <ssd1306_SetCursor>
    ssd1306_WriteString("G1", Font_6x8, White);
 8001256:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <drawTitles+0xbc>)
 8001258:	2201      	movs	r2, #1
 800125a:	9200      	str	r2, [sp, #0]
 800125c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800125e:	4818      	ldr	r0, [pc, #96]	@ (80012c0 <drawTitles+0xd0>)
 8001260:	f000 fbb8 	bl	80019d4 <ssd1306_WriteString>
    ssd1306_SetCursor(82, TEXT_Y);
 8001264:	2137      	movs	r1, #55	@ 0x37
 8001266:	2052      	movs	r0, #82	@ 0x52
 8001268:	f000 fbda 	bl	8001a20 <ssd1306_SetCursor>
    ssd1306_WriteString("R1", Font_6x8, White);
 800126c:	4b0f      	ldr	r3, [pc, #60]	@ (80012ac <drawTitles+0xbc>)
 800126e:	2201      	movs	r2, #1
 8001270:	9200      	str	r2, [sp, #0]
 8001272:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001274:	4813      	ldr	r0, [pc, #76]	@ (80012c4 <drawTitles+0xd4>)
 8001276:	f000 fbad 	bl	80019d4 <ssd1306_WriteString>
    ssd1306_SetCursor(98, TEXT_Y);
 800127a:	2137      	movs	r1, #55	@ 0x37
 800127c:	2062      	movs	r0, #98	@ 0x62
 800127e:	f000 fbcf 	bl	8001a20 <ssd1306_SetCursor>
    ssd1306_WriteString("G2", Font_6x8, White);
 8001282:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <drawTitles+0xbc>)
 8001284:	2201      	movs	r2, #1
 8001286:	9200      	str	r2, [sp, #0]
 8001288:	cb0e      	ldmia	r3, {r1, r2, r3}
 800128a:	480f      	ldr	r0, [pc, #60]	@ (80012c8 <drawTitles+0xd8>)
 800128c:	f000 fba2 	bl	80019d4 <ssd1306_WriteString>
    ssd1306_SetCursor(114, TEXT_Y);
 8001290:	2137      	movs	r1, #55	@ 0x37
 8001292:	2072      	movs	r0, #114	@ 0x72
 8001294:	f000 fbc4 	bl	8001a20 <ssd1306_SetCursor>
    ssd1306_WriteString("R2", Font_6x8, White);
 8001298:	4b04      	ldr	r3, [pc, #16]	@ (80012ac <drawTitles+0xbc>)
 800129a:	2201      	movs	r2, #1
 800129c:	9200      	str	r2, [sp, #0]
 800129e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012a0:	480a      	ldr	r0, [pc, #40]	@ (80012cc <drawTitles+0xdc>)
 80012a2:	f000 fb97 	bl	80019d4 <ssd1306_WriteString>
}
 80012a6:	bf00      	nop
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	0800953c 	.word	0x0800953c
 80012b0:	08008e3c 	.word	0x08008e3c
 80012b4:	08008e40 	.word	0x08008e40
 80012b8:	08008e44 	.word	0x08008e44
 80012bc:	08008e48 	.word	0x08008e48
 80012c0:	08008e4c 	.word	0x08008e4c
 80012c4:	08008e50 	.word	0x08008e50
 80012c8:	08008e54 	.word	0x08008e54
 80012cc:	08008e58 	.word	0x08008e58

080012d0 <drawBarOutlines>:

void drawBarOutlines() {
 80012d0:	b590      	push	{r4, r7, lr}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af02      	add	r7, sp, #8
    uint8_t next_x1 = BAR_X1;
 80012d6:	2303      	movs	r3, #3
 80012d8:	73fb      	strb	r3, [r7, #15]
    uint8_t next_x2 = BAR_X2;
 80012da:	230d      	movs	r3, #13
 80012dc:	73bb      	strb	r3, [r7, #14]
    uint8_t next_y1 = BAR_Y1;
 80012de:	2334      	movs	r3, #52	@ 0x34
 80012e0:	71fb      	strb	r3, [r7, #7]
    uint8_t next_y2 = BAR_Y2;
 80012e2:	2302      	movs	r3, #2
 80012e4:	71bb      	strb	r3, [r7, #6]
    for(int i = 0; i < NUM_BARS; i++) {
 80012e6:	2300      	movs	r3, #0
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	e010      	b.n	800130e <drawBarOutlines+0x3e>
        ssd1306_DrawRectangle(next_x1, next_y2, next_x2, next_y1, White);
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	7bba      	ldrb	r2, [r7, #14]
 80012f0:	79b9      	ldrb	r1, [r7, #6]
 80012f2:	7bf8      	ldrb	r0, [r7, #15]
 80012f4:	2401      	movs	r4, #1
 80012f6:	9400      	str	r4, [sp, #0]
 80012f8:	f000 fc16 	bl	8001b28 <ssd1306_DrawRectangle>
        next_x1 += BAR_X2 - BAR_X1 + BAR_PADDING;
 80012fc:	7bfb      	ldrb	r3, [r7, #15]
 80012fe:	3310      	adds	r3, #16
 8001300:	73fb      	strb	r3, [r7, #15]
        next_x2 += BAR_X2 - BAR_X1 + BAR_PADDING;
 8001302:	7bbb      	ldrb	r3, [r7, #14]
 8001304:	3310      	adds	r3, #16
 8001306:	73bb      	strb	r3, [r7, #14]
    for(int i = 0; i < NUM_BARS; i++) {
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	3301      	adds	r3, #1
 800130c:	60bb      	str	r3, [r7, #8]
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	2b07      	cmp	r3, #7
 8001312:	ddeb      	ble.n	80012ec <drawBarOutlines+0x1c>
    }
}
 8001314:	bf00      	nop
 8001316:	bf00      	nop
 8001318:	3714      	adds	r7, #20
 800131a:	46bd      	mov	sp, r7
 800131c:	bd90      	pop	{r4, r7, pc}

0800131e <drawBars>:

void drawBars(uint8_t *screenArray) {
 800131e:	b590      	push	{r4, r7, lr}
 8001320:	b089      	sub	sp, #36	@ 0x24
 8001322:	af02      	add	r7, sp, #8
 8001324:	6078      	str	r0, [r7, #4]
    ssd1306_Fill(Black);
 8001326:	2000      	movs	r0, #0
 8001328:	f000 fa2e 	bl	8001788 <ssd1306_Fill>
    drawTitles();
 800132c:	f7ff ff60 	bl	80011f0 <drawTitles>
    drawBarOutlines();
 8001330:	f7ff ffce 	bl	80012d0 <drawBarOutlines>
    uint8_t next_x1 = BAR_X1;
 8001334:	2303      	movs	r3, #3
 8001336:	75fb      	strb	r3, [r7, #23]
    uint8_t next_x2 = BAR_X2;
 8001338:	230d      	movs	r3, #13
 800133a:	75bb      	strb	r3, [r7, #22]
    for(int i = 0; i < NUM_BARS; i++) {
 800133c:	2300      	movs	r3, #0
 800133e:	613b      	str	r3, [r7, #16]
 8001340:	e017      	b.n	8001372 <drawBars+0x54>
        uint8_t top = screenArray[i];
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	4413      	add	r3, r2
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	73fb      	strb	r3, [r7, #15]
        uint8_t bottom = BAR_Y1;
 800134c:	2334      	movs	r3, #52	@ 0x34
 800134e:	73bb      	strb	r3, [r7, #14]
        ssd1306_FillRectangle(next_x1, top, next_x2, bottom, White);
 8001350:	7bbb      	ldrb	r3, [r7, #14]
 8001352:	7dba      	ldrb	r2, [r7, #22]
 8001354:	7bf9      	ldrb	r1, [r7, #15]
 8001356:	7df8      	ldrb	r0, [r7, #23]
 8001358:	2401      	movs	r4, #1
 800135a:	9400      	str	r4, [sp, #0]
 800135c:	f000 fc1b 	bl	8001b96 <ssd1306_FillRectangle>
        next_x1 += BAR_X2 - BAR_X1 + BAR_PADDING;
 8001360:	7dfb      	ldrb	r3, [r7, #23]
 8001362:	3310      	adds	r3, #16
 8001364:	75fb      	strb	r3, [r7, #23]
        next_x2 += BAR_X2 - BAR_X1 + BAR_PADDING;
 8001366:	7dbb      	ldrb	r3, [r7, #22]
 8001368:	3310      	adds	r3, #16
 800136a:	75bb      	strb	r3, [r7, #22]
    for(int i = 0; i < NUM_BARS; i++) {
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	3301      	adds	r3, #1
 8001370:	613b      	str	r3, [r7, #16]
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	2b07      	cmp	r3, #7
 8001376:	dde4      	ble.n	8001342 <drawBars+0x24>
    }
    ssd1306_UpdateScreen();
 8001378:	f000 fa1e 	bl	80017b8 <ssd1306_UpdateScreen>
 800137c:	bf00      	nop
 800137e:	371c      	adds	r7, #28
 8001380:	46bd      	mov	sp, r7
 8001382:	bd90      	pop	{r4, r7, pc}

08001384 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001388:	4b1b      	ldr	r3, [pc, #108]	@ (80013f8 <MX_SPI2_Init+0x74>)
 800138a:	4a1c      	ldr	r2, [pc, #112]	@ (80013fc <MX_SPI2_Init+0x78>)
 800138c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800138e:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <MX_SPI2_Init+0x74>)
 8001390:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001394:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001396:	4b18      	ldr	r3, [pc, #96]	@ (80013f8 <MX_SPI2_Init+0x74>)
 8001398:	2200      	movs	r2, #0
 800139a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800139c:	4b16      	ldr	r3, [pc, #88]	@ (80013f8 <MX_SPI2_Init+0x74>)
 800139e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80013a2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013a4:	4b14      	ldr	r3, [pc, #80]	@ (80013f8 <MX_SPI2_Init+0x74>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013aa:	4b13      	ldr	r3, [pc, #76]	@ (80013f8 <MX_SPI2_Init+0x74>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80013b0:	4b11      	ldr	r3, [pc, #68]	@ (80013f8 <MX_SPI2_Init+0x74>)
 80013b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013b6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013b8:	4b0f      	ldr	r3, [pc, #60]	@ (80013f8 <MX_SPI2_Init+0x74>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013be:	4b0e      	ldr	r3, [pc, #56]	@ (80013f8 <MX_SPI2_Init+0x74>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80013c4:	4b0c      	ldr	r3, [pc, #48]	@ (80013f8 <MX_SPI2_Init+0x74>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013ca:	4b0b      	ldr	r3, [pc, #44]	@ (80013f8 <MX_SPI2_Init+0x74>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80013d0:	4b09      	ldr	r3, [pc, #36]	@ (80013f8 <MX_SPI2_Init+0x74>)
 80013d2:	2207      	movs	r2, #7
 80013d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013d6:	4b08      	ldr	r3, [pc, #32]	@ (80013f8 <MX_SPI2_Init+0x74>)
 80013d8:	2200      	movs	r2, #0
 80013da:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <MX_SPI2_Init+0x74>)
 80013de:	2208      	movs	r2, #8
 80013e0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80013e2:	4805      	ldr	r0, [pc, #20]	@ (80013f8 <MX_SPI2_Init+0x74>)
 80013e4:	f002 fcb6 	bl	8003d54 <HAL_SPI_Init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80013ee:	f7ff fe85 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000110 	.word	0x20000110
 80013fc:	40003800 	.word	0x40003800

08001400 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001404:	4b1b      	ldr	r3, [pc, #108]	@ (8001474 <MX_SPI3_Init+0x74>)
 8001406:	4a1c      	ldr	r2, [pc, #112]	@ (8001478 <MX_SPI3_Init+0x78>)
 8001408:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800140a:	4b1a      	ldr	r3, [pc, #104]	@ (8001474 <MX_SPI3_Init+0x74>)
 800140c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001410:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001412:	4b18      	ldr	r3, [pc, #96]	@ (8001474 <MX_SPI3_Init+0x74>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001418:	4b16      	ldr	r3, [pc, #88]	@ (8001474 <MX_SPI3_Init+0x74>)
 800141a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800141e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001420:	4b14      	ldr	r3, [pc, #80]	@ (8001474 <MX_SPI3_Init+0x74>)
 8001422:	2200      	movs	r2, #0
 8001424:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001426:	4b13      	ldr	r3, [pc, #76]	@ (8001474 <MX_SPI3_Init+0x74>)
 8001428:	2200      	movs	r2, #0
 800142a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800142c:	4b11      	ldr	r3, [pc, #68]	@ (8001474 <MX_SPI3_Init+0x74>)
 800142e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001432:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001434:	4b0f      	ldr	r3, [pc, #60]	@ (8001474 <MX_SPI3_Init+0x74>)
 8001436:	2228      	movs	r2, #40	@ 0x28
 8001438:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_LSB;
 800143a:	4b0e      	ldr	r3, [pc, #56]	@ (8001474 <MX_SPI3_Init+0x74>)
 800143c:	2280      	movs	r2, #128	@ 0x80
 800143e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001440:	4b0c      	ldr	r3, [pc, #48]	@ (8001474 <MX_SPI3_Init+0x74>)
 8001442:	2200      	movs	r2, #0
 8001444:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001446:	4b0b      	ldr	r3, [pc, #44]	@ (8001474 <MX_SPI3_Init+0x74>)
 8001448:	2200      	movs	r2, #0
 800144a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800144c:	4b09      	ldr	r3, [pc, #36]	@ (8001474 <MX_SPI3_Init+0x74>)
 800144e:	2207      	movs	r2, #7
 8001450:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001452:	4b08      	ldr	r3, [pc, #32]	@ (8001474 <MX_SPI3_Init+0x74>)
 8001454:	2200      	movs	r2, #0
 8001456:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001458:	4b06      	ldr	r3, [pc, #24]	@ (8001474 <MX_SPI3_Init+0x74>)
 800145a:	2208      	movs	r2, #8
 800145c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800145e:	4805      	ldr	r0, [pc, #20]	@ (8001474 <MX_SPI3_Init+0x74>)
 8001460:	f002 fc78 	bl	8003d54 <HAL_SPI_Init>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800146a:	f7ff fe47 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20000174 	.word	0x20000174
 8001478:	40003c00 	.word	0x40003c00

0800147c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b08e      	sub	sp, #56	@ 0x38
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001484:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a4b      	ldr	r2, [pc, #300]	@ (80015c8 <HAL_SPI_MspInit+0x14c>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d145      	bne.n	800152a <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800149e:	4b4b      	ldr	r3, [pc, #300]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 80014a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a2:	4a4a      	ldr	r2, [pc, #296]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 80014a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80014aa:	4b48      	ldr	r3, [pc, #288]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 80014ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014b2:	623b      	str	r3, [r7, #32]
 80014b4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014b6:	4b45      	ldr	r3, [pc, #276]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ba:	4a44      	ldr	r2, [pc, #272]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 80014bc:	f043 0304 	orr.w	r3, r3, #4
 80014c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014c2:	4b42      	ldr	r3, [pc, #264]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 80014c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c6:	f003 0304 	and.w	r3, r3, #4
 80014ca:	61fb      	str	r3, [r7, #28]
 80014cc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ce:	4b3f      	ldr	r3, [pc, #252]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d2:	4a3e      	ldr	r2, [pc, #248]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 80014d4:	f043 0302 	orr.w	r3, r3, #2
 80014d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014da:	4b3c      	ldr	r3, [pc, #240]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	61bb      	str	r3, [r7, #24]
 80014e4:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = SPI_MOSI_Pin;
 80014e6:	2308      	movs	r3, #8
 80014e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ea:	2302      	movs	r3, #2
 80014ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f2:	2303      	movs	r3, #3
 80014f4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014f6:	2305      	movs	r3, #5
 80014f8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SPI_MOSI_GPIO_Port, &GPIO_InitStruct);
 80014fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014fe:	4619      	mov	r1, r3
 8001500:	4833      	ldr	r0, [pc, #204]	@ (80015d0 <HAL_SPI_MspInit+0x154>)
 8001502:	f000 fefb 	bl	80022fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_SCLK_Pin;
 8001506:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800150a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150c:	2302      	movs	r3, #2
 800150e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001514:	2303      	movs	r3, #3
 8001516:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001518:	2305      	movs	r3, #5
 800151a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SPI_SCLK_GPIO_Port, &GPIO_InitStruct);
 800151c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001520:	4619      	mov	r1, r3
 8001522:	482c      	ldr	r0, [pc, #176]	@ (80015d4 <HAL_SPI_MspInit+0x158>)
 8001524:	f000 feea 	bl	80022fc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001528:	e049      	b.n	80015be <HAL_SPI_MspInit+0x142>
  else if(spiHandle->Instance==SPI3)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a2a      	ldr	r2, [pc, #168]	@ (80015d8 <HAL_SPI_MspInit+0x15c>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d144      	bne.n	80015be <HAL_SPI_MspInit+0x142>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001534:	4b25      	ldr	r3, [pc, #148]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 8001536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001538:	4a24      	ldr	r2, [pc, #144]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 800153a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800153e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001540:	4b22      	ldr	r3, [pc, #136]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 8001542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001544:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001548:	617b      	str	r3, [r7, #20]
 800154a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800154c:	4b1f      	ldr	r3, [pc, #124]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 800154e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001550:	4a1e      	ldr	r2, [pc, #120]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 8001552:	f043 0304 	orr.w	r3, r3, #4
 8001556:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001558:	4b1c      	ldr	r3, [pc, #112]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 800155a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800155c:	f003 0304 	and.w	r3, r3, #4
 8001560:	613b      	str	r3, [r7, #16]
 8001562:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001564:	4b19      	ldr	r3, [pc, #100]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 8001566:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001568:	4a18      	ldr	r2, [pc, #96]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 800156a:	f043 0302 	orr.w	r3, r3, #2
 800156e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001570:	4b16      	ldr	r3, [pc, #88]	@ (80015cc <HAL_SPI_MspInit+0x150>)
 8001572:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001574:	f003 0302 	and.w	r3, r3, #2
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SR_SHCP_Pin;
 800157c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001580:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001582:	2302      	movs	r3, #2
 8001584:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001586:	2300      	movs	r3, #0
 8001588:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158a:	2303      	movs	r3, #3
 800158c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800158e:	2306      	movs	r3, #6
 8001590:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_SHCP_GPIO_Port, &GPIO_InitStruct);
 8001592:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001596:	4619      	mov	r1, r3
 8001598:	480d      	ldr	r0, [pc, #52]	@ (80015d0 <HAL_SPI_MspInit+0x154>)
 800159a:	f000 feaf 	bl	80022fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SR_DS_Pin;
 800159e:	2320      	movs	r3, #32
 80015a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a2:	2302      	movs	r3, #2
 80015a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	2300      	movs	r3, #0
 80015a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015aa:	2303      	movs	r3, #3
 80015ac:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015ae:	2306      	movs	r3, #6
 80015b0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_DS_GPIO_Port, &GPIO_InitStruct);
 80015b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015b6:	4619      	mov	r1, r3
 80015b8:	4806      	ldr	r0, [pc, #24]	@ (80015d4 <HAL_SPI_MspInit+0x158>)
 80015ba:	f000 fe9f 	bl	80022fc <HAL_GPIO_Init>
}
 80015be:	bf00      	nop
 80015c0:	3738      	adds	r7, #56	@ 0x38
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40003800 	.word	0x40003800
 80015cc:	40021000 	.word	0x40021000
 80015d0:	48000800 	.word	0x48000800
 80015d4:	48000400 	.word	0x48000400
 80015d8:	40003c00 	.word	0x40003c00

080015dc <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 80015e0:	2201      	movs	r2, #1
 80015e2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015e6:	480a      	ldr	r0, [pc, #40]	@ (8001610 <ssd1306_Reset+0x34>)
 80015e8:	f001 f84a 	bl	8002680 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 80015ec:	2200      	movs	r2, #0
 80015ee:	2140      	movs	r1, #64	@ 0x40
 80015f0:	4808      	ldr	r0, [pc, #32]	@ (8001614 <ssd1306_Reset+0x38>)
 80015f2:	f001 f845 	bl	8002680 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80015f6:	200a      	movs	r0, #10
 80015f8:	f000 fd7a 	bl	80020f0 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 80015fc:	2201      	movs	r2, #1
 80015fe:	2140      	movs	r1, #64	@ 0x40
 8001600:	4804      	ldr	r0, [pc, #16]	@ (8001614 <ssd1306_Reset+0x38>)
 8001602:	f001 f83d 	bl	8002680 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001606:	200a      	movs	r0, #10
 8001608:	f000 fd72 	bl	80020f0 <HAL_Delay>
}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}
 8001610:	48000800 	.word	0x48000800
 8001614:	48000400 	.word	0x48000400

08001618 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001622:	2200      	movs	r2, #0
 8001624:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001628:	480c      	ldr	r0, [pc, #48]	@ (800165c <ssd1306_WriteCommand+0x44>)
 800162a:	f001 f829 	bl	8002680 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 800162e:	2200      	movs	r2, #0
 8001630:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001634:	4809      	ldr	r0, [pc, #36]	@ (800165c <ssd1306_WriteCommand+0x44>)
 8001636:	f001 f823 	bl	8002680 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 800163a:	1df9      	adds	r1, r7, #7
 800163c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001640:	2201      	movs	r2, #1
 8001642:	4807      	ldr	r0, [pc, #28]	@ (8001660 <ssd1306_WriteCommand+0x48>)
 8001644:	f002 fc29 	bl	8003e9a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001648:	2201      	movs	r2, #1
 800164a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800164e:	4803      	ldr	r0, [pc, #12]	@ (800165c <ssd1306_WriteCommand+0x44>)
 8001650:	f001 f816 	bl	8002680 <HAL_GPIO_WritePin>
}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	48000800 	.word	0x48000800
 8001660:	20000110 	.word	0x20000110

08001664 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 800166e:	2200      	movs	r2, #0
 8001670:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001674:	480d      	ldr	r0, [pc, #52]	@ (80016ac <ssd1306_WriteData+0x48>)
 8001676:	f001 f803 	bl	8002680 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 800167a:	2201      	movs	r2, #1
 800167c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001680:	480a      	ldr	r0, [pc, #40]	@ (80016ac <ssd1306_WriteData+0x48>)
 8001682:	f000 fffd 	bl	8002680 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	b29a      	uxth	r2, r3
 800168a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	4807      	ldr	r0, [pc, #28]	@ (80016b0 <ssd1306_WriteData+0x4c>)
 8001692:	f002 fc02 	bl	8003e9a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001696:	2201      	movs	r2, #1
 8001698:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800169c:	4803      	ldr	r0, [pc, #12]	@ (80016ac <ssd1306_WriteData+0x48>)
 800169e:	f000 ffef 	bl	8002680 <HAL_GPIO_WritePin>
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	48000800 	.word	0x48000800
 80016b0:	20000110 	.word	0x20000110

080016b4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80016b8:	f7ff ff90 	bl	80015dc <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80016bc:	2064      	movs	r0, #100	@ 0x64
 80016be:	f000 fd17 	bl	80020f0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80016c2:	2000      	movs	r0, #0
 80016c4:	f000 fac8 	bl	8001c58 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80016c8:	2020      	movs	r0, #32
 80016ca:	f7ff ffa5 	bl	8001618 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80016ce:	2000      	movs	r0, #0
 80016d0:	f7ff ffa2 	bl	8001618 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80016d4:	20b0      	movs	r0, #176	@ 0xb0
 80016d6:	f7ff ff9f 	bl	8001618 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80016da:	20c8      	movs	r0, #200	@ 0xc8
 80016dc:	f7ff ff9c 	bl	8001618 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80016e0:	2000      	movs	r0, #0
 80016e2:	f7ff ff99 	bl	8001618 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80016e6:	2010      	movs	r0, #16
 80016e8:	f7ff ff96 	bl	8001618 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80016ec:	2040      	movs	r0, #64	@ 0x40
 80016ee:	f7ff ff93 	bl	8001618 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80016f2:	20ff      	movs	r0, #255	@ 0xff
 80016f4:	f000 fa9d 	bl	8001c32 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80016f8:	20a1      	movs	r0, #161	@ 0xa1
 80016fa:	f7ff ff8d 	bl	8001618 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80016fe:	20a6      	movs	r0, #166	@ 0xa6
 8001700:	f7ff ff8a 	bl	8001618 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001704:	20a8      	movs	r0, #168	@ 0xa8
 8001706:	f7ff ff87 	bl	8001618 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800170a:	203f      	movs	r0, #63	@ 0x3f
 800170c:	f7ff ff84 	bl	8001618 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001710:	20a4      	movs	r0, #164	@ 0xa4
 8001712:	f7ff ff81 	bl	8001618 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001716:	20d3      	movs	r0, #211	@ 0xd3
 8001718:	f7ff ff7e 	bl	8001618 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800171c:	2000      	movs	r0, #0
 800171e:	f7ff ff7b 	bl	8001618 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001722:	20d5      	movs	r0, #213	@ 0xd5
 8001724:	f7ff ff78 	bl	8001618 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001728:	20f0      	movs	r0, #240	@ 0xf0
 800172a:	f7ff ff75 	bl	8001618 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800172e:	20d9      	movs	r0, #217	@ 0xd9
 8001730:	f7ff ff72 	bl	8001618 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001734:	2022      	movs	r0, #34	@ 0x22
 8001736:	f7ff ff6f 	bl	8001618 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800173a:	20da      	movs	r0, #218	@ 0xda
 800173c:	f7ff ff6c 	bl	8001618 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001740:	2012      	movs	r0, #18
 8001742:	f7ff ff69 	bl	8001618 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001746:	20db      	movs	r0, #219	@ 0xdb
 8001748:	f7ff ff66 	bl	8001618 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800174c:	2020      	movs	r0, #32
 800174e:	f7ff ff63 	bl	8001618 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001752:	208d      	movs	r0, #141	@ 0x8d
 8001754:	f7ff ff60 	bl	8001618 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001758:	2014      	movs	r0, #20
 800175a:	f7ff ff5d 	bl	8001618 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800175e:	2001      	movs	r0, #1
 8001760:	f000 fa7a 	bl	8001c58 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001764:	2000      	movs	r0, #0
 8001766:	f000 f80f 	bl	8001788 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800176a:	f000 f825 	bl	80017b8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800176e:	4b05      	ldr	r3, [pc, #20]	@ (8001784 <ssd1306_Init+0xd0>)
 8001770:	2200      	movs	r2, #0
 8001772:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001774:	4b03      	ldr	r3, [pc, #12]	@ (8001784 <ssd1306_Init+0xd0>)
 8001776:	2200      	movs	r2, #0
 8001778:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800177a:	4b02      	ldr	r3, [pc, #8]	@ (8001784 <ssd1306_Init+0xd0>)
 800177c:	2201      	movs	r2, #1
 800177e:	711a      	strb	r2, [r3, #4]
}
 8001780:	bf00      	nop
 8001782:	bd80      	pop	{r7, pc}
 8001784:	200005d8 	.word	0x200005d8

08001788 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d101      	bne.n	800179c <ssd1306_Fill+0x14>
 8001798:	2300      	movs	r3, #0
 800179a:	e000      	b.n	800179e <ssd1306_Fill+0x16>
 800179c:	23ff      	movs	r3, #255	@ 0xff
 800179e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017a2:	4619      	mov	r1, r3
 80017a4:	4803      	ldr	r0, [pc, #12]	@ (80017b4 <ssd1306_Fill+0x2c>)
 80017a6:	f007 fa0d 	bl	8008bc4 <memset>
}
 80017aa:	bf00      	nop
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200001d8 	.word	0x200001d8

080017b8 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80017be:	2300      	movs	r3, #0
 80017c0:	71fb      	strb	r3, [r7, #7]
 80017c2:	e016      	b.n	80017f2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	3b50      	subs	r3, #80	@ 0x50
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff ff24 	bl	8001618 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80017d0:	2000      	movs	r0, #0
 80017d2:	f7ff ff21 	bl	8001618 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80017d6:	2010      	movs	r0, #16
 80017d8:	f7ff ff1e 	bl	8001618 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80017dc:	79fb      	ldrb	r3, [r7, #7]
 80017de:	01db      	lsls	r3, r3, #7
 80017e0:	4a08      	ldr	r2, [pc, #32]	@ (8001804 <ssd1306_UpdateScreen+0x4c>)
 80017e2:	4413      	add	r3, r2
 80017e4:	2180      	movs	r1, #128	@ 0x80
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff ff3c 	bl	8001664 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80017ec:	79fb      	ldrb	r3, [r7, #7]
 80017ee:	3301      	adds	r3, #1
 80017f0:	71fb      	strb	r3, [r7, #7]
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	2b07      	cmp	r3, #7
 80017f6:	d9e5      	bls.n	80017c4 <ssd1306_UpdateScreen+0xc>
    }
}
 80017f8:	bf00      	nop
 80017fa:	bf00      	nop
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	200001d8 	.word	0x200001d8

08001808 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	4603      	mov	r3, r0
 8001810:	71fb      	strb	r3, [r7, #7]
 8001812:	460b      	mov	r3, r1
 8001814:	71bb      	strb	r3, [r7, #6]
 8001816:	4613      	mov	r3, r2
 8001818:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800181a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181e:	2b00      	cmp	r3, #0
 8001820:	db3d      	blt.n	800189e <ssd1306_DrawPixel+0x96>
 8001822:	79bb      	ldrb	r3, [r7, #6]
 8001824:	2b3f      	cmp	r3, #63	@ 0x3f
 8001826:	d83a      	bhi.n	800189e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001828:	797b      	ldrb	r3, [r7, #5]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d11a      	bne.n	8001864 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800182e:	79fa      	ldrb	r2, [r7, #7]
 8001830:	79bb      	ldrb	r3, [r7, #6]
 8001832:	08db      	lsrs	r3, r3, #3
 8001834:	b2d8      	uxtb	r0, r3
 8001836:	4603      	mov	r3, r0
 8001838:	01db      	lsls	r3, r3, #7
 800183a:	4413      	add	r3, r2
 800183c:	4a1b      	ldr	r2, [pc, #108]	@ (80018ac <ssd1306_DrawPixel+0xa4>)
 800183e:	5cd3      	ldrb	r3, [r2, r3]
 8001840:	b25a      	sxtb	r2, r3
 8001842:	79bb      	ldrb	r3, [r7, #6]
 8001844:	f003 0307 	and.w	r3, r3, #7
 8001848:	2101      	movs	r1, #1
 800184a:	fa01 f303 	lsl.w	r3, r1, r3
 800184e:	b25b      	sxtb	r3, r3
 8001850:	4313      	orrs	r3, r2
 8001852:	b259      	sxtb	r1, r3
 8001854:	79fa      	ldrb	r2, [r7, #7]
 8001856:	4603      	mov	r3, r0
 8001858:	01db      	lsls	r3, r3, #7
 800185a:	4413      	add	r3, r2
 800185c:	b2c9      	uxtb	r1, r1
 800185e:	4a13      	ldr	r2, [pc, #76]	@ (80018ac <ssd1306_DrawPixel+0xa4>)
 8001860:	54d1      	strb	r1, [r2, r3]
 8001862:	e01d      	b.n	80018a0 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001864:	79fa      	ldrb	r2, [r7, #7]
 8001866:	79bb      	ldrb	r3, [r7, #6]
 8001868:	08db      	lsrs	r3, r3, #3
 800186a:	b2d8      	uxtb	r0, r3
 800186c:	4603      	mov	r3, r0
 800186e:	01db      	lsls	r3, r3, #7
 8001870:	4413      	add	r3, r2
 8001872:	4a0e      	ldr	r2, [pc, #56]	@ (80018ac <ssd1306_DrawPixel+0xa4>)
 8001874:	5cd3      	ldrb	r3, [r2, r3]
 8001876:	b25a      	sxtb	r2, r3
 8001878:	79bb      	ldrb	r3, [r7, #6]
 800187a:	f003 0307 	and.w	r3, r3, #7
 800187e:	2101      	movs	r1, #1
 8001880:	fa01 f303 	lsl.w	r3, r1, r3
 8001884:	b25b      	sxtb	r3, r3
 8001886:	43db      	mvns	r3, r3
 8001888:	b25b      	sxtb	r3, r3
 800188a:	4013      	ands	r3, r2
 800188c:	b259      	sxtb	r1, r3
 800188e:	79fa      	ldrb	r2, [r7, #7]
 8001890:	4603      	mov	r3, r0
 8001892:	01db      	lsls	r3, r3, #7
 8001894:	4413      	add	r3, r2
 8001896:	b2c9      	uxtb	r1, r1
 8001898:	4a04      	ldr	r2, [pc, #16]	@ (80018ac <ssd1306_DrawPixel+0xa4>)
 800189a:	54d1      	strb	r1, [r2, r3]
 800189c:	e000      	b.n	80018a0 <ssd1306_DrawPixel+0x98>
        return;
 800189e:	bf00      	nop
    }
}
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	200001d8 	.word	0x200001d8

080018b0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80018b0:	b590      	push	{r4, r7, lr}
 80018b2:	b089      	sub	sp, #36	@ 0x24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4604      	mov	r4, r0
 80018b8:	4638      	mov	r0, r7
 80018ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80018be:	4623      	mov	r3, r4
 80018c0:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80018c2:	7bfb      	ldrb	r3, [r7, #15]
 80018c4:	2b1f      	cmp	r3, #31
 80018c6:	d902      	bls.n	80018ce <ssd1306_WriteChar+0x1e>
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
 80018ca:	2b7e      	cmp	r3, #126	@ 0x7e
 80018cc:	d901      	bls.n	80018d2 <ssd1306_WriteChar+0x22>
        return 0;
 80018ce:	2300      	movs	r3, #0
 80018d0:	e079      	b.n	80019c6 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d005      	beq.n	80018e4 <ssd1306_WriteChar+0x34>
 80018d8:	68ba      	ldr	r2, [r7, #8]
 80018da:	7bfb      	ldrb	r3, [r7, #15]
 80018dc:	3b20      	subs	r3, #32
 80018de:	4413      	add	r3, r2
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	e000      	b.n	80018e6 <ssd1306_WriteChar+0x36>
 80018e4:	783b      	ldrb	r3, [r7, #0]
 80018e6:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80018e8:	4b39      	ldr	r3, [pc, #228]	@ (80019d0 <ssd1306_WriteChar+0x120>)
 80018ea:	881b      	ldrh	r3, [r3, #0]
 80018ec:	461a      	mov	r2, r3
 80018ee:	7dfb      	ldrb	r3, [r7, #23]
 80018f0:	4413      	add	r3, r2
 80018f2:	2b80      	cmp	r3, #128	@ 0x80
 80018f4:	dc06      	bgt.n	8001904 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80018f6:	4b36      	ldr	r3, [pc, #216]	@ (80019d0 <ssd1306_WriteChar+0x120>)
 80018f8:	885b      	ldrh	r3, [r3, #2]
 80018fa:	461a      	mov	r2, r3
 80018fc:	787b      	ldrb	r3, [r7, #1]
 80018fe:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001900:	2b40      	cmp	r3, #64	@ 0x40
 8001902:	dd01      	ble.n	8001908 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001904:	2300      	movs	r3, #0
 8001906:	e05e      	b.n	80019c6 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001908:	2300      	movs	r3, #0
 800190a:	61fb      	str	r3, [r7, #28]
 800190c:	e04d      	b.n	80019aa <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800190e:	687a      	ldr	r2, [r7, #4]
 8001910:	7bfb      	ldrb	r3, [r7, #15]
 8001912:	3b20      	subs	r3, #32
 8001914:	7879      	ldrb	r1, [r7, #1]
 8001916:	fb01 f303 	mul.w	r3, r1, r3
 800191a:	4619      	mov	r1, r3
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	440b      	add	r3, r1
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	4413      	add	r3, r2
 8001924:	881b      	ldrh	r3, [r3, #0]
 8001926:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001928:	2300      	movs	r3, #0
 800192a:	61bb      	str	r3, [r7, #24]
 800192c:	e036      	b.n	800199c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d013      	beq.n	8001966 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800193e:	4b24      	ldr	r3, [pc, #144]	@ (80019d0 <ssd1306_WriteChar+0x120>)
 8001940:	881b      	ldrh	r3, [r3, #0]
 8001942:	b2da      	uxtb	r2, r3
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	b2db      	uxtb	r3, r3
 8001948:	4413      	add	r3, r2
 800194a:	b2d8      	uxtb	r0, r3
 800194c:	4b20      	ldr	r3, [pc, #128]	@ (80019d0 <ssd1306_WriteChar+0x120>)
 800194e:	885b      	ldrh	r3, [r3, #2]
 8001950:	b2da      	uxtb	r2, r3
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	b2db      	uxtb	r3, r3
 8001956:	4413      	add	r3, r2
 8001958:	b2db      	uxtb	r3, r3
 800195a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800195e:	4619      	mov	r1, r3
 8001960:	f7ff ff52 	bl	8001808 <ssd1306_DrawPixel>
 8001964:	e017      	b.n	8001996 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001966:	4b1a      	ldr	r3, [pc, #104]	@ (80019d0 <ssd1306_WriteChar+0x120>)
 8001968:	881b      	ldrh	r3, [r3, #0]
 800196a:	b2da      	uxtb	r2, r3
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	b2db      	uxtb	r3, r3
 8001970:	4413      	add	r3, r2
 8001972:	b2d8      	uxtb	r0, r3
 8001974:	4b16      	ldr	r3, [pc, #88]	@ (80019d0 <ssd1306_WriteChar+0x120>)
 8001976:	885b      	ldrh	r3, [r3, #2]
 8001978:	b2da      	uxtb	r2, r3
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	b2db      	uxtb	r3, r3
 800197e:	4413      	add	r3, r2
 8001980:	b2d9      	uxtb	r1, r3
 8001982:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001986:	2b00      	cmp	r3, #0
 8001988:	bf0c      	ite	eq
 800198a:	2301      	moveq	r3, #1
 800198c:	2300      	movne	r3, #0
 800198e:	b2db      	uxtb	r3, r3
 8001990:	461a      	mov	r2, r3
 8001992:	f7ff ff39 	bl	8001808 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001996:	69bb      	ldr	r3, [r7, #24]
 8001998:	3301      	adds	r3, #1
 800199a:	61bb      	str	r3, [r7, #24]
 800199c:	7dfb      	ldrb	r3, [r7, #23]
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d3c4      	bcc.n	800192e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	3301      	adds	r3, #1
 80019a8:	61fb      	str	r3, [r7, #28]
 80019aa:	787b      	ldrb	r3, [r7, #1]
 80019ac:	461a      	mov	r2, r3
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d3ac      	bcc.n	800190e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80019b4:	4b06      	ldr	r3, [pc, #24]	@ (80019d0 <ssd1306_WriteChar+0x120>)
 80019b6:	881a      	ldrh	r2, [r3, #0]
 80019b8:	7dfb      	ldrb	r3, [r7, #23]
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	4413      	add	r3, r2
 80019be:	b29a      	uxth	r2, r3
 80019c0:	4b03      	ldr	r3, [pc, #12]	@ (80019d0 <ssd1306_WriteChar+0x120>)
 80019c2:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3724      	adds	r7, #36	@ 0x24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd90      	pop	{r4, r7, pc}
 80019ce:	bf00      	nop
 80019d0:	200005d8 	.word	0x200005d8

080019d4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af02      	add	r7, sp, #8
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	4638      	mov	r0, r7
 80019de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80019e2:	e013      	b.n	8001a0c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	7818      	ldrb	r0, [r3, #0]
 80019e8:	7e3b      	ldrb	r3, [r7, #24]
 80019ea:	9300      	str	r3, [sp, #0]
 80019ec:	463b      	mov	r3, r7
 80019ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019f0:	f7ff ff5e 	bl	80018b0 <ssd1306_WriteChar>
 80019f4:	4603      	mov	r3, r0
 80019f6:	461a      	mov	r2, r3
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d002      	beq.n	8001a06 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	e008      	b.n	8001a18 <ssd1306_WriteString+0x44>
        }
        str++;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1e7      	bne.n	80019e4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	781b      	ldrb	r3, [r3, #0]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3710      	adds	r7, #16
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	460a      	mov	r2, r1
 8001a2a:	71fb      	strb	r3, [r7, #7]
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	b29a      	uxth	r2, r3
 8001a34:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <ssd1306_SetCursor+0x2c>)
 8001a36:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001a38:	79bb      	ldrb	r3, [r7, #6]
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	4b03      	ldr	r3, [pc, #12]	@ (8001a4c <ssd1306_SetCursor+0x2c>)
 8001a3e:	805a      	strh	r2, [r3, #2]
}
 8001a40:	bf00      	nop
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr
 8001a4c:	200005d8 	.word	0x200005d8

08001a50 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001a50:	b590      	push	{r4, r7, lr}
 8001a52:	b089      	sub	sp, #36	@ 0x24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4604      	mov	r4, r0
 8001a58:	4608      	mov	r0, r1
 8001a5a:	4611      	mov	r1, r2
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4623      	mov	r3, r4
 8001a60:	71fb      	strb	r3, [r7, #7]
 8001a62:	4603      	mov	r3, r0
 8001a64:	71bb      	strb	r3, [r7, #6]
 8001a66:	460b      	mov	r3, r1
 8001a68:	717b      	strb	r3, [r7, #5]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8001a6e:	797a      	ldrb	r2, [r7, #5]
 8001a70:	79fb      	ldrb	r3, [r7, #7]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	bfb8      	it	lt
 8001a78:	425b      	neglt	r3, r3
 8001a7a:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8001a7c:	793a      	ldrb	r2, [r7, #4]
 8001a7e:	79bb      	ldrb	r3, [r7, #6]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	bfb8      	it	lt
 8001a86:	425b      	neglt	r3, r3
 8001a88:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8001a8a:	79fa      	ldrb	r2, [r7, #7]
 8001a8c:	797b      	ldrb	r3, [r7, #5]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d201      	bcs.n	8001a96 <ssd1306_Line+0x46>
 8001a92:	2301      	movs	r3, #1
 8001a94:	e001      	b.n	8001a9a <ssd1306_Line+0x4a>
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a9a:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8001a9c:	79ba      	ldrb	r2, [r7, #6]
 8001a9e:	793b      	ldrb	r3, [r7, #4]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d201      	bcs.n	8001aa8 <ssd1306_Line+0x58>
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e001      	b.n	8001aac <ssd1306_Line+0x5c>
 8001aa8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001aac:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8001aae:	69ba      	ldr	r2, [r7, #24]
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8001ab6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001aba:	7939      	ldrb	r1, [r7, #4]
 8001abc:	797b      	ldrb	r3, [r7, #5]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7ff fea2 	bl	8001808 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001ac4:	e024      	b.n	8001b10 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8001ac6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001aca:	79b9      	ldrb	r1, [r7, #6]
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff fe9a 	bl	8001808 <ssd1306_DrawPixel>
        error2 = error * 2;
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	005b      	lsls	r3, r3, #1
 8001ad8:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	425b      	negs	r3, r3
 8001ade:	68ba      	ldr	r2, [r7, #8]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	dd08      	ble.n	8001af6 <ssd1306_Line+0xa6>
            error -= deltaY;
 8001ae4:	69fa      	ldr	r2, [r7, #28]
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	b2da      	uxtb	r2, r3
 8001af0:	79fb      	ldrb	r3, [r7, #7]
 8001af2:	4413      	add	r3, r2
 8001af4:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8001af6:	68ba      	ldr	r2, [r7, #8]
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	da08      	bge.n	8001b10 <ssd1306_Line+0xc0>
            error += deltaX;
 8001afe:	69fa      	ldr	r2, [r7, #28]
 8001b00:	69bb      	ldr	r3, [r7, #24]
 8001b02:	4413      	add	r3, r2
 8001b04:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	b2da      	uxtb	r2, r3
 8001b0a:	79bb      	ldrb	r3, [r7, #6]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8001b10:	79fa      	ldrb	r2, [r7, #7]
 8001b12:	797b      	ldrb	r3, [r7, #5]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d1d6      	bne.n	8001ac6 <ssd1306_Line+0x76>
 8001b18:	79ba      	ldrb	r2, [r7, #6]
 8001b1a:	793b      	ldrb	r3, [r7, #4]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d1d2      	bne.n	8001ac6 <ssd1306_Line+0x76>
        }
    }
    return;
 8001b20:	bf00      	nop
}
 8001b22:	3724      	adds	r7, #36	@ 0x24
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd90      	pop	{r4, r7, pc}

08001b28 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001b28:	b590      	push	{r4, r7, lr}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af02      	add	r7, sp, #8
 8001b2e:	4604      	mov	r4, r0
 8001b30:	4608      	mov	r0, r1
 8001b32:	4611      	mov	r1, r2
 8001b34:	461a      	mov	r2, r3
 8001b36:	4623      	mov	r3, r4
 8001b38:	71fb      	strb	r3, [r7, #7]
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	71bb      	strb	r3, [r7, #6]
 8001b3e:	460b      	mov	r3, r1
 8001b40:	717b      	strb	r3, [r7, #5]
 8001b42:	4613      	mov	r3, r2
 8001b44:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8001b46:	79bc      	ldrb	r4, [r7, #6]
 8001b48:	797a      	ldrb	r2, [r7, #5]
 8001b4a:	79b9      	ldrb	r1, [r7, #6]
 8001b4c:	79f8      	ldrb	r0, [r7, #7]
 8001b4e:	7e3b      	ldrb	r3, [r7, #24]
 8001b50:	9300      	str	r3, [sp, #0]
 8001b52:	4623      	mov	r3, r4
 8001b54:	f7ff ff7c 	bl	8001a50 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8001b58:	793c      	ldrb	r4, [r7, #4]
 8001b5a:	797a      	ldrb	r2, [r7, #5]
 8001b5c:	79b9      	ldrb	r1, [r7, #6]
 8001b5e:	7978      	ldrb	r0, [r7, #5]
 8001b60:	7e3b      	ldrb	r3, [r7, #24]
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	4623      	mov	r3, r4
 8001b66:	f7ff ff73 	bl	8001a50 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8001b6a:	793c      	ldrb	r4, [r7, #4]
 8001b6c:	79fa      	ldrb	r2, [r7, #7]
 8001b6e:	7939      	ldrb	r1, [r7, #4]
 8001b70:	7978      	ldrb	r0, [r7, #5]
 8001b72:	7e3b      	ldrb	r3, [r7, #24]
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	4623      	mov	r3, r4
 8001b78:	f7ff ff6a 	bl	8001a50 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8001b7c:	79bc      	ldrb	r4, [r7, #6]
 8001b7e:	79fa      	ldrb	r2, [r7, #7]
 8001b80:	7939      	ldrb	r1, [r7, #4]
 8001b82:	79f8      	ldrb	r0, [r7, #7]
 8001b84:	7e3b      	ldrb	r3, [r7, #24]
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	4623      	mov	r3, r4
 8001b8a:	f7ff ff61 	bl	8001a50 <ssd1306_Line>

    return;
 8001b8e:	bf00      	nop
}
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd90      	pop	{r4, r7, pc}

08001b96 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001b96:	b590      	push	{r4, r7, lr}
 8001b98:	b085      	sub	sp, #20
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	4604      	mov	r4, r0
 8001b9e:	4608      	mov	r0, r1
 8001ba0:	4611      	mov	r1, r2
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	4623      	mov	r3, r4
 8001ba6:	71fb      	strb	r3, [r7, #7]
 8001ba8:	4603      	mov	r3, r0
 8001baa:	71bb      	strb	r3, [r7, #6]
 8001bac:	460b      	mov	r3, r1
 8001bae:	717b      	strb	r3, [r7, #5]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001bb4:	79fa      	ldrb	r2, [r7, #7]
 8001bb6:	797b      	ldrb	r3, [r7, #5]
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	bf28      	it	cs
 8001bbc:	4613      	movcs	r3, r2
 8001bbe:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001bc0:	797a      	ldrb	r2, [r7, #5]
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	bf38      	it	cc
 8001bc8:	4613      	movcc	r3, r2
 8001bca:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8001bcc:	79ba      	ldrb	r2, [r7, #6]
 8001bce:	793b      	ldrb	r3, [r7, #4]
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	bf28      	it	cs
 8001bd4:	4613      	movcs	r3, r2
 8001bd6:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8001bd8:	793a      	ldrb	r2, [r7, #4]
 8001bda:	79bb      	ldrb	r3, [r7, #6]
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	bf38      	it	cc
 8001be0:	4613      	movcc	r3, r2
 8001be2:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001be4:	7afb      	ldrb	r3, [r7, #11]
 8001be6:	73fb      	strb	r3, [r7, #15]
 8001be8:	e017      	b.n	8001c1a <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001bea:	7b7b      	ldrb	r3, [r7, #13]
 8001bec:	73bb      	strb	r3, [r7, #14]
 8001bee:	e009      	b.n	8001c04 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8001bf0:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001bf4:	7bf9      	ldrb	r1, [r7, #15]
 8001bf6:	7bbb      	ldrb	r3, [r7, #14]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff fe05 	bl	8001808 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001bfe:	7bbb      	ldrb	r3, [r7, #14]
 8001c00:	3301      	adds	r3, #1
 8001c02:	73bb      	strb	r3, [r7, #14]
 8001c04:	7bba      	ldrb	r2, [r7, #14]
 8001c06:	7b3b      	ldrb	r3, [r7, #12]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d803      	bhi.n	8001c14 <ssd1306_FillRectangle+0x7e>
 8001c0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	daed      	bge.n	8001bf0 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001c14:	7bfb      	ldrb	r3, [r7, #15]
 8001c16:	3301      	adds	r3, #1
 8001c18:	73fb      	strb	r3, [r7, #15]
 8001c1a:	7bfa      	ldrb	r2, [r7, #15]
 8001c1c:	7abb      	ldrb	r3, [r7, #10]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d803      	bhi.n	8001c2a <ssd1306_FillRectangle+0x94>
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c26:	d9e0      	bls.n	8001bea <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8001c28:	bf00      	nop
 8001c2a:	bf00      	nop
}
 8001c2c:	3714      	adds	r7, #20
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd90      	pop	{r4, r7, pc}

08001c32 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b084      	sub	sp, #16
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	4603      	mov	r3, r0
 8001c3a:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001c3c:	2381      	movs	r3, #129	@ 0x81
 8001c3e:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001c40:	7bfb      	ldrb	r3, [r7, #15]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff fce8 	bl	8001618 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001c48:	79fb      	ldrb	r3, [r7, #7]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff fce4 	bl	8001618 <ssd1306_WriteCommand>
}
 8001c50:	bf00      	nop
 8001c52:	3710      	adds	r7, #16
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d005      	beq.n	8001c74 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001c68:	23af      	movs	r3, #175	@ 0xaf
 8001c6a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001c6c:	4b08      	ldr	r3, [pc, #32]	@ (8001c90 <ssd1306_SetDisplayOn+0x38>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	715a      	strb	r2, [r3, #5]
 8001c72:	e004      	b.n	8001c7e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001c74:	23ae      	movs	r3, #174	@ 0xae
 8001c76:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001c78:	4b05      	ldr	r3, [pc, #20]	@ (8001c90 <ssd1306_SetDisplayOn+0x38>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001c7e:	7bfb      	ldrb	r3, [r7, #15]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff fcc9 	bl	8001618 <ssd1306_WriteCommand>
}
 8001c86:	bf00      	nop
 8001c88:	3710      	adds	r7, #16
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	200005d8 	.word	0x200005d8

08001c94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c9a:	4b11      	ldr	r3, [pc, #68]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001c9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c9e:	4a10      	ldr	r2, [pc, #64]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001ca8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	607b      	str	r3, [r7, #4]
 8001cb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001cb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cbe:	4b08      	ldr	r3, [pc, #32]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cc6:	603b      	str	r3, [r7, #0]
 8001cc8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	210f      	movs	r1, #15
 8001cce:	f06f 0001 	mvn.w	r0, #1
 8001cd2:	f000 fae9 	bl	80022a8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40021000 	.word	0x40021000

08001ce4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08c      	sub	sp, #48	@ 0x30
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001cec:	2300      	movs	r3, #0
 8001cee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001cf2:	4b2e      	ldr	r3, [pc, #184]	@ (8001dac <HAL_InitTick+0xc8>)
 8001cf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cf6:	4a2d      	ldr	r2, [pc, #180]	@ (8001dac <HAL_InitTick+0xc8>)
 8001cf8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001cfc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cfe:	4b2b      	ldr	r3, [pc, #172]	@ (8001dac <HAL_InitTick+0xc8>)
 8001d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d06:	60bb      	str	r3, [r7, #8]
 8001d08:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d0a:	f107 020c 	add.w	r2, r7, #12
 8001d0e:	f107 0310 	add.w	r3, r7, #16
 8001d12:	4611      	mov	r1, r2
 8001d14:	4618      	mov	r0, r3
 8001d16:	f001 facf 	bl	80032b8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001d1a:	f001 fab7 	bl	800328c <HAL_RCC_GetPCLK2Freq>
 8001d1e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d22:	4a23      	ldr	r2, [pc, #140]	@ (8001db0 <HAL_InitTick+0xcc>)
 8001d24:	fba2 2303 	umull	r2, r3, r2, r3
 8001d28:	0c9b      	lsrs	r3, r3, #18
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001d2e:	4b21      	ldr	r3, [pc, #132]	@ (8001db4 <HAL_InitTick+0xd0>)
 8001d30:	4a21      	ldr	r2, [pc, #132]	@ (8001db8 <HAL_InitTick+0xd4>)
 8001d32:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001d34:	4b1f      	ldr	r3, [pc, #124]	@ (8001db4 <HAL_InitTick+0xd0>)
 8001d36:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d3a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001d3c:	4a1d      	ldr	r2, [pc, #116]	@ (8001db4 <HAL_InitTick+0xd0>)
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d40:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001d42:	4b1c      	ldr	r3, [pc, #112]	@ (8001db4 <HAL_InitTick+0xd0>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d48:	4b1a      	ldr	r3, [pc, #104]	@ (8001db4 <HAL_InitTick+0xd0>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d4e:	4b19      	ldr	r3, [pc, #100]	@ (8001db4 <HAL_InitTick+0xd0>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001d54:	4817      	ldr	r0, [pc, #92]	@ (8001db4 <HAL_InitTick+0xd0>)
 8001d56:	f002 fb7b 	bl	8004450 <HAL_TIM_Base_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001d60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d11b      	bne.n	8001da0 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001d68:	4812      	ldr	r0, [pc, #72]	@ (8001db4 <HAL_InitTick+0xd0>)
 8001d6a:	f002 fbd3 	bl	8004514 <HAL_TIM_Base_Start_IT>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001d74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d111      	bne.n	8001da0 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001d7c:	2019      	movs	r0, #25
 8001d7e:	f000 faaf 	bl	80022e0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2b0f      	cmp	r3, #15
 8001d86:	d808      	bhi.n	8001d9a <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	2019      	movs	r0, #25
 8001d8e:	f000 fa8b 	bl	80022a8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d92:	4a0a      	ldr	r2, [pc, #40]	@ (8001dbc <HAL_InitTick+0xd8>)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6013      	str	r3, [r2, #0]
 8001d98:	e002      	b.n	8001da0 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001da0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3730      	adds	r7, #48	@ 0x30
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	40021000 	.word	0x40021000
 8001db0:	431bde83 	.word	0x431bde83
 8001db4:	200005e0 	.word	0x200005e0
 8001db8:	40012c00 	.word	0x40012c00
 8001dbc:	20000004 	.word	0x20000004

08001dc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dc4:	bf00      	nop
 8001dc6:	e7fd      	b.n	8001dc4 <NMI_Handler+0x4>

08001dc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dcc:	bf00      	nop
 8001dce:	e7fd      	b.n	8001dcc <HardFault_Handler+0x4>

08001dd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dd4:	bf00      	nop
 8001dd6:	e7fd      	b.n	8001dd4 <MemManage_Handler+0x4>

08001dd8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ddc:	bf00      	nop
 8001dde:	e7fd      	b.n	8001ddc <BusFault_Handler+0x4>

08001de0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001de4:	bf00      	nop
 8001de6:	e7fd      	b.n	8001de4 <UsageFault_Handler+0x4>

08001de8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dec:	bf00      	nop
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
	...

08001df8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001dfc:	4802      	ldr	r0, [pc, #8]	@ (8001e08 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001dfe:	f002 fbf9 	bl	80045f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	200005e0 	.word	0x200005e0

08001e0c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e10:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <SystemInit+0x20>)
 8001e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e16:	4a05      	ldr	r2, [pc, #20]	@ (8001e2c <SystemInit+0x20>)
 8001e18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	e000ed00 	.word	0xe000ed00

08001e30 <Send_Instruction>:
#include "traffic_functions.h"
#include "traffic.h"
#include <spi.h>
#include <stdlib.h>

void Send_Instruction(uint32_t instruction) {
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
    /* Make sure Reset and Enable are set to HIGH and LOW respectively */
    uint8_t *data = malloc(sizeof(uint8_t)*(3));
 8001e38:	2003      	movs	r0, #3
 8001e3a:	f006 fe05 	bl	8008a48 <malloc>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	60fb      	str	r3, [r7, #12]
    
    data[0] = instruction;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	b2da      	uxtb	r2, r3
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	701a      	strb	r2, [r3, #0]
    data[1] = instruction >> 8;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	0a1a      	lsrs	r2, r3, #8
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	3301      	adds	r3, #1
 8001e52:	b2d2      	uxtb	r2, r2
 8001e54:	701a      	strb	r2, [r3, #0]
    data[2] = instruction >> 16;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	0c1a      	lsrs	r2, r3, #16
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	3302      	adds	r3, #2
 8001e5e:	b2d2      	uxtb	r2, r2
 8001e60:	701a      	strb	r2, [r3, #0]

    HAL_SPI_Transmit(&hspi3, data, 3, HAL_MAX_DELAY);
 8001e62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e66:	2203      	movs	r2, #3
 8001e68:	68f9      	ldr	r1, [r7, #12]
 8001e6a:	480b      	ldr	r0, [pc, #44]	@ (8001e98 <Send_Instruction+0x68>)
 8001e6c:	f002 f815 	bl	8003e9a <HAL_SPI_Transmit>
    
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_SET);
 8001e70:	2201      	movs	r2, #1
 8001e72:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e76:	4809      	ldr	r0, [pc, #36]	@ (8001e9c <Send_Instruction+0x6c>)
 8001e78:	f000 fc02 	bl	8002680 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_RESET);
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e82:	4806      	ldr	r0, [pc, #24]	@ (8001e9c <Send_Instruction+0x6c>)
 8001e84:	f000 fbfc 	bl	8002680 <HAL_GPIO_WritePin>
    free(data);
 8001e88:	68f8      	ldr	r0, [r7, #12]
 8001e8a:	f006 fde5 	bl	8008a58 <free>
}
 8001e8e:	bf00      	nop
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000174 	.word	0x20000174
 8001e9c:	48000400 	.word	0x48000400

08001ea0 <update_instruction>:

uint32_t update_instruction(uint32_t current_instruction, uint32_t instruction, ledType led) {
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	4613      	mov	r3, r2
 8001eac:	71fb      	strb	r3, [r7, #7]
    uint32_t zeroing;
    switch (led) {
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d00c      	beq.n	8001ece <update_instruction+0x2e>
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	dc0d      	bgt.n	8001ed4 <update_instruction+0x34>
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d002      	beq.n	8001ec2 <update_instruction+0x22>
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d003      	beq.n	8001ec8 <update_instruction+0x28>
        break;
    case PLB:
        zeroing = ~(PL1_Blue | PL2_Blue);
        break;
    default:
        break;
 8001ec0:	e008      	b.n	8001ed4 <update_instruction+0x34>
        zeroing = ~(TL_EW_Red | TL_EW_Yellow | TL_EW_Green | TL_NS_Red | TL_NS_Yellow | TL_NS_Green);
 8001ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef8 <update_instruction+0x58>)
 8001ec4:	617b      	str	r3, [r7, #20]
        break;
 8001ec6:	e006      	b.n	8001ed6 <update_instruction+0x36>
        zeroing = ~(PL1_Green | PL1_Red | PL2_Green | PL2_Red);
 8001ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8001efc <update_instruction+0x5c>)
 8001eca:	617b      	str	r3, [r7, #20]
        break;
 8001ecc:	e003      	b.n	8001ed6 <update_instruction+0x36>
        zeroing = ~(PL1_Blue | PL2_Blue);
 8001ece:	4b0c      	ldr	r3, [pc, #48]	@ (8001f00 <update_instruction+0x60>)
 8001ed0:	617b      	str	r3, [r7, #20]
        break;
 8001ed2:	e000      	b.n	8001ed6 <update_instruction+0x36>
        break;
 8001ed4:	bf00      	nop
    }
    current_instruction &= zeroing; // save the other light states
 8001ed6:	68fa      	ldr	r2, [r7, #12]
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	4013      	ands	r3, r2
 8001edc:	60fb      	str	r3, [r7, #12]
    current_instruction |= instruction;
 8001ede:	68fa      	ldr	r2, [r7, #12]
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	60fb      	str	r3, [r7, #12]
    Send_Instruction(current_instruction);
 8001ee6:	68f8      	ldr	r0, [r7, #12]
 8001ee8:	f7ff ffa2 	bl	8001e30 <Send_Instruction>
    return current_instruction;
 8001eec:	68fb      	ldr	r3, [r7, #12]
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3718      	adds	r7, #24
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	ff1f1f03 	.word	0xff1f1f03
 8001efc:	ffe7e7ff 	.word	0xffe7e7ff
 8001f00:	fffbfbff 	.word	0xfffbfbff

08001f04 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f08:	4b14      	ldr	r3, [pc, #80]	@ (8001f5c <MX_USART2_UART_Init+0x58>)
 8001f0a:	4a15      	ldr	r2, [pc, #84]	@ (8001f60 <MX_USART2_UART_Init+0x5c>)
 8001f0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f0e:	4b13      	ldr	r3, [pc, #76]	@ (8001f5c <MX_USART2_UART_Init+0x58>)
 8001f10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f16:	4b11      	ldr	r3, [pc, #68]	@ (8001f5c <MX_USART2_UART_Init+0x58>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f5c <MX_USART2_UART_Init+0x58>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f22:	4b0e      	ldr	r3, [pc, #56]	@ (8001f5c <MX_USART2_UART_Init+0x58>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f28:	4b0c      	ldr	r3, [pc, #48]	@ (8001f5c <MX_USART2_UART_Init+0x58>)
 8001f2a:	220c      	movs	r2, #12
 8001f2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f5c <MX_USART2_UART_Init+0x58>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f34:	4b09      	ldr	r3, [pc, #36]	@ (8001f5c <MX_USART2_UART_Init+0x58>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f3a:	4b08      	ldr	r3, [pc, #32]	@ (8001f5c <MX_USART2_UART_Init+0x58>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f40:	4b06      	ldr	r3, [pc, #24]	@ (8001f5c <MX_USART2_UART_Init+0x58>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f46:	4805      	ldr	r0, [pc, #20]	@ (8001f5c <MX_USART2_UART_Init+0x58>)
 8001f48:	f002 fd48 	bl	80049dc <HAL_UART_Init>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001f52:	f7ff f8d3 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	2000062c 	.word	0x2000062c
 8001f60:	40004400 	.word	0x40004400

08001f64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b0ac      	sub	sp, #176	@ 0xb0
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f6c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
 8001f74:	605a      	str	r2, [r3, #4]
 8001f76:	609a      	str	r2, [r3, #8]
 8001f78:	60da      	str	r2, [r3, #12]
 8001f7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f7c:	f107 0314 	add.w	r3, r7, #20
 8001f80:	2288      	movs	r2, #136	@ 0x88
 8001f82:	2100      	movs	r1, #0
 8001f84:	4618      	mov	r0, r3
 8001f86:	f006 fe1d 	bl	8008bc4 <memset>
  if(uartHandle->Instance==USART2)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a21      	ldr	r2, [pc, #132]	@ (8002014 <HAL_UART_MspInit+0xb0>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d13b      	bne.n	800200c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f94:	2302      	movs	r3, #2
 8001f96:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f001 fa1b 	bl	80033dc <HAL_RCCEx_PeriphCLKConfig>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001fac:	f7ff f8a6 	bl	80010fc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fb0:	4b19      	ldr	r3, [pc, #100]	@ (8002018 <HAL_UART_MspInit+0xb4>)
 8001fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb4:	4a18      	ldr	r2, [pc, #96]	@ (8002018 <HAL_UART_MspInit+0xb4>)
 8001fb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fba:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fbc:	4b16      	ldr	r3, [pc, #88]	@ (8002018 <HAL_UART_MspInit+0xb4>)
 8001fbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc4:	613b      	str	r3, [r7, #16]
 8001fc6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc8:	4b13      	ldr	r3, [pc, #76]	@ (8002018 <HAL_UART_MspInit+0xb4>)
 8001fca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fcc:	4a12      	ldr	r2, [pc, #72]	@ (8002018 <HAL_UART_MspInit+0xb4>)
 8001fce:	f043 0301 	orr.w	r3, r3, #1
 8001fd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fd4:	4b10      	ldr	r3, [pc, #64]	@ (8002018 <HAL_UART_MspInit+0xb4>)
 8001fd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fd8:	f003 0301 	and.w	r3, r3, #1
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001fe0:	230c      	movs	r3, #12
 8001fe2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fec:	2300      	movs	r3, #0
 8001fee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ff8:	2307      	movs	r3, #7
 8001ffa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffe:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002002:	4619      	mov	r1, r3
 8002004:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002008:	f000 f978 	bl	80022fc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800200c:	bf00      	nop
 800200e:	37b0      	adds	r7, #176	@ 0xb0
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40004400 	.word	0x40004400
 8002018:	40021000 	.word	0x40021000

0800201c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800201c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002054 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002020:	f7ff fef4 	bl	8001e0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002024:	480c      	ldr	r0, [pc, #48]	@ (8002058 <LoopForever+0x6>)
  ldr r1, =_edata
 8002026:	490d      	ldr	r1, [pc, #52]	@ (800205c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002028:	4a0d      	ldr	r2, [pc, #52]	@ (8002060 <LoopForever+0xe>)
  movs r3, #0
 800202a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800202c:	e002      	b.n	8002034 <LoopCopyDataInit>

0800202e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800202e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002030:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002032:	3304      	adds	r3, #4

08002034 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002034:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002036:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002038:	d3f9      	bcc.n	800202e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800203a:	4a0a      	ldr	r2, [pc, #40]	@ (8002064 <LoopForever+0x12>)
  ldr r4, =_ebss
 800203c:	4c0a      	ldr	r4, [pc, #40]	@ (8002068 <LoopForever+0x16>)
  movs r3, #0
 800203e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002040:	e001      	b.n	8002046 <LoopFillZerobss>

08002042 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002042:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002044:	3204      	adds	r2, #4

08002046 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002046:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002048:	d3fb      	bcc.n	8002042 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800204a:	f006 fdd3 	bl	8008bf4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800204e:	f7fe ffd9 	bl	8001004 <main>

08002052 <LoopForever>:

LoopForever:
    b LoopForever
 8002052:	e7fe      	b.n	8002052 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002054:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002058:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800205c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002060:	080095a0 	.word	0x080095a0
  ldr r2, =_sbss
 8002064:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002068:	20002d5c 	.word	0x20002d5c

0800206c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800206c:	e7fe      	b.n	800206c <ADC1_2_IRQHandler>
	...

08002070 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002076:	2300      	movs	r3, #0
 8002078:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800207a:	4b0c      	ldr	r3, [pc, #48]	@ (80020ac <HAL_Init+0x3c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a0b      	ldr	r2, [pc, #44]	@ (80020ac <HAL_Init+0x3c>)
 8002080:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002084:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002086:	2003      	movs	r0, #3
 8002088:	f000 f903 	bl	8002292 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800208c:	200f      	movs	r0, #15
 800208e:	f7ff fe29 	bl	8001ce4 <HAL_InitTick>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d002      	beq.n	800209e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	71fb      	strb	r3, [r7, #7]
 800209c:	e001      	b.n	80020a2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800209e:	f7ff fdf9 	bl	8001c94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020a2:	79fb      	ldrb	r3, [r7, #7]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3708      	adds	r7, #8
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40022000 	.word	0x40022000

080020b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80020b4:	4b06      	ldr	r3, [pc, #24]	@ (80020d0 <HAL_IncTick+0x20>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	461a      	mov	r2, r3
 80020ba:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <HAL_IncTick+0x24>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4413      	add	r3, r2
 80020c0:	4a04      	ldr	r2, [pc, #16]	@ (80020d4 <HAL_IncTick+0x24>)
 80020c2:	6013      	str	r3, [r2, #0]
}
 80020c4:	bf00      	nop
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	20000008 	.word	0x20000008
 80020d4:	200006b4 	.word	0x200006b4

080020d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return uwTick;
 80020dc:	4b03      	ldr	r3, [pc, #12]	@ (80020ec <HAL_GetTick+0x14>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	200006b4 	.word	0x200006b4

080020f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f8:	f7ff ffee 	bl	80020d8 <HAL_GetTick>
 80020fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002108:	d005      	beq.n	8002116 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800210a:	4b0a      	ldr	r3, [pc, #40]	@ (8002134 <HAL_Delay+0x44>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	461a      	mov	r2, r3
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	4413      	add	r3, r2
 8002114:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002116:	bf00      	nop
 8002118:	f7ff ffde 	bl	80020d8 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	429a      	cmp	r2, r3
 8002126:	d8f7      	bhi.n	8002118 <HAL_Delay+0x28>
  {
  }
}
 8002128:	bf00      	nop
 800212a:	bf00      	nop
 800212c:	3710      	adds	r7, #16
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000008 	.word	0x20000008

08002138 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002148:	4b0c      	ldr	r3, [pc, #48]	@ (800217c <__NVIC_SetPriorityGrouping+0x44>)
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800214e:	68ba      	ldr	r2, [r7, #8]
 8002150:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002154:	4013      	ands	r3, r2
 8002156:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002160:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002164:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002168:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800216a:	4a04      	ldr	r2, [pc, #16]	@ (800217c <__NVIC_SetPriorityGrouping+0x44>)
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	60d3      	str	r3, [r2, #12]
}
 8002170:	bf00      	nop
 8002172:	3714      	adds	r7, #20
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002184:	4b04      	ldr	r3, [pc, #16]	@ (8002198 <__NVIC_GetPriorityGrouping+0x18>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	0a1b      	lsrs	r3, r3, #8
 800218a:	f003 0307 	and.w	r3, r3, #7
}
 800218e:	4618      	mov	r0, r3
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	e000ed00 	.word	0xe000ed00

0800219c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4603      	mov	r3, r0
 80021a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	db0b      	blt.n	80021c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	f003 021f 	and.w	r2, r3, #31
 80021b4:	4907      	ldr	r1, [pc, #28]	@ (80021d4 <__NVIC_EnableIRQ+0x38>)
 80021b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ba:	095b      	lsrs	r3, r3, #5
 80021bc:	2001      	movs	r0, #1
 80021be:	fa00 f202 	lsl.w	r2, r0, r2
 80021c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021c6:	bf00      	nop
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	e000e100 	.word	0xe000e100

080021d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	6039      	str	r1, [r7, #0]
 80021e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	db0a      	blt.n	8002202 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	b2da      	uxtb	r2, r3
 80021f0:	490c      	ldr	r1, [pc, #48]	@ (8002224 <__NVIC_SetPriority+0x4c>)
 80021f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f6:	0112      	lsls	r2, r2, #4
 80021f8:	b2d2      	uxtb	r2, r2
 80021fa:	440b      	add	r3, r1
 80021fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002200:	e00a      	b.n	8002218 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	b2da      	uxtb	r2, r3
 8002206:	4908      	ldr	r1, [pc, #32]	@ (8002228 <__NVIC_SetPriority+0x50>)
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	f003 030f 	and.w	r3, r3, #15
 800220e:	3b04      	subs	r3, #4
 8002210:	0112      	lsls	r2, r2, #4
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	440b      	add	r3, r1
 8002216:	761a      	strb	r2, [r3, #24]
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr
 8002224:	e000e100 	.word	0xe000e100
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800222c:	b480      	push	{r7}
 800222e:	b089      	sub	sp, #36	@ 0x24
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	f1c3 0307 	rsb	r3, r3, #7
 8002246:	2b04      	cmp	r3, #4
 8002248:	bf28      	it	cs
 800224a:	2304      	movcs	r3, #4
 800224c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	3304      	adds	r3, #4
 8002252:	2b06      	cmp	r3, #6
 8002254:	d902      	bls.n	800225c <NVIC_EncodePriority+0x30>
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	3b03      	subs	r3, #3
 800225a:	e000      	b.n	800225e <NVIC_EncodePriority+0x32>
 800225c:	2300      	movs	r3, #0
 800225e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002260:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	43da      	mvns	r2, r3
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	401a      	ands	r2, r3
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002274:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	fa01 f303 	lsl.w	r3, r1, r3
 800227e:	43d9      	mvns	r1, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002284:	4313      	orrs	r3, r2
         );
}
 8002286:	4618      	mov	r0, r3
 8002288:	3724      	adds	r7, #36	@ 0x24
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr

08002292 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b082      	sub	sp, #8
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f7ff ff4c 	bl	8002138 <__NVIC_SetPriorityGrouping>
}
 80022a0:	bf00      	nop
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	4603      	mov	r3, r0
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
 80022b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022b6:	2300      	movs	r3, #0
 80022b8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80022ba:	f7ff ff61 	bl	8002180 <__NVIC_GetPriorityGrouping>
 80022be:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	68b9      	ldr	r1, [r7, #8]
 80022c4:	6978      	ldr	r0, [r7, #20]
 80022c6:	f7ff ffb1 	bl	800222c <NVIC_EncodePriority>
 80022ca:	4602      	mov	r2, r0
 80022cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022d0:	4611      	mov	r1, r2
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7ff ff80 	bl	80021d8 <__NVIC_SetPriority>
}
 80022d8:	bf00      	nop
 80022da:	3718      	adds	r7, #24
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	4603      	mov	r3, r0
 80022e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff ff54 	bl	800219c <__NVIC_EnableIRQ>
}
 80022f4:	bf00      	nop
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b087      	sub	sp, #28
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800230a:	e17f      	b.n	800260c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	2101      	movs	r1, #1
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	fa01 f303 	lsl.w	r3, r1, r3
 8002318:	4013      	ands	r3, r2
 800231a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2b00      	cmp	r3, #0
 8002320:	f000 8171 	beq.w	8002606 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f003 0303 	and.w	r3, r3, #3
 800232c:	2b01      	cmp	r3, #1
 800232e:	d005      	beq.n	800233c <HAL_GPIO_Init+0x40>
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f003 0303 	and.w	r3, r3, #3
 8002338:	2b02      	cmp	r3, #2
 800233a:	d130      	bne.n	800239e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	2203      	movs	r2, #3
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	43db      	mvns	r3, r3
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	4013      	ands	r3, r2
 8002352:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	68da      	ldr	r2, [r3, #12]
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	693a      	ldr	r2, [r7, #16]
 8002362:	4313      	orrs	r3, r2
 8002364:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002372:	2201      	movs	r2, #1
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	fa02 f303 	lsl.w	r3, r2, r3
 800237a:	43db      	mvns	r3, r3
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	4013      	ands	r3, r2
 8002380:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	091b      	lsrs	r3, r3, #4
 8002388:	f003 0201 	and.w	r2, r3, #1
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	4313      	orrs	r3, r2
 8002396:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f003 0303 	and.w	r3, r3, #3
 80023a6:	2b03      	cmp	r3, #3
 80023a8:	d118      	bne.n	80023dc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80023b0:	2201      	movs	r2, #1
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	43db      	mvns	r3, r3
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	4013      	ands	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	08db      	lsrs	r3, r3, #3
 80023c6:	f003 0201 	and.w	r2, r3, #1
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f003 0303 	and.w	r3, r3, #3
 80023e4:	2b03      	cmp	r3, #3
 80023e6:	d017      	beq.n	8002418 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	2203      	movs	r2, #3
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	43db      	mvns	r3, r3
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	4013      	ands	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	689a      	ldr	r2, [r3, #8]
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	4313      	orrs	r3, r2
 8002410:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f003 0303 	and.w	r3, r3, #3
 8002420:	2b02      	cmp	r3, #2
 8002422:	d123      	bne.n	800246c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	08da      	lsrs	r2, r3, #3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	3208      	adds	r2, #8
 800242c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002430:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	f003 0307 	and.w	r3, r3, #7
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	220f      	movs	r2, #15
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	43db      	mvns	r3, r3
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	4013      	ands	r3, r2
 8002446:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	691a      	ldr	r2, [r3, #16]
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	f003 0307 	and.w	r3, r3, #7
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	4313      	orrs	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	08da      	lsrs	r2, r3, #3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	3208      	adds	r2, #8
 8002466:	6939      	ldr	r1, [r7, #16]
 8002468:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	2203      	movs	r2, #3
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	43db      	mvns	r3, r3
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	4013      	ands	r3, r2
 8002482:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f003 0203 	and.w	r2, r3, #3
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	005b      	lsls	r3, r3, #1
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	4313      	orrs	r3, r2
 8002498:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	693a      	ldr	r2, [r7, #16]
 800249e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f000 80ac 	beq.w	8002606 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ae:	4b5f      	ldr	r3, [pc, #380]	@ (800262c <HAL_GPIO_Init+0x330>)
 80024b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024b2:	4a5e      	ldr	r2, [pc, #376]	@ (800262c <HAL_GPIO_Init+0x330>)
 80024b4:	f043 0301 	orr.w	r3, r3, #1
 80024b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80024ba:	4b5c      	ldr	r3, [pc, #368]	@ (800262c <HAL_GPIO_Init+0x330>)
 80024bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	60bb      	str	r3, [r7, #8]
 80024c4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024c6:	4a5a      	ldr	r2, [pc, #360]	@ (8002630 <HAL_GPIO_Init+0x334>)
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	089b      	lsrs	r3, r3, #2
 80024cc:	3302      	adds	r3, #2
 80024ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	f003 0303 	and.w	r3, r3, #3
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	220f      	movs	r2, #15
 80024de:	fa02 f303 	lsl.w	r3, r2, r3
 80024e2:	43db      	mvns	r3, r3
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	4013      	ands	r3, r2
 80024e8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80024f0:	d025      	beq.n	800253e <HAL_GPIO_Init+0x242>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a4f      	ldr	r2, [pc, #316]	@ (8002634 <HAL_GPIO_Init+0x338>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d01f      	beq.n	800253a <HAL_GPIO_Init+0x23e>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a4e      	ldr	r2, [pc, #312]	@ (8002638 <HAL_GPIO_Init+0x33c>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d019      	beq.n	8002536 <HAL_GPIO_Init+0x23a>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a4d      	ldr	r2, [pc, #308]	@ (800263c <HAL_GPIO_Init+0x340>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d013      	beq.n	8002532 <HAL_GPIO_Init+0x236>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a4c      	ldr	r2, [pc, #304]	@ (8002640 <HAL_GPIO_Init+0x344>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d00d      	beq.n	800252e <HAL_GPIO_Init+0x232>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a4b      	ldr	r2, [pc, #300]	@ (8002644 <HAL_GPIO_Init+0x348>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d007      	beq.n	800252a <HAL_GPIO_Init+0x22e>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a4a      	ldr	r2, [pc, #296]	@ (8002648 <HAL_GPIO_Init+0x34c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d101      	bne.n	8002526 <HAL_GPIO_Init+0x22a>
 8002522:	2306      	movs	r3, #6
 8002524:	e00c      	b.n	8002540 <HAL_GPIO_Init+0x244>
 8002526:	2307      	movs	r3, #7
 8002528:	e00a      	b.n	8002540 <HAL_GPIO_Init+0x244>
 800252a:	2305      	movs	r3, #5
 800252c:	e008      	b.n	8002540 <HAL_GPIO_Init+0x244>
 800252e:	2304      	movs	r3, #4
 8002530:	e006      	b.n	8002540 <HAL_GPIO_Init+0x244>
 8002532:	2303      	movs	r3, #3
 8002534:	e004      	b.n	8002540 <HAL_GPIO_Init+0x244>
 8002536:	2302      	movs	r3, #2
 8002538:	e002      	b.n	8002540 <HAL_GPIO_Init+0x244>
 800253a:	2301      	movs	r3, #1
 800253c:	e000      	b.n	8002540 <HAL_GPIO_Init+0x244>
 800253e:	2300      	movs	r3, #0
 8002540:	697a      	ldr	r2, [r7, #20]
 8002542:	f002 0203 	and.w	r2, r2, #3
 8002546:	0092      	lsls	r2, r2, #2
 8002548:	4093      	lsls	r3, r2
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	4313      	orrs	r3, r2
 800254e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002550:	4937      	ldr	r1, [pc, #220]	@ (8002630 <HAL_GPIO_Init+0x334>)
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	089b      	lsrs	r3, r3, #2
 8002556:	3302      	adds	r3, #2
 8002558:	693a      	ldr	r2, [r7, #16]
 800255a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800255e:	4b3b      	ldr	r3, [pc, #236]	@ (800264c <HAL_GPIO_Init+0x350>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	43db      	mvns	r3, r3
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	4013      	ands	r3, r2
 800256c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	4313      	orrs	r3, r2
 8002580:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002582:	4a32      	ldr	r2, [pc, #200]	@ (800264c <HAL_GPIO_Init+0x350>)
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002588:	4b30      	ldr	r3, [pc, #192]	@ (800264c <HAL_GPIO_Init+0x350>)
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	43db      	mvns	r3, r3
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4013      	ands	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025ac:	4a27      	ldr	r2, [pc, #156]	@ (800264c <HAL_GPIO_Init+0x350>)
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80025b2:	4b26      	ldr	r3, [pc, #152]	@ (800264c <HAL_GPIO_Init+0x350>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	43db      	mvns	r3, r3
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	4013      	ands	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d003      	beq.n	80025d6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025d6:	4a1d      	ldr	r2, [pc, #116]	@ (800264c <HAL_GPIO_Init+0x350>)
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80025dc:	4b1b      	ldr	r3, [pc, #108]	@ (800264c <HAL_GPIO_Init+0x350>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	43db      	mvns	r3, r3
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	4013      	ands	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d003      	beq.n	8002600 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80025f8:	693a      	ldr	r2, [r7, #16]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002600:	4a12      	ldr	r2, [pc, #72]	@ (800264c <HAL_GPIO_Init+0x350>)
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	3301      	adds	r3, #1
 800260a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	fa22 f303 	lsr.w	r3, r2, r3
 8002616:	2b00      	cmp	r3, #0
 8002618:	f47f ae78 	bne.w	800230c <HAL_GPIO_Init+0x10>
  }
}
 800261c:	bf00      	nop
 800261e:	bf00      	nop
 8002620:	371c      	adds	r7, #28
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	40021000 	.word	0x40021000
 8002630:	40010000 	.word	0x40010000
 8002634:	48000400 	.word	0x48000400
 8002638:	48000800 	.word	0x48000800
 800263c:	48000c00 	.word	0x48000c00
 8002640:	48001000 	.word	0x48001000
 8002644:	48001400 	.word	0x48001400
 8002648:	48001800 	.word	0x48001800
 800264c:	40010400 	.word	0x40010400

08002650 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	460b      	mov	r3, r1
 800265a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	691a      	ldr	r2, [r3, #16]
 8002660:	887b      	ldrh	r3, [r7, #2]
 8002662:	4013      	ands	r3, r2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d002      	beq.n	800266e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002668:	2301      	movs	r3, #1
 800266a:	73fb      	strb	r3, [r7, #15]
 800266c:	e001      	b.n	8002672 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800266e:	2300      	movs	r3, #0
 8002670:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002672:	7bfb      	ldrb	r3, [r7, #15]
}
 8002674:	4618      	mov	r0, r3
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	460b      	mov	r3, r1
 800268a:	807b      	strh	r3, [r7, #2]
 800268c:	4613      	mov	r3, r2
 800268e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002690:	787b      	ldrb	r3, [r7, #1]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d003      	beq.n	800269e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002696:	887a      	ldrh	r2, [r7, #2]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800269c:	e002      	b.n	80026a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800269e:	887a      	ldrh	r2, [r7, #2]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80026a4:	bf00      	nop
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80026b4:	4b04      	ldr	r3, [pc, #16]	@ (80026c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80026bc:	4618      	mov	r0, r3
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	40007000 	.word	0x40007000

080026cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026da:	d130      	bne.n	800273e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80026dc:	4b23      	ldr	r3, [pc, #140]	@ (800276c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80026e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026e8:	d038      	beq.n	800275c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026ea:	4b20      	ldr	r3, [pc, #128]	@ (800276c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80026f2:	4a1e      	ldr	r2, [pc, #120]	@ (800276c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026f4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026f8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002770 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2232      	movs	r2, #50	@ 0x32
 8002700:	fb02 f303 	mul.w	r3, r2, r3
 8002704:	4a1b      	ldr	r2, [pc, #108]	@ (8002774 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002706:	fba2 2303 	umull	r2, r3, r2, r3
 800270a:	0c9b      	lsrs	r3, r3, #18
 800270c:	3301      	adds	r3, #1
 800270e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002710:	e002      	b.n	8002718 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	3b01      	subs	r3, #1
 8002716:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002718:	4b14      	ldr	r3, [pc, #80]	@ (800276c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800271a:	695b      	ldr	r3, [r3, #20]
 800271c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002720:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002724:	d102      	bne.n	800272c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d1f2      	bne.n	8002712 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800272c:	4b0f      	ldr	r3, [pc, #60]	@ (800276c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800272e:	695b      	ldr	r3, [r3, #20]
 8002730:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002734:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002738:	d110      	bne.n	800275c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e00f      	b.n	800275e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800273e:	4b0b      	ldr	r3, [pc, #44]	@ (800276c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800274a:	d007      	beq.n	800275c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800274c:	4b07      	ldr	r3, [pc, #28]	@ (800276c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002754:	4a05      	ldr	r2, [pc, #20]	@ (800276c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002756:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800275a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3714      	adds	r7, #20
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	40007000 	.word	0x40007000
 8002770:	20000000 	.word	0x20000000
 8002774:	431bde83 	.word	0x431bde83

08002778 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b088      	sub	sp, #32
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e3ca      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800278a:	4b97      	ldr	r3, [pc, #604]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	f003 030c 	and.w	r3, r3, #12
 8002792:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002794:	4b94      	ldr	r3, [pc, #592]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	f003 0303 	and.w	r3, r3, #3
 800279c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0310 	and.w	r3, r3, #16
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f000 80e4 	beq.w	8002974 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d007      	beq.n	80027c2 <HAL_RCC_OscConfig+0x4a>
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	2b0c      	cmp	r3, #12
 80027b6:	f040 808b 	bne.w	80028d0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	f040 8087 	bne.w	80028d0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80027c2:	4b89      	ldr	r3, [pc, #548]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d005      	beq.n	80027da <HAL_RCC_OscConfig+0x62>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	699b      	ldr	r3, [r3, #24]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d101      	bne.n	80027da <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e3a2      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a1a      	ldr	r2, [r3, #32]
 80027de:	4b82      	ldr	r3, [pc, #520]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0308 	and.w	r3, r3, #8
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d004      	beq.n	80027f4 <HAL_RCC_OscConfig+0x7c>
 80027ea:	4b7f      	ldr	r3, [pc, #508]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027f2:	e005      	b.n	8002800 <HAL_RCC_OscConfig+0x88>
 80027f4:	4b7c      	ldr	r3, [pc, #496]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 80027f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027fa:	091b      	lsrs	r3, r3, #4
 80027fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002800:	4293      	cmp	r3, r2
 8002802:	d223      	bcs.n	800284c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	4618      	mov	r0, r3
 800280a:	f000 fd87 	bl	800331c <RCC_SetFlashLatencyFromMSIRange>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e383      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002818:	4b73      	ldr	r3, [pc, #460]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a72      	ldr	r2, [pc, #456]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 800281e:	f043 0308 	orr.w	r3, r3, #8
 8002822:	6013      	str	r3, [r2, #0]
 8002824:	4b70      	ldr	r3, [pc, #448]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a1b      	ldr	r3, [r3, #32]
 8002830:	496d      	ldr	r1, [pc, #436]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002832:	4313      	orrs	r3, r2
 8002834:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002836:	4b6c      	ldr	r3, [pc, #432]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	69db      	ldr	r3, [r3, #28]
 8002842:	021b      	lsls	r3, r3, #8
 8002844:	4968      	ldr	r1, [pc, #416]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002846:	4313      	orrs	r3, r2
 8002848:	604b      	str	r3, [r1, #4]
 800284a:	e025      	b.n	8002898 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800284c:	4b66      	ldr	r3, [pc, #408]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a65      	ldr	r2, [pc, #404]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002852:	f043 0308 	orr.w	r3, r3, #8
 8002856:	6013      	str	r3, [r2, #0]
 8002858:	4b63      	ldr	r3, [pc, #396]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a1b      	ldr	r3, [r3, #32]
 8002864:	4960      	ldr	r1, [pc, #384]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002866:	4313      	orrs	r3, r2
 8002868:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800286a:	4b5f      	ldr	r3, [pc, #380]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	69db      	ldr	r3, [r3, #28]
 8002876:	021b      	lsls	r3, r3, #8
 8002878:	495b      	ldr	r1, [pc, #364]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 800287a:	4313      	orrs	r3, r2
 800287c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d109      	bne.n	8002898 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a1b      	ldr	r3, [r3, #32]
 8002888:	4618      	mov	r0, r3
 800288a:	f000 fd47 	bl	800331c <RCC_SetFlashLatencyFromMSIRange>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e343      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002898:	f000 fc4a 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 800289c:	4602      	mov	r2, r0
 800289e:	4b52      	ldr	r3, [pc, #328]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	091b      	lsrs	r3, r3, #4
 80028a4:	f003 030f 	and.w	r3, r3, #15
 80028a8:	4950      	ldr	r1, [pc, #320]	@ (80029ec <HAL_RCC_OscConfig+0x274>)
 80028aa:	5ccb      	ldrb	r3, [r1, r3]
 80028ac:	f003 031f 	and.w	r3, r3, #31
 80028b0:	fa22 f303 	lsr.w	r3, r2, r3
 80028b4:	4a4e      	ldr	r2, [pc, #312]	@ (80029f0 <HAL_RCC_OscConfig+0x278>)
 80028b6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80028b8:	4b4e      	ldr	r3, [pc, #312]	@ (80029f4 <HAL_RCC_OscConfig+0x27c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff fa11 	bl	8001ce4 <HAL_InitTick>
 80028c2:	4603      	mov	r3, r0
 80028c4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80028c6:	7bfb      	ldrb	r3, [r7, #15]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d052      	beq.n	8002972 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80028cc:	7bfb      	ldrb	r3, [r7, #15]
 80028ce:	e327      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d032      	beq.n	800293e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80028d8:	4b43      	ldr	r3, [pc, #268]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a42      	ldr	r2, [pc, #264]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 80028de:	f043 0301 	orr.w	r3, r3, #1
 80028e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028e4:	f7ff fbf8 	bl	80020d8 <HAL_GetTick>
 80028e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028ea:	e008      	b.n	80028fe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028ec:	f7ff fbf4 	bl	80020d8 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d901      	bls.n	80028fe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e310      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028fe:	4b3a      	ldr	r3, [pc, #232]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0302 	and.w	r3, r3, #2
 8002906:	2b00      	cmp	r3, #0
 8002908:	d0f0      	beq.n	80028ec <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800290a:	4b37      	ldr	r3, [pc, #220]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a36      	ldr	r2, [pc, #216]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002910:	f043 0308 	orr.w	r3, r3, #8
 8002914:	6013      	str	r3, [r2, #0]
 8002916:	4b34      	ldr	r3, [pc, #208]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a1b      	ldr	r3, [r3, #32]
 8002922:	4931      	ldr	r1, [pc, #196]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002924:	4313      	orrs	r3, r2
 8002926:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002928:	4b2f      	ldr	r3, [pc, #188]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	69db      	ldr	r3, [r3, #28]
 8002934:	021b      	lsls	r3, r3, #8
 8002936:	492c      	ldr	r1, [pc, #176]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002938:	4313      	orrs	r3, r2
 800293a:	604b      	str	r3, [r1, #4]
 800293c:	e01a      	b.n	8002974 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800293e:	4b2a      	ldr	r3, [pc, #168]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a29      	ldr	r2, [pc, #164]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002944:	f023 0301 	bic.w	r3, r3, #1
 8002948:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800294a:	f7ff fbc5 	bl	80020d8 <HAL_GetTick>
 800294e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002950:	e008      	b.n	8002964 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002952:	f7ff fbc1 	bl	80020d8 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b02      	cmp	r3, #2
 800295e:	d901      	bls.n	8002964 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e2dd      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002964:	4b20      	ldr	r3, [pc, #128]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d1f0      	bne.n	8002952 <HAL_RCC_OscConfig+0x1da>
 8002970:	e000      	b.n	8002974 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002972:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b00      	cmp	r3, #0
 800297e:	d074      	beq.n	8002a6a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	2b08      	cmp	r3, #8
 8002984:	d005      	beq.n	8002992 <HAL_RCC_OscConfig+0x21a>
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	2b0c      	cmp	r3, #12
 800298a:	d10e      	bne.n	80029aa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	2b03      	cmp	r3, #3
 8002990:	d10b      	bne.n	80029aa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002992:	4b15      	ldr	r3, [pc, #84]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d064      	beq.n	8002a68 <HAL_RCC_OscConfig+0x2f0>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d160      	bne.n	8002a68 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e2ba      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029b2:	d106      	bne.n	80029c2 <HAL_RCC_OscConfig+0x24a>
 80029b4:	4b0c      	ldr	r3, [pc, #48]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a0b      	ldr	r2, [pc, #44]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 80029ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029be:	6013      	str	r3, [r2, #0]
 80029c0:	e026      	b.n	8002a10 <HAL_RCC_OscConfig+0x298>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029ca:	d115      	bne.n	80029f8 <HAL_RCC_OscConfig+0x280>
 80029cc:	4b06      	ldr	r3, [pc, #24]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a05      	ldr	r2, [pc, #20]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 80029d2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029d6:	6013      	str	r3, [r2, #0]
 80029d8:	4b03      	ldr	r3, [pc, #12]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a02      	ldr	r2, [pc, #8]	@ (80029e8 <HAL_RCC_OscConfig+0x270>)
 80029de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029e2:	6013      	str	r3, [r2, #0]
 80029e4:	e014      	b.n	8002a10 <HAL_RCC_OscConfig+0x298>
 80029e6:	bf00      	nop
 80029e8:	40021000 	.word	0x40021000
 80029ec:	08009548 	.word	0x08009548
 80029f0:	20000000 	.word	0x20000000
 80029f4:	20000004 	.word	0x20000004
 80029f8:	4ba0      	ldr	r3, [pc, #640]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a9f      	ldr	r2, [pc, #636]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 80029fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a02:	6013      	str	r3, [r2, #0]
 8002a04:	4b9d      	ldr	r3, [pc, #628]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a9c      	ldr	r2, [pc, #624]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002a0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d013      	beq.n	8002a40 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a18:	f7ff fb5e 	bl	80020d8 <HAL_GetTick>
 8002a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a1e:	e008      	b.n	8002a32 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a20:	f7ff fb5a 	bl	80020d8 <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	2b64      	cmp	r3, #100	@ 0x64
 8002a2c:	d901      	bls.n	8002a32 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e276      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a32:	4b92      	ldr	r3, [pc, #584]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d0f0      	beq.n	8002a20 <HAL_RCC_OscConfig+0x2a8>
 8002a3e:	e014      	b.n	8002a6a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a40:	f7ff fb4a 	bl	80020d8 <HAL_GetTick>
 8002a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a46:	e008      	b.n	8002a5a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a48:	f7ff fb46 	bl	80020d8 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b64      	cmp	r3, #100	@ 0x64
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e262      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a5a:	4b88      	ldr	r3, [pc, #544]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1f0      	bne.n	8002a48 <HAL_RCC_OscConfig+0x2d0>
 8002a66:	e000      	b.n	8002a6a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0302 	and.w	r3, r3, #2
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d060      	beq.n	8002b38 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	2b04      	cmp	r3, #4
 8002a7a:	d005      	beq.n	8002a88 <HAL_RCC_OscConfig+0x310>
 8002a7c:	69bb      	ldr	r3, [r7, #24]
 8002a7e:	2b0c      	cmp	r3, #12
 8002a80:	d119      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d116      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a88:	4b7c      	ldr	r3, [pc, #496]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d005      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x328>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d101      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e23f      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa0:	4b76      	ldr	r3, [pc, #472]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	691b      	ldr	r3, [r3, #16]
 8002aac:	061b      	lsls	r3, r3, #24
 8002aae:	4973      	ldr	r1, [pc, #460]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ab4:	e040      	b.n	8002b38 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d023      	beq.n	8002b06 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002abe:	4b6f      	ldr	r3, [pc, #444]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a6e      	ldr	r2, [pc, #440]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002ac4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ac8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aca:	f7ff fb05 	bl	80020d8 <HAL_GetTick>
 8002ace:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ad0:	e008      	b.n	8002ae4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ad2:	f7ff fb01 	bl	80020d8 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d901      	bls.n	8002ae4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e21d      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ae4:	4b65      	ldr	r3, [pc, #404]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d0f0      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002af0:	4b62      	ldr	r3, [pc, #392]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	061b      	lsls	r3, r3, #24
 8002afe:	495f      	ldr	r1, [pc, #380]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002b00:	4313      	orrs	r3, r2
 8002b02:	604b      	str	r3, [r1, #4]
 8002b04:	e018      	b.n	8002b38 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b06:	4b5d      	ldr	r3, [pc, #372]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a5c      	ldr	r2, [pc, #368]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002b0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b12:	f7ff fae1 	bl	80020d8 <HAL_GetTick>
 8002b16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b18:	e008      	b.n	8002b2c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b1a:	f7ff fadd 	bl	80020d8 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e1f9      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b2c:	4b53      	ldr	r3, [pc, #332]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d1f0      	bne.n	8002b1a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0308 	and.w	r3, r3, #8
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d03c      	beq.n	8002bbe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	695b      	ldr	r3, [r3, #20]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d01c      	beq.n	8002b86 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b4c:	4b4b      	ldr	r3, [pc, #300]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002b4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b52:	4a4a      	ldr	r2, [pc, #296]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002b54:	f043 0301 	orr.w	r3, r3, #1
 8002b58:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b5c:	f7ff fabc 	bl	80020d8 <HAL_GetTick>
 8002b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b62:	e008      	b.n	8002b76 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b64:	f7ff fab8 	bl	80020d8 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d901      	bls.n	8002b76 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e1d4      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b76:	4b41      	ldr	r3, [pc, #260]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002b78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b7c:	f003 0302 	and.w	r3, r3, #2
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d0ef      	beq.n	8002b64 <HAL_RCC_OscConfig+0x3ec>
 8002b84:	e01b      	b.n	8002bbe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b86:	4b3d      	ldr	r3, [pc, #244]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002b88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b8c:	4a3b      	ldr	r2, [pc, #236]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002b8e:	f023 0301 	bic.w	r3, r3, #1
 8002b92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b96:	f7ff fa9f 	bl	80020d8 <HAL_GetTick>
 8002b9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b9c:	e008      	b.n	8002bb0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b9e:	f7ff fa9b 	bl	80020d8 <HAL_GetTick>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e1b7      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bb0:	4b32      	ldr	r3, [pc, #200]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1ef      	bne.n	8002b9e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0304 	and.w	r3, r3, #4
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	f000 80a6 	beq.w	8002d18 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002bd0:	4b2a      	ldr	r3, [pc, #168]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d10d      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bdc:	4b27      	ldr	r3, [pc, #156]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002bde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be0:	4a26      	ldr	r2, [pc, #152]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002be2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002be6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002be8:	4b24      	ldr	r3, [pc, #144]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bf0:	60bb      	str	r3, [r7, #8]
 8002bf2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bf8:	4b21      	ldr	r3, [pc, #132]	@ (8002c80 <HAL_RCC_OscConfig+0x508>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d118      	bne.n	8002c36 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c04:	4b1e      	ldr	r3, [pc, #120]	@ (8002c80 <HAL_RCC_OscConfig+0x508>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a1d      	ldr	r2, [pc, #116]	@ (8002c80 <HAL_RCC_OscConfig+0x508>)
 8002c0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c10:	f7ff fa62 	bl	80020d8 <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c18:	f7ff fa5e 	bl	80020d8 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e17a      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c2a:	4b15      	ldr	r3, [pc, #84]	@ (8002c80 <HAL_RCC_OscConfig+0x508>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d0f0      	beq.n	8002c18 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d108      	bne.n	8002c50 <HAL_RCC_OscConfig+0x4d8>
 8002c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c44:	4a0d      	ldr	r2, [pc, #52]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002c46:	f043 0301 	orr.w	r3, r3, #1
 8002c4a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c4e:	e029      	b.n	8002ca4 <HAL_RCC_OscConfig+0x52c>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	2b05      	cmp	r3, #5
 8002c56:	d115      	bne.n	8002c84 <HAL_RCC_OscConfig+0x50c>
 8002c58:	4b08      	ldr	r3, [pc, #32]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c5e:	4a07      	ldr	r2, [pc, #28]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002c60:	f043 0304 	orr.w	r3, r3, #4
 8002c64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c68:	4b04      	ldr	r3, [pc, #16]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c6e:	4a03      	ldr	r2, [pc, #12]	@ (8002c7c <HAL_RCC_OscConfig+0x504>)
 8002c70:	f043 0301 	orr.w	r3, r3, #1
 8002c74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c78:	e014      	b.n	8002ca4 <HAL_RCC_OscConfig+0x52c>
 8002c7a:	bf00      	nop
 8002c7c:	40021000 	.word	0x40021000
 8002c80:	40007000 	.word	0x40007000
 8002c84:	4b9c      	ldr	r3, [pc, #624]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c8a:	4a9b      	ldr	r2, [pc, #620]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002c8c:	f023 0301 	bic.w	r3, r3, #1
 8002c90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c94:	4b98      	ldr	r3, [pc, #608]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c9a:	4a97      	ldr	r2, [pc, #604]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002c9c:	f023 0304 	bic.w	r3, r3, #4
 8002ca0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d016      	beq.n	8002cda <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cac:	f7ff fa14 	bl	80020d8 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cb2:	e00a      	b.n	8002cca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cb4:	f7ff fa10 	bl	80020d8 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e12a      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cca:	4b8b      	ldr	r3, [pc, #556]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cd0:	f003 0302 	and.w	r3, r3, #2
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d0ed      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x53c>
 8002cd8:	e015      	b.n	8002d06 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cda:	f7ff f9fd 	bl	80020d8 <HAL_GetTick>
 8002cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ce0:	e00a      	b.n	8002cf8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ce2:	f7ff f9f9 	bl	80020d8 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e113      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cf8:	4b7f      	ldr	r3, [pc, #508]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1ed      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d06:	7ffb      	ldrb	r3, [r7, #31]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d105      	bne.n	8002d18 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d0c:	4b7a      	ldr	r3, [pc, #488]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d10:	4a79      	ldr	r2, [pc, #484]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002d12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d16:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 80fe 	beq.w	8002f1e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	f040 80d0 	bne.w	8002ecc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002d2c:	4b72      	ldr	r3, [pc, #456]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	f003 0203 	and.w	r2, r3, #3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d130      	bne.n	8002da2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d127      	bne.n	8002da2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d5c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d11f      	bne.n	8002da2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002d6c:	2a07      	cmp	r2, #7
 8002d6e:	bf14      	ite	ne
 8002d70:	2201      	movne	r2, #1
 8002d72:	2200      	moveq	r2, #0
 8002d74:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d113      	bne.n	8002da2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d84:	085b      	lsrs	r3, r3, #1
 8002d86:	3b01      	subs	r3, #1
 8002d88:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d109      	bne.n	8002da2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d98:	085b      	lsrs	r3, r3, #1
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d06e      	beq.n	8002e80 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	2b0c      	cmp	r3, #12
 8002da6:	d069      	beq.n	8002e7c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002da8:	4b53      	ldr	r3, [pc, #332]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d105      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002db4:	4b50      	ldr	r3, [pc, #320]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e0ad      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002dc4:	4b4c      	ldr	r3, [pc, #304]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a4b      	ldr	r2, [pc, #300]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002dca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dce:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002dd0:	f7ff f982 	bl	80020d8 <HAL_GetTick>
 8002dd4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dd6:	e008      	b.n	8002dea <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dd8:	f7ff f97e 	bl	80020d8 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e09a      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dea:	4b43      	ldr	r3, [pc, #268]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1f0      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002df6:	4b40      	ldr	r3, [pc, #256]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002df8:	68da      	ldr	r2, [r3, #12]
 8002dfa:	4b40      	ldr	r3, [pc, #256]	@ (8002efc <HAL_RCC_OscConfig+0x784>)
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002e06:	3a01      	subs	r2, #1
 8002e08:	0112      	lsls	r2, r2, #4
 8002e0a:	4311      	orrs	r1, r2
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002e10:	0212      	lsls	r2, r2, #8
 8002e12:	4311      	orrs	r1, r2
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e18:	0852      	lsrs	r2, r2, #1
 8002e1a:	3a01      	subs	r2, #1
 8002e1c:	0552      	lsls	r2, r2, #21
 8002e1e:	4311      	orrs	r1, r2
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002e24:	0852      	lsrs	r2, r2, #1
 8002e26:	3a01      	subs	r2, #1
 8002e28:	0652      	lsls	r2, r2, #25
 8002e2a:	4311      	orrs	r1, r2
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e30:	0912      	lsrs	r2, r2, #4
 8002e32:	0452      	lsls	r2, r2, #17
 8002e34:	430a      	orrs	r2, r1
 8002e36:	4930      	ldr	r1, [pc, #192]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e3c:	4b2e      	ldr	r3, [pc, #184]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a2d      	ldr	r2, [pc, #180]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002e42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e46:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e48:	4b2b      	ldr	r3, [pc, #172]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	4a2a      	ldr	r2, [pc, #168]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002e4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e52:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e54:	f7ff f940 	bl	80020d8 <HAL_GetTick>
 8002e58:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e5a:	e008      	b.n	8002e6e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e5c:	f7ff f93c 	bl	80020d8 <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e058      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e6e:	4b22      	ldr	r3, [pc, #136]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d0f0      	beq.n	8002e5c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e7a:	e050      	b.n	8002f1e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e04f      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e80:	4b1d      	ldr	r3, [pc, #116]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d148      	bne.n	8002f1e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e8c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a19      	ldr	r2, [pc, #100]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002e92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e96:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e98:	4b17      	ldr	r3, [pc, #92]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	4a16      	ldr	r2, [pc, #88]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002e9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ea2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ea4:	f7ff f918 	bl	80020d8 <HAL_GetTick>
 8002ea8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eaa:	e008      	b.n	8002ebe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eac:	f7ff f914 	bl	80020d8 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d901      	bls.n	8002ebe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e030      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d0f0      	beq.n	8002eac <HAL_RCC_OscConfig+0x734>
 8002eca:	e028      	b.n	8002f1e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	2b0c      	cmp	r3, #12
 8002ed0:	d023      	beq.n	8002f1a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ed2:	4b09      	ldr	r3, [pc, #36]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a08      	ldr	r2, [pc, #32]	@ (8002ef8 <HAL_RCC_OscConfig+0x780>)
 8002ed8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002edc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ede:	f7ff f8fb 	bl	80020d8 <HAL_GetTick>
 8002ee2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ee4:	e00c      	b.n	8002f00 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ee6:	f7ff f8f7 	bl	80020d8 <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d905      	bls.n	8002f00 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e013      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
 8002ef8:	40021000 	.word	0x40021000
 8002efc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f00:	4b09      	ldr	r3, [pc, #36]	@ (8002f28 <HAL_RCC_OscConfig+0x7b0>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d1ec      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002f0c:	4b06      	ldr	r3, [pc, #24]	@ (8002f28 <HAL_RCC_OscConfig+0x7b0>)
 8002f0e:	68da      	ldr	r2, [r3, #12]
 8002f10:	4905      	ldr	r1, [pc, #20]	@ (8002f28 <HAL_RCC_OscConfig+0x7b0>)
 8002f12:	4b06      	ldr	r3, [pc, #24]	@ (8002f2c <HAL_RCC_OscConfig+0x7b4>)
 8002f14:	4013      	ands	r3, r2
 8002f16:	60cb      	str	r3, [r1, #12]
 8002f18:	e001      	b.n	8002f1e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e000      	b.n	8002f20 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3720      	adds	r7, #32
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	feeefffc 	.word	0xfeeefffc

08002f30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d101      	bne.n	8002f44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e0e7      	b.n	8003114 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f44:	4b75      	ldr	r3, [pc, #468]	@ (800311c <HAL_RCC_ClockConfig+0x1ec>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0307 	and.w	r3, r3, #7
 8002f4c:	683a      	ldr	r2, [r7, #0]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d910      	bls.n	8002f74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f52:	4b72      	ldr	r3, [pc, #456]	@ (800311c <HAL_RCC_ClockConfig+0x1ec>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f023 0207 	bic.w	r2, r3, #7
 8002f5a:	4970      	ldr	r1, [pc, #448]	@ (800311c <HAL_RCC_ClockConfig+0x1ec>)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f62:	4b6e      	ldr	r3, [pc, #440]	@ (800311c <HAL_RCC_ClockConfig+0x1ec>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	683a      	ldr	r2, [r7, #0]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d001      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e0cf      	b.n	8003114 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0302 	and.w	r3, r3, #2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d010      	beq.n	8002fa2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	689a      	ldr	r2, [r3, #8]
 8002f84:	4b66      	ldr	r3, [pc, #408]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d908      	bls.n	8002fa2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f90:	4b63      	ldr	r3, [pc, #396]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	4960      	ldr	r1, [pc, #384]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d04c      	beq.n	8003048 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	2b03      	cmp	r3, #3
 8002fb4:	d107      	bne.n	8002fc6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fb6:	4b5a      	ldr	r3, [pc, #360]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d121      	bne.n	8003006 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e0a6      	b.n	8003114 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d107      	bne.n	8002fde <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fce:	4b54      	ldr	r3, [pc, #336]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d115      	bne.n	8003006 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e09a      	b.n	8003114 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d107      	bne.n	8002ff6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002fe6:	4b4e      	ldr	r3, [pc, #312]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d109      	bne.n	8003006 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e08e      	b.n	8003114 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ff6:	4b4a      	ldr	r3, [pc, #296]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d101      	bne.n	8003006 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e086      	b.n	8003114 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003006:	4b46      	ldr	r3, [pc, #280]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f023 0203 	bic.w	r2, r3, #3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	4943      	ldr	r1, [pc, #268]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 8003014:	4313      	orrs	r3, r2
 8003016:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003018:	f7ff f85e 	bl	80020d8 <HAL_GetTick>
 800301c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800301e:	e00a      	b.n	8003036 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003020:	f7ff f85a 	bl	80020d8 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800302e:	4293      	cmp	r3, r2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e06e      	b.n	8003114 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003036:	4b3a      	ldr	r3, [pc, #232]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	f003 020c 	and.w	r2, r3, #12
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	429a      	cmp	r2, r3
 8003046:	d1eb      	bne.n	8003020 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0302 	and.w	r3, r3, #2
 8003050:	2b00      	cmp	r3, #0
 8003052:	d010      	beq.n	8003076 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	4b31      	ldr	r3, [pc, #196]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003060:	429a      	cmp	r2, r3
 8003062:	d208      	bcs.n	8003076 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003064:	4b2e      	ldr	r3, [pc, #184]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	492b      	ldr	r1, [pc, #172]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 8003072:	4313      	orrs	r3, r2
 8003074:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003076:	4b29      	ldr	r3, [pc, #164]	@ (800311c <HAL_RCC_ClockConfig+0x1ec>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0307 	and.w	r3, r3, #7
 800307e:	683a      	ldr	r2, [r7, #0]
 8003080:	429a      	cmp	r2, r3
 8003082:	d210      	bcs.n	80030a6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003084:	4b25      	ldr	r3, [pc, #148]	@ (800311c <HAL_RCC_ClockConfig+0x1ec>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f023 0207 	bic.w	r2, r3, #7
 800308c:	4923      	ldr	r1, [pc, #140]	@ (800311c <HAL_RCC_ClockConfig+0x1ec>)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	4313      	orrs	r3, r2
 8003092:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003094:	4b21      	ldr	r3, [pc, #132]	@ (800311c <HAL_RCC_ClockConfig+0x1ec>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0307 	and.w	r3, r3, #7
 800309c:	683a      	ldr	r2, [r7, #0]
 800309e:	429a      	cmp	r2, r3
 80030a0:	d001      	beq.n	80030a6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e036      	b.n	8003114 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0304 	and.w	r3, r3, #4
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d008      	beq.n	80030c4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	4918      	ldr	r1, [pc, #96]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0308 	and.w	r3, r3, #8
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d009      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030d0:	4b13      	ldr	r3, [pc, #76]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	00db      	lsls	r3, r3, #3
 80030de:	4910      	ldr	r1, [pc, #64]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030e4:	f000 f824 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 80030e8:	4602      	mov	r2, r0
 80030ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003120 <HAL_RCC_ClockConfig+0x1f0>)
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	091b      	lsrs	r3, r3, #4
 80030f0:	f003 030f 	and.w	r3, r3, #15
 80030f4:	490b      	ldr	r1, [pc, #44]	@ (8003124 <HAL_RCC_ClockConfig+0x1f4>)
 80030f6:	5ccb      	ldrb	r3, [r1, r3]
 80030f8:	f003 031f 	and.w	r3, r3, #31
 80030fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003100:	4a09      	ldr	r2, [pc, #36]	@ (8003128 <HAL_RCC_ClockConfig+0x1f8>)
 8003102:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003104:	4b09      	ldr	r3, [pc, #36]	@ (800312c <HAL_RCC_ClockConfig+0x1fc>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4618      	mov	r0, r3
 800310a:	f7fe fdeb 	bl	8001ce4 <HAL_InitTick>
 800310e:	4603      	mov	r3, r0
 8003110:	72fb      	strb	r3, [r7, #11]

  return status;
 8003112:	7afb      	ldrb	r3, [r7, #11]
}
 8003114:	4618      	mov	r0, r3
 8003116:	3710      	adds	r7, #16
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	40022000 	.word	0x40022000
 8003120:	40021000 	.word	0x40021000
 8003124:	08009548 	.word	0x08009548
 8003128:	20000000 	.word	0x20000000
 800312c:	20000004 	.word	0x20000004

08003130 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003130:	b480      	push	{r7}
 8003132:	b089      	sub	sp, #36	@ 0x24
 8003134:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003136:	2300      	movs	r3, #0
 8003138:	61fb      	str	r3, [r7, #28]
 800313a:	2300      	movs	r3, #0
 800313c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800313e:	4b3e      	ldr	r3, [pc, #248]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x108>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 030c 	and.w	r3, r3, #12
 8003146:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003148:	4b3b      	ldr	r3, [pc, #236]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x108>)
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	f003 0303 	and.w	r3, r3, #3
 8003150:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d005      	beq.n	8003164 <HAL_RCC_GetSysClockFreq+0x34>
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	2b0c      	cmp	r3, #12
 800315c:	d121      	bne.n	80031a2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d11e      	bne.n	80031a2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003164:	4b34      	ldr	r3, [pc, #208]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x108>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0308 	and.w	r3, r3, #8
 800316c:	2b00      	cmp	r3, #0
 800316e:	d107      	bne.n	8003180 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003170:	4b31      	ldr	r3, [pc, #196]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x108>)
 8003172:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003176:	0a1b      	lsrs	r3, r3, #8
 8003178:	f003 030f 	and.w	r3, r3, #15
 800317c:	61fb      	str	r3, [r7, #28]
 800317e:	e005      	b.n	800318c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003180:	4b2d      	ldr	r3, [pc, #180]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x108>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	091b      	lsrs	r3, r3, #4
 8003186:	f003 030f 	and.w	r3, r3, #15
 800318a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800318c:	4a2b      	ldr	r2, [pc, #172]	@ (800323c <HAL_RCC_GetSysClockFreq+0x10c>)
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003194:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d10d      	bne.n	80031b8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031a0:	e00a      	b.n	80031b8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	2b04      	cmp	r3, #4
 80031a6:	d102      	bne.n	80031ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80031a8:	4b25      	ldr	r3, [pc, #148]	@ (8003240 <HAL_RCC_GetSysClockFreq+0x110>)
 80031aa:	61bb      	str	r3, [r7, #24]
 80031ac:	e004      	b.n	80031b8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	2b08      	cmp	r3, #8
 80031b2:	d101      	bne.n	80031b8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031b4:	4b23      	ldr	r3, [pc, #140]	@ (8003244 <HAL_RCC_GetSysClockFreq+0x114>)
 80031b6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	2b0c      	cmp	r3, #12
 80031bc:	d134      	bne.n	8003228 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031be:	4b1e      	ldr	r3, [pc, #120]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x108>)
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d003      	beq.n	80031d6 <HAL_RCC_GetSysClockFreq+0xa6>
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	2b03      	cmp	r3, #3
 80031d2:	d003      	beq.n	80031dc <HAL_RCC_GetSysClockFreq+0xac>
 80031d4:	e005      	b.n	80031e2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80031d6:	4b1a      	ldr	r3, [pc, #104]	@ (8003240 <HAL_RCC_GetSysClockFreq+0x110>)
 80031d8:	617b      	str	r3, [r7, #20]
      break;
 80031da:	e005      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80031dc:	4b19      	ldr	r3, [pc, #100]	@ (8003244 <HAL_RCC_GetSysClockFreq+0x114>)
 80031de:	617b      	str	r3, [r7, #20]
      break;
 80031e0:	e002      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	617b      	str	r3, [r7, #20]
      break;
 80031e6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031e8:	4b13      	ldr	r3, [pc, #76]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x108>)
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	091b      	lsrs	r3, r3, #4
 80031ee:	f003 0307 	and.w	r3, r3, #7
 80031f2:	3301      	adds	r3, #1
 80031f4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80031f6:	4b10      	ldr	r3, [pc, #64]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x108>)
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	0a1b      	lsrs	r3, r3, #8
 80031fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	fb03 f202 	mul.w	r2, r3, r2
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	fbb2 f3f3 	udiv	r3, r2, r3
 800320c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800320e:	4b0a      	ldr	r3, [pc, #40]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x108>)
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	0e5b      	lsrs	r3, r3, #25
 8003214:	f003 0303 	and.w	r3, r3, #3
 8003218:	3301      	adds	r3, #1
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800321e:	697a      	ldr	r2, [r7, #20]
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	fbb2 f3f3 	udiv	r3, r2, r3
 8003226:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003228:	69bb      	ldr	r3, [r7, #24]
}
 800322a:	4618      	mov	r0, r3
 800322c:	3724      	adds	r7, #36	@ 0x24
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40021000 	.word	0x40021000
 800323c:	08009560 	.word	0x08009560
 8003240:	00f42400 	.word	0x00f42400
 8003244:	007a1200 	.word	0x007a1200

08003248 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003248:	b480      	push	{r7}
 800324a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800324c:	4b03      	ldr	r3, [pc, #12]	@ (800325c <HAL_RCC_GetHCLKFreq+0x14>)
 800324e:	681b      	ldr	r3, [r3, #0]
}
 8003250:	4618      	mov	r0, r3
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	20000000 	.word	0x20000000

08003260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003264:	f7ff fff0 	bl	8003248 <HAL_RCC_GetHCLKFreq>
 8003268:	4602      	mov	r2, r0
 800326a:	4b06      	ldr	r3, [pc, #24]	@ (8003284 <HAL_RCC_GetPCLK1Freq+0x24>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	0a1b      	lsrs	r3, r3, #8
 8003270:	f003 0307 	and.w	r3, r3, #7
 8003274:	4904      	ldr	r1, [pc, #16]	@ (8003288 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003276:	5ccb      	ldrb	r3, [r1, r3]
 8003278:	f003 031f 	and.w	r3, r3, #31
 800327c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003280:	4618      	mov	r0, r3
 8003282:	bd80      	pop	{r7, pc}
 8003284:	40021000 	.word	0x40021000
 8003288:	08009558 	.word	0x08009558

0800328c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003290:	f7ff ffda 	bl	8003248 <HAL_RCC_GetHCLKFreq>
 8003294:	4602      	mov	r2, r0
 8003296:	4b06      	ldr	r3, [pc, #24]	@ (80032b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	0adb      	lsrs	r3, r3, #11
 800329c:	f003 0307 	and.w	r3, r3, #7
 80032a0:	4904      	ldr	r1, [pc, #16]	@ (80032b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80032a2:	5ccb      	ldrb	r3, [r1, r3]
 80032a4:	f003 031f 	and.w	r3, r3, #31
 80032a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40021000 	.word	0x40021000
 80032b4:	08009558 	.word	0x08009558

080032b8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	220f      	movs	r2, #15
 80032c6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80032c8:	4b12      	ldr	r3, [pc, #72]	@ (8003314 <HAL_RCC_GetClockConfig+0x5c>)
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	f003 0203 	and.w	r2, r3, #3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80032d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003314 <HAL_RCC_GetClockConfig+0x5c>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80032e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003314 <HAL_RCC_GetClockConfig+0x5c>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80032ec:	4b09      	ldr	r3, [pc, #36]	@ (8003314 <HAL_RCC_GetClockConfig+0x5c>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	08db      	lsrs	r3, r3, #3
 80032f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80032fa:	4b07      	ldr	r3, [pc, #28]	@ (8003318 <HAL_RCC_GetClockConfig+0x60>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0207 	and.w	r2, r3, #7
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	601a      	str	r2, [r3, #0]
}
 8003306:	bf00      	nop
 8003308:	370c      	adds	r7, #12
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	40021000 	.word	0x40021000
 8003318:	40022000 	.word	0x40022000

0800331c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b086      	sub	sp, #24
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003324:	2300      	movs	r3, #0
 8003326:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003328:	4b2a      	ldr	r3, [pc, #168]	@ (80033d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800332a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d003      	beq.n	800333c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003334:	f7ff f9bc 	bl	80026b0 <HAL_PWREx_GetVoltageRange>
 8003338:	6178      	str	r0, [r7, #20]
 800333a:	e014      	b.n	8003366 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800333c:	4b25      	ldr	r3, [pc, #148]	@ (80033d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800333e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003340:	4a24      	ldr	r2, [pc, #144]	@ (80033d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003342:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003346:	6593      	str	r3, [r2, #88]	@ 0x58
 8003348:	4b22      	ldr	r3, [pc, #136]	@ (80033d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800334a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800334c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003350:	60fb      	str	r3, [r7, #12]
 8003352:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003354:	f7ff f9ac 	bl	80026b0 <HAL_PWREx_GetVoltageRange>
 8003358:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800335a:	4b1e      	ldr	r3, [pc, #120]	@ (80033d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800335c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800335e:	4a1d      	ldr	r2, [pc, #116]	@ (80033d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003360:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003364:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800336c:	d10b      	bne.n	8003386 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b80      	cmp	r3, #128	@ 0x80
 8003372:	d919      	bls.n	80033a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2ba0      	cmp	r3, #160	@ 0xa0
 8003378:	d902      	bls.n	8003380 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800337a:	2302      	movs	r3, #2
 800337c:	613b      	str	r3, [r7, #16]
 800337e:	e013      	b.n	80033a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003380:	2301      	movs	r3, #1
 8003382:	613b      	str	r3, [r7, #16]
 8003384:	e010      	b.n	80033a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2b80      	cmp	r3, #128	@ 0x80
 800338a:	d902      	bls.n	8003392 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800338c:	2303      	movs	r3, #3
 800338e:	613b      	str	r3, [r7, #16]
 8003390:	e00a      	b.n	80033a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2b80      	cmp	r3, #128	@ 0x80
 8003396:	d102      	bne.n	800339e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003398:	2302      	movs	r3, #2
 800339a:	613b      	str	r3, [r7, #16]
 800339c:	e004      	b.n	80033a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2b70      	cmp	r3, #112	@ 0x70
 80033a2:	d101      	bne.n	80033a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033a4:	2301      	movs	r3, #1
 80033a6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80033a8:	4b0b      	ldr	r3, [pc, #44]	@ (80033d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f023 0207 	bic.w	r2, r3, #7
 80033b0:	4909      	ldr	r1, [pc, #36]	@ (80033d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80033b8:	4b07      	ldr	r3, [pc, #28]	@ (80033d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0307 	and.w	r3, r3, #7
 80033c0:	693a      	ldr	r2, [r7, #16]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d001      	beq.n	80033ca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e000      	b.n	80033cc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80033ca:	2300      	movs	r3, #0
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3718      	adds	r7, #24
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	40021000 	.word	0x40021000
 80033d8:	40022000 	.word	0x40022000

080033dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b086      	sub	sp, #24
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033e4:	2300      	movs	r3, #0
 80033e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033e8:	2300      	movs	r3, #0
 80033ea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d041      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033fc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003400:	d02a      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003402:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003406:	d824      	bhi.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003408:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800340c:	d008      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800340e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003412:	d81e      	bhi.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00a      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003418:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800341c:	d010      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800341e:	e018      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003420:	4b86      	ldr	r3, [pc, #536]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	4a85      	ldr	r2, [pc, #532]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003426:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800342a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800342c:	e015      	b.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	3304      	adds	r3, #4
 8003432:	2100      	movs	r1, #0
 8003434:	4618      	mov	r0, r3
 8003436:	f000 fabb 	bl	80039b0 <RCCEx_PLLSAI1_Config>
 800343a:	4603      	mov	r3, r0
 800343c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800343e:	e00c      	b.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	3320      	adds	r3, #32
 8003444:	2100      	movs	r1, #0
 8003446:	4618      	mov	r0, r3
 8003448:	f000 fba6 	bl	8003b98 <RCCEx_PLLSAI2_Config>
 800344c:	4603      	mov	r3, r0
 800344e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003450:	e003      	b.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	74fb      	strb	r3, [r7, #19]
      break;
 8003456:	e000      	b.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003458:	bf00      	nop
    }

    if(ret == HAL_OK)
 800345a:	7cfb      	ldrb	r3, [r7, #19]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d10b      	bne.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003460:	4b76      	ldr	r3, [pc, #472]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003466:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800346e:	4973      	ldr	r1, [pc, #460]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003470:	4313      	orrs	r3, r2
 8003472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003476:	e001      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003478:	7cfb      	ldrb	r3, [r7, #19]
 800347a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d041      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800348c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003490:	d02a      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003492:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003496:	d824      	bhi.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003498:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800349c:	d008      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800349e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034a2:	d81e      	bhi.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d00a      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80034a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034ac:	d010      	beq.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80034ae:	e018      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80034b0:	4b62      	ldr	r3, [pc, #392]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	4a61      	ldr	r2, [pc, #388]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ba:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034bc:	e015      	b.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	3304      	adds	r3, #4
 80034c2:	2100      	movs	r1, #0
 80034c4:	4618      	mov	r0, r3
 80034c6:	f000 fa73 	bl	80039b0 <RCCEx_PLLSAI1_Config>
 80034ca:	4603      	mov	r3, r0
 80034cc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034ce:	e00c      	b.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	3320      	adds	r3, #32
 80034d4:	2100      	movs	r1, #0
 80034d6:	4618      	mov	r0, r3
 80034d8:	f000 fb5e 	bl	8003b98 <RCCEx_PLLSAI2_Config>
 80034dc:	4603      	mov	r3, r0
 80034de:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034e0:	e003      	b.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	74fb      	strb	r3, [r7, #19]
      break;
 80034e6:	e000      	b.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80034e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034ea:	7cfb      	ldrb	r3, [r7, #19]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d10b      	bne.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80034f0:	4b52      	ldr	r3, [pc, #328]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034f6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034fe:	494f      	ldr	r1, [pc, #316]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003500:	4313      	orrs	r3, r2
 8003502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003506:	e001      	b.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003508:	7cfb      	ldrb	r3, [r7, #19]
 800350a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003514:	2b00      	cmp	r3, #0
 8003516:	f000 80a0 	beq.w	800365a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800351a:	2300      	movs	r3, #0
 800351c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800351e:	4b47      	ldr	r3, [pc, #284]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003522:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800352a:	2301      	movs	r3, #1
 800352c:	e000      	b.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800352e:	2300      	movs	r3, #0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00d      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003534:	4b41      	ldr	r3, [pc, #260]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003538:	4a40      	ldr	r2, [pc, #256]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800353a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800353e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003540:	4b3e      	ldr	r3, [pc, #248]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003544:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003548:	60bb      	str	r3, [r7, #8]
 800354a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800354c:	2301      	movs	r3, #1
 800354e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003550:	4b3b      	ldr	r3, [pc, #236]	@ (8003640 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a3a      	ldr	r2, [pc, #232]	@ (8003640 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003556:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800355a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800355c:	f7fe fdbc 	bl	80020d8 <HAL_GetTick>
 8003560:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003562:	e009      	b.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003564:	f7fe fdb8 	bl	80020d8 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d902      	bls.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	74fb      	strb	r3, [r7, #19]
        break;
 8003576:	e005      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003578:	4b31      	ldr	r3, [pc, #196]	@ (8003640 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003580:	2b00      	cmp	r3, #0
 8003582:	d0ef      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003584:	7cfb      	ldrb	r3, [r7, #19]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d15c      	bne.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800358a:	4b2c      	ldr	r3, [pc, #176]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800358c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003590:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003594:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d01f      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035a2:	697a      	ldr	r2, [r7, #20]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d019      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035a8:	4b24      	ldr	r3, [pc, #144]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035b4:	4b21      	ldr	r3, [pc, #132]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ba:	4a20      	ldr	r2, [pc, #128]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80035c4:	4b1d      	ldr	r3, [pc, #116]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ca:	4a1c      	ldr	r2, [pc, #112]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80035d4:	4a19      	ldr	r2, [pc, #100]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d016      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e6:	f7fe fd77 	bl	80020d8 <HAL_GetTick>
 80035ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035ec:	e00b      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ee:	f7fe fd73 	bl	80020d8 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d902      	bls.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	74fb      	strb	r3, [r7, #19]
            break;
 8003604:	e006      	b.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003606:	4b0d      	ldr	r3, [pc, #52]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	2b00      	cmp	r3, #0
 8003612:	d0ec      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003614:	7cfb      	ldrb	r3, [r7, #19]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d10c      	bne.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800361a:	4b08      	ldr	r3, [pc, #32]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800361c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003620:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800362a:	4904      	ldr	r1, [pc, #16]	@ (800363c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800362c:	4313      	orrs	r3, r2
 800362e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003632:	e009      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003634:	7cfb      	ldrb	r3, [r7, #19]
 8003636:	74bb      	strb	r3, [r7, #18]
 8003638:	e006      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800363a:	bf00      	nop
 800363c:	40021000 	.word	0x40021000
 8003640:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003644:	7cfb      	ldrb	r3, [r7, #19]
 8003646:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003648:	7c7b      	ldrb	r3, [r7, #17]
 800364a:	2b01      	cmp	r3, #1
 800364c:	d105      	bne.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800364e:	4b9e      	ldr	r3, [pc, #632]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003652:	4a9d      	ldr	r2, [pc, #628]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003654:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003658:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00a      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003666:	4b98      	ldr	r3, [pc, #608]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366c:	f023 0203 	bic.w	r2, r3, #3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003674:	4994      	ldr	r1, [pc, #592]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003676:	4313      	orrs	r3, r2
 8003678:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0302 	and.w	r3, r3, #2
 8003684:	2b00      	cmp	r3, #0
 8003686:	d00a      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003688:	4b8f      	ldr	r3, [pc, #572]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800368a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800368e:	f023 020c 	bic.w	r2, r3, #12
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003696:	498c      	ldr	r1, [pc, #560]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003698:	4313      	orrs	r3, r2
 800369a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0304 	and.w	r3, r3, #4
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00a      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036aa:	4b87      	ldr	r3, [pc, #540]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b8:	4983      	ldr	r1, [pc, #524]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ba:	4313      	orrs	r3, r2
 80036bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0308 	and.w	r3, r3, #8
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d00a      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036cc:	4b7e      	ldr	r3, [pc, #504]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036da:	497b      	ldr	r1, [pc, #492]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036dc:	4313      	orrs	r3, r2
 80036de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0310 	and.w	r3, r3, #16
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00a      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80036ee:	4b76      	ldr	r3, [pc, #472]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036fc:	4972      	ldr	r1, [pc, #456]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036fe:	4313      	orrs	r3, r2
 8003700:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0320 	and.w	r3, r3, #32
 800370c:	2b00      	cmp	r3, #0
 800370e:	d00a      	beq.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003710:	4b6d      	ldr	r3, [pc, #436]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003716:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800371e:	496a      	ldr	r1, [pc, #424]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003720:	4313      	orrs	r3, r2
 8003722:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00a      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003732:	4b65      	ldr	r3, [pc, #404]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003738:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003740:	4961      	ldr	r1, [pc, #388]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003742:	4313      	orrs	r3, r2
 8003744:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003750:	2b00      	cmp	r3, #0
 8003752:	d00a      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003754:	4b5c      	ldr	r3, [pc, #368]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003756:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800375a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003762:	4959      	ldr	r1, [pc, #356]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003764:	4313      	orrs	r3, r2
 8003766:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003772:	2b00      	cmp	r3, #0
 8003774:	d00a      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003776:	4b54      	ldr	r3, [pc, #336]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003778:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800377c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003784:	4950      	ldr	r1, [pc, #320]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003786:	4313      	orrs	r3, r2
 8003788:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003794:	2b00      	cmp	r3, #0
 8003796:	d00a      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003798:	4b4b      	ldr	r3, [pc, #300]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800379a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800379e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037a6:	4948      	ldr	r1, [pc, #288]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a8:	4313      	orrs	r3, r2
 80037aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00a      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037ba:	4b43      	ldr	r3, [pc, #268]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c8:	493f      	ldr	r1, [pc, #252]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d028      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037dc:	4b3a      	ldr	r3, [pc, #232]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037ea:	4937      	ldr	r1, [pc, #220]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037fa:	d106      	bne.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037fc:	4b32      	ldr	r3, [pc, #200]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	4a31      	ldr	r2, [pc, #196]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003802:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003806:	60d3      	str	r3, [r2, #12]
 8003808:	e011      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800380e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003812:	d10c      	bne.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	3304      	adds	r3, #4
 8003818:	2101      	movs	r1, #1
 800381a:	4618      	mov	r0, r3
 800381c:	f000 f8c8 	bl	80039b0 <RCCEx_PLLSAI1_Config>
 8003820:	4603      	mov	r3, r0
 8003822:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003824:	7cfb      	ldrb	r3, [r7, #19]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800382a:	7cfb      	ldrb	r3, [r7, #19]
 800382c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d028      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800383a:	4b23      	ldr	r3, [pc, #140]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003840:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003848:	491f      	ldr	r1, [pc, #124]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800384a:	4313      	orrs	r3, r2
 800384c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003854:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003858:	d106      	bne.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800385a:	4b1b      	ldr	r3, [pc, #108]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	4a1a      	ldr	r2, [pc, #104]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003860:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003864:	60d3      	str	r3, [r2, #12]
 8003866:	e011      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800386c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003870:	d10c      	bne.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	3304      	adds	r3, #4
 8003876:	2101      	movs	r1, #1
 8003878:	4618      	mov	r0, r3
 800387a:	f000 f899 	bl	80039b0 <RCCEx_PLLSAI1_Config>
 800387e:	4603      	mov	r3, r0
 8003880:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003882:	7cfb      	ldrb	r3, [r7, #19]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d001      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003888:	7cfb      	ldrb	r3, [r7, #19]
 800388a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d02b      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003898:	4b0b      	ldr	r3, [pc, #44]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800389a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800389e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038a6:	4908      	ldr	r1, [pc, #32]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a8:	4313      	orrs	r3, r2
 80038aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038b6:	d109      	bne.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038b8:	4b03      	ldr	r3, [pc, #12]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	4a02      	ldr	r2, [pc, #8]	@ (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038c2:	60d3      	str	r3, [r2, #12]
 80038c4:	e014      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80038c6:	bf00      	nop
 80038c8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038d4:	d10c      	bne.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	3304      	adds	r3, #4
 80038da:	2101      	movs	r1, #1
 80038dc:	4618      	mov	r0, r3
 80038de:	f000 f867 	bl	80039b0 <RCCEx_PLLSAI1_Config>
 80038e2:	4603      	mov	r3, r0
 80038e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038e6:	7cfb      	ldrb	r3, [r7, #19]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80038ec:	7cfb      	ldrb	r3, [r7, #19]
 80038ee:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d02f      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038fc:	4b2b      	ldr	r3, [pc, #172]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003902:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800390a:	4928      	ldr	r1, [pc, #160]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800390c:	4313      	orrs	r3, r2
 800390e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003916:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800391a:	d10d      	bne.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	3304      	adds	r3, #4
 8003920:	2102      	movs	r1, #2
 8003922:	4618      	mov	r0, r3
 8003924:	f000 f844 	bl	80039b0 <RCCEx_PLLSAI1_Config>
 8003928:	4603      	mov	r3, r0
 800392a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800392c:	7cfb      	ldrb	r3, [r7, #19]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d014      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003932:	7cfb      	ldrb	r3, [r7, #19]
 8003934:	74bb      	strb	r3, [r7, #18]
 8003936:	e011      	b.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800393c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003940:	d10c      	bne.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	3320      	adds	r3, #32
 8003946:	2102      	movs	r1, #2
 8003948:	4618      	mov	r0, r3
 800394a:	f000 f925 	bl	8003b98 <RCCEx_PLLSAI2_Config>
 800394e:	4603      	mov	r3, r0
 8003950:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003952:	7cfb      	ldrb	r3, [r7, #19]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003958:	7cfb      	ldrb	r3, [r7, #19]
 800395a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00a      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003968:	4b10      	ldr	r3, [pc, #64]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800396a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800396e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003976:	490d      	ldr	r1, [pc, #52]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003978:	4313      	orrs	r3, r2
 800397a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00b      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800398a:	4b08      	ldr	r3, [pc, #32]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800398c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003990:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800399a:	4904      	ldr	r1, [pc, #16]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800399c:	4313      	orrs	r3, r2
 800399e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80039a2:	7cbb      	ldrb	r3, [r7, #18]
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3718      	adds	r7, #24
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	40021000 	.word	0x40021000

080039b0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039ba:	2300      	movs	r3, #0
 80039bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039be:	4b75      	ldr	r3, [pc, #468]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	f003 0303 	and.w	r3, r3, #3
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d018      	beq.n	80039fc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80039ca:	4b72      	ldr	r3, [pc, #456]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	f003 0203 	and.w	r2, r3, #3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d10d      	bne.n	80039f6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
       ||
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d009      	beq.n	80039f6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80039e2:	4b6c      	ldr	r3, [pc, #432]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	091b      	lsrs	r3, r3, #4
 80039e8:	f003 0307 	and.w	r3, r3, #7
 80039ec:	1c5a      	adds	r2, r3, #1
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
       ||
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d047      	beq.n	8003a86 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	73fb      	strb	r3, [r7, #15]
 80039fa:	e044      	b.n	8003a86 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2b03      	cmp	r3, #3
 8003a02:	d018      	beq.n	8003a36 <RCCEx_PLLSAI1_Config+0x86>
 8003a04:	2b03      	cmp	r3, #3
 8003a06:	d825      	bhi.n	8003a54 <RCCEx_PLLSAI1_Config+0xa4>
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d002      	beq.n	8003a12 <RCCEx_PLLSAI1_Config+0x62>
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d009      	beq.n	8003a24 <RCCEx_PLLSAI1_Config+0x74>
 8003a10:	e020      	b.n	8003a54 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a12:	4b60      	ldr	r3, [pc, #384]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0302 	and.w	r3, r3, #2
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d11d      	bne.n	8003a5a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a22:	e01a      	b.n	8003a5a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a24:	4b5b      	ldr	r3, [pc, #364]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d116      	bne.n	8003a5e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a34:	e013      	b.n	8003a5e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a36:	4b57      	ldr	r3, [pc, #348]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d10f      	bne.n	8003a62 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a42:	4b54      	ldr	r3, [pc, #336]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d109      	bne.n	8003a62 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a52:	e006      	b.n	8003a62 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	73fb      	strb	r3, [r7, #15]
      break;
 8003a58:	e004      	b.n	8003a64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a5a:	bf00      	nop
 8003a5c:	e002      	b.n	8003a64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a5e:	bf00      	nop
 8003a60:	e000      	b.n	8003a64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a62:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a64:	7bfb      	ldrb	r3, [r7, #15]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10d      	bne.n	8003a86 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a6a:	4b4a      	ldr	r3, [pc, #296]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a6c:	68db      	ldr	r3, [r3, #12]
 8003a6e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6819      	ldr	r1, [r3, #0]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	011b      	lsls	r3, r3, #4
 8003a7e:	430b      	orrs	r3, r1
 8003a80:	4944      	ldr	r1, [pc, #272]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a82:	4313      	orrs	r3, r2
 8003a84:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a86:	7bfb      	ldrb	r3, [r7, #15]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d17d      	bne.n	8003b88 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003a8c:	4b41      	ldr	r3, [pc, #260]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a40      	ldr	r2, [pc, #256]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003a96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a98:	f7fe fb1e 	bl	80020d8 <HAL_GetTick>
 8003a9c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a9e:	e009      	b.n	8003ab4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003aa0:	f7fe fb1a 	bl	80020d8 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d902      	bls.n	8003ab4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	73fb      	strb	r3, [r7, #15]
        break;
 8003ab2:	e005      	b.n	8003ac0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ab4:	4b37      	ldr	r3, [pc, #220]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d1ef      	bne.n	8003aa0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ac0:	7bfb      	ldrb	r3, [r7, #15]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d160      	bne.n	8003b88 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d111      	bne.n	8003af0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003acc:	4b31      	ldr	r3, [pc, #196]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ace:	691b      	ldr	r3, [r3, #16]
 8003ad0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003ad4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	6892      	ldr	r2, [r2, #8]
 8003adc:	0211      	lsls	r1, r2, #8
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	68d2      	ldr	r2, [r2, #12]
 8003ae2:	0912      	lsrs	r2, r2, #4
 8003ae4:	0452      	lsls	r2, r2, #17
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	492a      	ldr	r1, [pc, #168]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	610b      	str	r3, [r1, #16]
 8003aee:	e027      	b.n	8003b40 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d112      	bne.n	8003b1c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003af6:	4b27      	ldr	r3, [pc, #156]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003af8:	691b      	ldr	r3, [r3, #16]
 8003afa:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003afe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	6892      	ldr	r2, [r2, #8]
 8003b06:	0211      	lsls	r1, r2, #8
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	6912      	ldr	r2, [r2, #16]
 8003b0c:	0852      	lsrs	r2, r2, #1
 8003b0e:	3a01      	subs	r2, #1
 8003b10:	0552      	lsls	r2, r2, #21
 8003b12:	430a      	orrs	r2, r1
 8003b14:	491f      	ldr	r1, [pc, #124]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	610b      	str	r3, [r1, #16]
 8003b1a:	e011      	b.n	8003b40 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b1c:	4b1d      	ldr	r3, [pc, #116]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003b24:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6892      	ldr	r2, [r2, #8]
 8003b2c:	0211      	lsls	r1, r2, #8
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	6952      	ldr	r2, [r2, #20]
 8003b32:	0852      	lsrs	r2, r2, #1
 8003b34:	3a01      	subs	r2, #1
 8003b36:	0652      	lsls	r2, r2, #25
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	4916      	ldr	r1, [pc, #88]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003b40:	4b14      	ldr	r3, [pc, #80]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a13      	ldr	r2, [pc, #76]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b46:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003b4a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b4c:	f7fe fac4 	bl	80020d8 <HAL_GetTick>
 8003b50:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b52:	e009      	b.n	8003b68 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b54:	f7fe fac0 	bl	80020d8 <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d902      	bls.n	8003b68 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	73fb      	strb	r3, [r7, #15]
          break;
 8003b66:	e005      	b.n	8003b74 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b68:	4b0a      	ldr	r3, [pc, #40]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0ef      	beq.n	8003b54 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003b74:	7bfb      	ldrb	r3, [r7, #15]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d106      	bne.n	8003b88 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b7a:	4b06      	ldr	r3, [pc, #24]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b7c:	691a      	ldr	r2, [r3, #16]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	4904      	ldr	r1, [pc, #16]	@ (8003b94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	40021000 	.word	0x40021000

08003b98 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003ba6:	4b6a      	ldr	r3, [pc, #424]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	f003 0303 	and.w	r3, r3, #3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d018      	beq.n	8003be4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003bb2:	4b67      	ldr	r3, [pc, #412]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	f003 0203 	and.w	r2, r3, #3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d10d      	bne.n	8003bde <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
       ||
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d009      	beq.n	8003bde <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003bca:	4b61      	ldr	r3, [pc, #388]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	091b      	lsrs	r3, r3, #4
 8003bd0:	f003 0307 	and.w	r3, r3, #7
 8003bd4:	1c5a      	adds	r2, r3, #1
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
       ||
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d047      	beq.n	8003c6e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	73fb      	strb	r3, [r7, #15]
 8003be2:	e044      	b.n	8003c6e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2b03      	cmp	r3, #3
 8003bea:	d018      	beq.n	8003c1e <RCCEx_PLLSAI2_Config+0x86>
 8003bec:	2b03      	cmp	r3, #3
 8003bee:	d825      	bhi.n	8003c3c <RCCEx_PLLSAI2_Config+0xa4>
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d002      	beq.n	8003bfa <RCCEx_PLLSAI2_Config+0x62>
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d009      	beq.n	8003c0c <RCCEx_PLLSAI2_Config+0x74>
 8003bf8:	e020      	b.n	8003c3c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003bfa:	4b55      	ldr	r3, [pc, #340]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d11d      	bne.n	8003c42 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c0a:	e01a      	b.n	8003c42 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c0c:	4b50      	ldr	r3, [pc, #320]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d116      	bne.n	8003c46 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c1c:	e013      	b.n	8003c46 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c1e:	4b4c      	ldr	r3, [pc, #304]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d10f      	bne.n	8003c4a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c2a:	4b49      	ldr	r3, [pc, #292]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d109      	bne.n	8003c4a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c3a:	e006      	b.n	8003c4a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c40:	e004      	b.n	8003c4c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c42:	bf00      	nop
 8003c44:	e002      	b.n	8003c4c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c46:	bf00      	nop
 8003c48:	e000      	b.n	8003c4c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c4a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c4c:	7bfb      	ldrb	r3, [r7, #15]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d10d      	bne.n	8003c6e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c52:	4b3f      	ldr	r3, [pc, #252]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6819      	ldr	r1, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	3b01      	subs	r3, #1
 8003c64:	011b      	lsls	r3, r3, #4
 8003c66:	430b      	orrs	r3, r1
 8003c68:	4939      	ldr	r1, [pc, #228]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c6e:	7bfb      	ldrb	r3, [r7, #15]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d167      	bne.n	8003d44 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003c74:	4b36      	ldr	r3, [pc, #216]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a35      	ldr	r2, [pc, #212]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c80:	f7fe fa2a 	bl	80020d8 <HAL_GetTick>
 8003c84:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c86:	e009      	b.n	8003c9c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c88:	f7fe fa26 	bl	80020d8 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d902      	bls.n	8003c9c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	73fb      	strb	r3, [r7, #15]
        break;
 8003c9a:	e005      	b.n	8003ca8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c9c:	4b2c      	ldr	r3, [pc, #176]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1ef      	bne.n	8003c88 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ca8:	7bfb      	ldrb	r3, [r7, #15]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d14a      	bne.n	8003d44 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d111      	bne.n	8003cd8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003cb4:	4b26      	ldr	r3, [pc, #152]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cb6:	695b      	ldr	r3, [r3, #20]
 8003cb8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003cbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	6892      	ldr	r2, [r2, #8]
 8003cc4:	0211      	lsls	r1, r2, #8
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	68d2      	ldr	r2, [r2, #12]
 8003cca:	0912      	lsrs	r2, r2, #4
 8003ccc:	0452      	lsls	r2, r2, #17
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	491f      	ldr	r1, [pc, #124]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	614b      	str	r3, [r1, #20]
 8003cd6:	e011      	b.n	8003cfc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003cd8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cda:	695b      	ldr	r3, [r3, #20]
 8003cdc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003ce0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	6892      	ldr	r2, [r2, #8]
 8003ce8:	0211      	lsls	r1, r2, #8
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	6912      	ldr	r2, [r2, #16]
 8003cee:	0852      	lsrs	r2, r2, #1
 8003cf0:	3a01      	subs	r2, #1
 8003cf2:	0652      	lsls	r2, r2, #25
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	4916      	ldr	r1, [pc, #88]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003cfc:	4b14      	ldr	r3, [pc, #80]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a13      	ldr	r2, [pc, #76]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d06:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d08:	f7fe f9e6 	bl	80020d8 <HAL_GetTick>
 8003d0c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d0e:	e009      	b.n	8003d24 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d10:	f7fe f9e2 	bl	80020d8 <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d902      	bls.n	8003d24 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	73fb      	strb	r3, [r7, #15]
          break;
 8003d22:	e005      	b.n	8003d30 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d24:	4b0a      	ldr	r3, [pc, #40]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d0ef      	beq.n	8003d10 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003d30:	7bfb      	ldrb	r3, [r7, #15]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d106      	bne.n	8003d44 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003d36:	4b06      	ldr	r3, [pc, #24]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d38:	695a      	ldr	r2, [r3, #20]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	4904      	ldr	r1, [pc, #16]	@ (8003d50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3710      	adds	r7, #16
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	40021000 	.word	0x40021000

08003d54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d101      	bne.n	8003d66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e095      	b.n	8003e92 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d108      	bne.n	8003d80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d76:	d009      	beq.n	8003d8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	61da      	str	r2, [r3, #28]
 8003d7e:	e005      	b.n	8003d8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d106      	bne.n	8003dac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f7fd fb68 	bl	800147c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2202      	movs	r2, #2
 8003db0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dc2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003dcc:	d902      	bls.n	8003dd4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	60fb      	str	r3, [r7, #12]
 8003dd2:	e002      	b.n	8003dda <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003dd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003dd8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003de2:	d007      	beq.n	8003df4 <HAL_SPI_Init+0xa0>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003dec:	d002      	beq.n	8003df4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003e04:	431a      	orrs	r2, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	695b      	ldr	r3, [r3, #20]
 8003e14:	f003 0301 	and.w	r3, r3, #1
 8003e18:	431a      	orrs	r2, r3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	699b      	ldr	r3, [r3, #24]
 8003e1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e22:	431a      	orrs	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	69db      	ldr	r3, [r3, #28]
 8003e28:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e2c:	431a      	orrs	r2, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a1b      	ldr	r3, [r3, #32]
 8003e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e36:	ea42 0103 	orr.w	r1, r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e3e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	430a      	orrs	r2, r1
 8003e48:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	0c1b      	lsrs	r3, r3, #16
 8003e50:	f003 0204 	and.w	r2, r3, #4
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e58:	f003 0310 	and.w	r3, r3, #16
 8003e5c:	431a      	orrs	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e62:	f003 0308 	and.w	r3, r3, #8
 8003e66:	431a      	orrs	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003e70:	ea42 0103 	orr.w	r1, r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3710      	adds	r7, #16
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b088      	sub	sp, #32
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	60f8      	str	r0, [r7, #12]
 8003ea2:	60b9      	str	r1, [r7, #8]
 8003ea4:	603b      	str	r3, [r7, #0]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003eaa:	f7fe f915 	bl	80020d8 <HAL_GetTick>
 8003eae:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003eb0:	88fb      	ldrh	r3, [r7, #6]
 8003eb2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d001      	beq.n	8003ec4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003ec0:	2302      	movs	r3, #2
 8003ec2:	e15c      	b.n	800417e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d002      	beq.n	8003ed0 <HAL_SPI_Transmit+0x36>
 8003eca:	88fb      	ldrh	r3, [r7, #6]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e154      	b.n	800417e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d101      	bne.n	8003ee2 <HAL_SPI_Transmit+0x48>
 8003ede:	2302      	movs	r3, #2
 8003ee0:	e14d      	b.n	800417e <HAL_SPI_Transmit+0x2e4>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2203      	movs	r2, #3
 8003eee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	68ba      	ldr	r2, [r7, #8]
 8003efc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	88fa      	ldrh	r2, [r7, #6]
 8003f02:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	88fa      	ldrh	r2, [r7, #6]
 8003f08:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f34:	d10f      	bne.n	8003f56 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f44:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f54:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f60:	2b40      	cmp	r3, #64	@ 0x40
 8003f62:	d007      	beq.n	8003f74 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f72:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f7c:	d952      	bls.n	8004024 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d002      	beq.n	8003f8c <HAL_SPI_Transmit+0xf2>
 8003f86:	8b7b      	ldrh	r3, [r7, #26]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d145      	bne.n	8004018 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f90:	881a      	ldrh	r2, [r3, #0]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f9c:	1c9a      	adds	r2, r3, #2
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	b29a      	uxth	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003fb0:	e032      	b.n	8004018 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d112      	bne.n	8003fe6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fc4:	881a      	ldrh	r2, [r3, #0]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fd0:	1c9a      	adds	r2, r3, #2
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	b29a      	uxth	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003fe4:	e018      	b.n	8004018 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fe6:	f7fe f877 	bl	80020d8 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	683a      	ldr	r2, [r7, #0]
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d803      	bhi.n	8003ffe <HAL_SPI_Transmit+0x164>
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ffc:	d102      	bne.n	8004004 <HAL_SPI_Transmit+0x16a>
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d109      	bne.n	8004018 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e0b2      	b.n	800417e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800401c:	b29b      	uxth	r3, r3
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1c7      	bne.n	8003fb2 <HAL_SPI_Transmit+0x118>
 8004022:	e083      	b.n	800412c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d002      	beq.n	8004032 <HAL_SPI_Transmit+0x198>
 800402c:	8b7b      	ldrh	r3, [r7, #26]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d177      	bne.n	8004122 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004036:	b29b      	uxth	r3, r3
 8004038:	2b01      	cmp	r3, #1
 800403a:	d912      	bls.n	8004062 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004040:	881a      	ldrh	r2, [r3, #0]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800404c:	1c9a      	adds	r2, r3, #2
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004056:	b29b      	uxth	r3, r3
 8004058:	3b02      	subs	r3, #2
 800405a:	b29a      	uxth	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004060:	e05f      	b.n	8004122 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	330c      	adds	r3, #12
 800406c:	7812      	ldrb	r2, [r2, #0]
 800406e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004074:	1c5a      	adds	r2, r3, #1
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800407e:	b29b      	uxth	r3, r3
 8004080:	3b01      	subs	r3, #1
 8004082:	b29a      	uxth	r2, r3
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004088:	e04b      	b.n	8004122 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	2b02      	cmp	r3, #2
 8004096:	d12b      	bne.n	80040f0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800409c:	b29b      	uxth	r3, r3
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d912      	bls.n	80040c8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040a6:	881a      	ldrh	r2, [r3, #0]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b2:	1c9a      	adds	r2, r3, #2
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040bc:	b29b      	uxth	r3, r3
 80040be:	3b02      	subs	r3, #2
 80040c0:	b29a      	uxth	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80040c6:	e02c      	b.n	8004122 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	330c      	adds	r3, #12
 80040d2:	7812      	ldrb	r2, [r2, #0]
 80040d4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040da:	1c5a      	adds	r2, r3, #1
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	3b01      	subs	r3, #1
 80040e8:	b29a      	uxth	r2, r3
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80040ee:	e018      	b.n	8004122 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040f0:	f7fd fff2 	bl	80020d8 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	683a      	ldr	r2, [r7, #0]
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d803      	bhi.n	8004108 <HAL_SPI_Transmit+0x26e>
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004106:	d102      	bne.n	800410e <HAL_SPI_Transmit+0x274>
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d109      	bne.n	8004122 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800411e:	2303      	movs	r3, #3
 8004120:	e02d      	b.n	800417e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004126:	b29b      	uxth	r3, r3
 8004128:	2b00      	cmp	r3, #0
 800412a:	d1ae      	bne.n	800408a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800412c:	69fa      	ldr	r2, [r7, #28]
 800412e:	6839      	ldr	r1, [r7, #0]
 8004130:	68f8      	ldr	r0, [r7, #12]
 8004132:	f000 f947 	bl	80043c4 <SPI_EndRxTxTransaction>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d002      	beq.n	8004142 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2220      	movs	r2, #32
 8004140:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d10a      	bne.n	8004160 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800414a:	2300      	movs	r3, #0
 800414c:	617b      	str	r3, [r7, #20]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	617b      	str	r3, [r7, #20]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	617b      	str	r3, [r7, #20]
 800415e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004174:	2b00      	cmp	r3, #0
 8004176:	d001      	beq.n	800417c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e000      	b.n	800417e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800417c:	2300      	movs	r3, #0
  }
}
 800417e:	4618      	mov	r0, r3
 8004180:	3720      	adds	r7, #32
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
	...

08004188 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b088      	sub	sp, #32
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	603b      	str	r3, [r7, #0]
 8004194:	4613      	mov	r3, r2
 8004196:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004198:	f7fd ff9e 	bl	80020d8 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041a0:	1a9b      	subs	r3, r3, r2
 80041a2:	683a      	ldr	r2, [r7, #0]
 80041a4:	4413      	add	r3, r2
 80041a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80041a8:	f7fd ff96 	bl	80020d8 <HAL_GetTick>
 80041ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80041ae:	4b39      	ldr	r3, [pc, #228]	@ (8004294 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	015b      	lsls	r3, r3, #5
 80041b4:	0d1b      	lsrs	r3, r3, #20
 80041b6:	69fa      	ldr	r2, [r7, #28]
 80041b8:	fb02 f303 	mul.w	r3, r2, r3
 80041bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041be:	e054      	b.n	800426a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041c6:	d050      	beq.n	800426a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80041c8:	f7fd ff86 	bl	80020d8 <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	69fa      	ldr	r2, [r7, #28]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d902      	bls.n	80041de <SPI_WaitFlagStateUntilTimeout+0x56>
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d13d      	bne.n	800425a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	685a      	ldr	r2, [r3, #4]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80041ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041f6:	d111      	bne.n	800421c <SPI_WaitFlagStateUntilTimeout+0x94>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004200:	d004      	beq.n	800420c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800420a:	d107      	bne.n	800421c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800421a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004220:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004224:	d10f      	bne.n	8004246 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004234:	601a      	str	r2, [r3, #0]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004244:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2201      	movs	r2, #1
 800424a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e017      	b.n	800428a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d101      	bne.n	8004264 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004260:	2300      	movs	r3, #0
 8004262:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	3b01      	subs	r3, #1
 8004268:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	689a      	ldr	r2, [r3, #8]
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	4013      	ands	r3, r2
 8004274:	68ba      	ldr	r2, [r7, #8]
 8004276:	429a      	cmp	r2, r3
 8004278:	bf0c      	ite	eq
 800427a:	2301      	moveq	r3, #1
 800427c:	2300      	movne	r3, #0
 800427e:	b2db      	uxtb	r3, r3
 8004280:	461a      	mov	r2, r3
 8004282:	79fb      	ldrb	r3, [r7, #7]
 8004284:	429a      	cmp	r2, r3
 8004286:	d19b      	bne.n	80041c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3720      	adds	r7, #32
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	20000000 	.word	0x20000000

08004298 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b08a      	sub	sp, #40	@ 0x28
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	607a      	str	r2, [r7, #4]
 80042a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80042a6:	2300      	movs	r3, #0
 80042a8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80042aa:	f7fd ff15 	bl	80020d8 <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b2:	1a9b      	subs	r3, r3, r2
 80042b4:	683a      	ldr	r2, [r7, #0]
 80042b6:	4413      	add	r3, r2
 80042b8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80042ba:	f7fd ff0d 	bl	80020d8 <HAL_GetTick>
 80042be:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	330c      	adds	r3, #12
 80042c6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80042c8:	4b3d      	ldr	r3, [pc, #244]	@ (80043c0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	4613      	mov	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4413      	add	r3, r2
 80042d2:	00da      	lsls	r2, r3, #3
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	0d1b      	lsrs	r3, r3, #20
 80042d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042da:	fb02 f303 	mul.w	r3, r2, r3
 80042de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80042e0:	e060      	b.n	80043a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80042e8:	d107      	bne.n	80042fa <SPI_WaitFifoStateUntilTimeout+0x62>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d104      	bne.n	80042fa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80042f0:	69fb      	ldr	r3, [r7, #28]
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80042f8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004300:	d050      	beq.n	80043a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004302:	f7fd fee9 	bl	80020d8 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	6a3b      	ldr	r3, [r7, #32]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800430e:	429a      	cmp	r2, r3
 8004310:	d902      	bls.n	8004318 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004314:	2b00      	cmp	r3, #0
 8004316:	d13d      	bne.n	8004394 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	685a      	ldr	r2, [r3, #4]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004326:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004330:	d111      	bne.n	8004356 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800433a:	d004      	beq.n	8004346 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004344:	d107      	bne.n	8004356 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004354:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800435a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800435e:	d10f      	bne.n	8004380 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800436e:	601a      	str	r2, [r3, #0]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800437e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	e010      	b.n	80043b6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d101      	bne.n	800439e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800439a:	2300      	movs	r3, #0
 800439c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	3b01      	subs	r3, #1
 80043a2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	689a      	ldr	r2, [r3, #8]
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	4013      	ands	r3, r2
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d196      	bne.n	80042e2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3728      	adds	r7, #40	@ 0x28
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	20000000 	.word	0x20000000

080043c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af02      	add	r7, sp, #8
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	9300      	str	r3, [sp, #0]
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	2200      	movs	r2, #0
 80043d8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f7ff ff5b 	bl	8004298 <SPI_WaitFifoStateUntilTimeout>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d007      	beq.n	80043f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ec:	f043 0220 	orr.w	r2, r3, #32
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e027      	b.n	8004448 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	9300      	str	r3, [sp, #0]
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	2200      	movs	r2, #0
 8004400:	2180      	movs	r1, #128	@ 0x80
 8004402:	68f8      	ldr	r0, [r7, #12]
 8004404:	f7ff fec0 	bl	8004188 <SPI_WaitFlagStateUntilTimeout>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d007      	beq.n	800441e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004412:	f043 0220 	orr.w	r2, r3, #32
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e014      	b.n	8004448 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2200      	movs	r2, #0
 8004426:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800442a:	68f8      	ldr	r0, [r7, #12]
 800442c:	f7ff ff34 	bl	8004298 <SPI_WaitFifoStateUntilTimeout>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d007      	beq.n	8004446 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800443a:	f043 0220 	orr.w	r2, r3, #32
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e000      	b.n	8004448 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	3710      	adds	r7, #16
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e049      	b.n	80044f6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004468:	b2db      	uxtb	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d106      	bne.n	800447c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 f841 	bl	80044fe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2202      	movs	r2, #2
 8004480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	3304      	adds	r3, #4
 800448c:	4619      	mov	r1, r3
 800448e:	4610      	mov	r0, r2
 8004490:	f000 f9e0 	bl	8004854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3708      	adds	r7, #8
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80044fe:	b480      	push	{r7}
 8004500:	b083      	sub	sp, #12
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004506:	bf00      	nop
 8004508:	370c      	adds	r7, #12
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
	...

08004514 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004514:	b480      	push	{r7}
 8004516:	b085      	sub	sp, #20
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004522:	b2db      	uxtb	r3, r3
 8004524:	2b01      	cmp	r3, #1
 8004526:	d001      	beq.n	800452c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e04f      	b.n	80045cc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68da      	ldr	r2, [r3, #12]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f042 0201 	orr.w	r2, r2, #1
 8004542:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a23      	ldr	r2, [pc, #140]	@ (80045d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d01d      	beq.n	800458a <HAL_TIM_Base_Start_IT+0x76>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004556:	d018      	beq.n	800458a <HAL_TIM_Base_Start_IT+0x76>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a1f      	ldr	r2, [pc, #124]	@ (80045dc <HAL_TIM_Base_Start_IT+0xc8>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d013      	beq.n	800458a <HAL_TIM_Base_Start_IT+0x76>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a1e      	ldr	r2, [pc, #120]	@ (80045e0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d00e      	beq.n	800458a <HAL_TIM_Base_Start_IT+0x76>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a1c      	ldr	r2, [pc, #112]	@ (80045e4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d009      	beq.n	800458a <HAL_TIM_Base_Start_IT+0x76>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a1b      	ldr	r2, [pc, #108]	@ (80045e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d004      	beq.n	800458a <HAL_TIM_Base_Start_IT+0x76>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a19      	ldr	r2, [pc, #100]	@ (80045ec <HAL_TIM_Base_Start_IT+0xd8>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d115      	bne.n	80045b6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689a      	ldr	r2, [r3, #8]
 8004590:	4b17      	ldr	r3, [pc, #92]	@ (80045f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004592:	4013      	ands	r3, r2
 8004594:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2b06      	cmp	r3, #6
 800459a:	d015      	beq.n	80045c8 <HAL_TIM_Base_Start_IT+0xb4>
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045a2:	d011      	beq.n	80045c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f042 0201 	orr.w	r2, r2, #1
 80045b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045b4:	e008      	b.n	80045c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f042 0201 	orr.w	r2, r2, #1
 80045c4:	601a      	str	r2, [r3, #0]
 80045c6:	e000      	b.n	80045ca <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045c8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80045ca:	2300      	movs	r3, #0
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3714      	adds	r7, #20
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr
 80045d8:	40012c00 	.word	0x40012c00
 80045dc:	40000400 	.word	0x40000400
 80045e0:	40000800 	.word	0x40000800
 80045e4:	40000c00 	.word	0x40000c00
 80045e8:	40013400 	.word	0x40013400
 80045ec:	40014000 	.word	0x40014000
 80045f0:	00010007 	.word	0x00010007

080045f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d020      	beq.n	8004658 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f003 0302 	and.w	r3, r3, #2
 800461c:	2b00      	cmp	r3, #0
 800461e:	d01b      	beq.n	8004658 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f06f 0202 	mvn.w	r2, #2
 8004628:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2201      	movs	r2, #1
 800462e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	f003 0303 	and.w	r3, r3, #3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d003      	beq.n	8004646 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 f8e9 	bl	8004816 <HAL_TIM_IC_CaptureCallback>
 8004644:	e005      	b.n	8004652 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f000 f8db 	bl	8004802 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f000 f8ec 	bl	800482a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	f003 0304 	and.w	r3, r3, #4
 800465e:	2b00      	cmp	r3, #0
 8004660:	d020      	beq.n	80046a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f003 0304 	and.w	r3, r3, #4
 8004668:	2b00      	cmp	r3, #0
 800466a:	d01b      	beq.n	80046a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f06f 0204 	mvn.w	r2, #4
 8004674:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2202      	movs	r2, #2
 800467a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004686:	2b00      	cmp	r3, #0
 8004688:	d003      	beq.n	8004692 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 f8c3 	bl	8004816 <HAL_TIM_IC_CaptureCallback>
 8004690:	e005      	b.n	800469e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f000 f8b5 	bl	8004802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f000 f8c6 	bl	800482a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	f003 0308 	and.w	r3, r3, #8
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d020      	beq.n	80046f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f003 0308 	and.w	r3, r3, #8
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d01b      	beq.n	80046f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f06f 0208 	mvn.w	r2, #8
 80046c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2204      	movs	r2, #4
 80046c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	69db      	ldr	r3, [r3, #28]
 80046ce:	f003 0303 	and.w	r3, r3, #3
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d003      	beq.n	80046de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 f89d 	bl	8004816 <HAL_TIM_IC_CaptureCallback>
 80046dc:	e005      	b.n	80046ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f000 f88f 	bl	8004802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 f8a0 	bl	800482a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	f003 0310 	and.w	r3, r3, #16
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d020      	beq.n	800473c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f003 0310 	and.w	r3, r3, #16
 8004700:	2b00      	cmp	r3, #0
 8004702:	d01b      	beq.n	800473c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f06f 0210 	mvn.w	r2, #16
 800470c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2208      	movs	r2, #8
 8004712:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	69db      	ldr	r3, [r3, #28]
 800471a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800471e:	2b00      	cmp	r3, #0
 8004720:	d003      	beq.n	800472a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f000 f877 	bl	8004816 <HAL_TIM_IC_CaptureCallback>
 8004728:	e005      	b.n	8004736 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 f869 	bl	8004802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f000 f87a 	bl	800482a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	f003 0301 	and.w	r3, r3, #1
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00c      	beq.n	8004760 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f003 0301 	and.w	r3, r3, #1
 800474c:	2b00      	cmp	r3, #0
 800474e:	d007      	beq.n	8004760 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f06f 0201 	mvn.w	r2, #1
 8004758:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f7fc fcbc 	bl	80010d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004766:	2b00      	cmp	r3, #0
 8004768:	d104      	bne.n	8004774 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004770:	2b00      	cmp	r3, #0
 8004772:	d00c      	beq.n	800478e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800477a:	2b00      	cmp	r3, #0
 800477c:	d007      	beq.n	800478e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 f913 	bl	80049b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004794:	2b00      	cmp	r3, #0
 8004796:	d00c      	beq.n	80047b2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d007      	beq.n	80047b2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80047aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 f90b 	bl	80049c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00c      	beq.n	80047d6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d007      	beq.n	80047d6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80047ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f000 f834 	bl	800483e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	f003 0320 	and.w	r3, r3, #32
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d00c      	beq.n	80047fa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f003 0320 	and.w	r3, r3, #32
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d007      	beq.n	80047fa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f06f 0220 	mvn.w	r2, #32
 80047f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 f8d3 	bl	80049a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047fa:	bf00      	nop
 80047fc:	3710      	adds	r7, #16
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004802:	b480      	push	{r7}
 8004804:	b083      	sub	sp, #12
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800480a:	bf00      	nop
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr

08004816 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004816:	b480      	push	{r7}
 8004818:	b083      	sub	sp, #12
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800481e:	bf00      	nop
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr

0800482a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800482a:	b480      	push	{r7}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004832:	bf00      	nop
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr

0800483e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800483e:	b480      	push	{r7}
 8004840:	b083      	sub	sp, #12
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004846:	bf00      	nop
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr
	...

08004854 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a46      	ldr	r2, [pc, #280]	@ (8004980 <TIM_Base_SetConfig+0x12c>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d013      	beq.n	8004894 <TIM_Base_SetConfig+0x40>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004872:	d00f      	beq.n	8004894 <TIM_Base_SetConfig+0x40>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a43      	ldr	r2, [pc, #268]	@ (8004984 <TIM_Base_SetConfig+0x130>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d00b      	beq.n	8004894 <TIM_Base_SetConfig+0x40>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a42      	ldr	r2, [pc, #264]	@ (8004988 <TIM_Base_SetConfig+0x134>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d007      	beq.n	8004894 <TIM_Base_SetConfig+0x40>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a41      	ldr	r2, [pc, #260]	@ (800498c <TIM_Base_SetConfig+0x138>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d003      	beq.n	8004894 <TIM_Base_SetConfig+0x40>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a40      	ldr	r2, [pc, #256]	@ (8004990 <TIM_Base_SetConfig+0x13c>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d108      	bne.n	80048a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800489a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a35      	ldr	r2, [pc, #212]	@ (8004980 <TIM_Base_SetConfig+0x12c>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d01f      	beq.n	80048ee <TIM_Base_SetConfig+0x9a>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048b4:	d01b      	beq.n	80048ee <TIM_Base_SetConfig+0x9a>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a32      	ldr	r2, [pc, #200]	@ (8004984 <TIM_Base_SetConfig+0x130>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d017      	beq.n	80048ee <TIM_Base_SetConfig+0x9a>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a31      	ldr	r2, [pc, #196]	@ (8004988 <TIM_Base_SetConfig+0x134>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d013      	beq.n	80048ee <TIM_Base_SetConfig+0x9a>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a30      	ldr	r2, [pc, #192]	@ (800498c <TIM_Base_SetConfig+0x138>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d00f      	beq.n	80048ee <TIM_Base_SetConfig+0x9a>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a2f      	ldr	r2, [pc, #188]	@ (8004990 <TIM_Base_SetConfig+0x13c>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d00b      	beq.n	80048ee <TIM_Base_SetConfig+0x9a>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a2e      	ldr	r2, [pc, #184]	@ (8004994 <TIM_Base_SetConfig+0x140>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d007      	beq.n	80048ee <TIM_Base_SetConfig+0x9a>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a2d      	ldr	r2, [pc, #180]	@ (8004998 <TIM_Base_SetConfig+0x144>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d003      	beq.n	80048ee <TIM_Base_SetConfig+0x9a>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a2c      	ldr	r2, [pc, #176]	@ (800499c <TIM_Base_SetConfig+0x148>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d108      	bne.n	8004900 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	4313      	orrs	r3, r2
 800490c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	689a      	ldr	r2, [r3, #8]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a16      	ldr	r2, [pc, #88]	@ (8004980 <TIM_Base_SetConfig+0x12c>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d00f      	beq.n	800494c <TIM_Base_SetConfig+0xf8>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a18      	ldr	r2, [pc, #96]	@ (8004990 <TIM_Base_SetConfig+0x13c>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d00b      	beq.n	800494c <TIM_Base_SetConfig+0xf8>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a17      	ldr	r2, [pc, #92]	@ (8004994 <TIM_Base_SetConfig+0x140>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d007      	beq.n	800494c <TIM_Base_SetConfig+0xf8>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4a16      	ldr	r2, [pc, #88]	@ (8004998 <TIM_Base_SetConfig+0x144>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d003      	beq.n	800494c <TIM_Base_SetConfig+0xf8>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4a15      	ldr	r2, [pc, #84]	@ (800499c <TIM_Base_SetConfig+0x148>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d103      	bne.n	8004954 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	691a      	ldr	r2, [r3, #16]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	f003 0301 	and.w	r3, r3, #1
 8004962:	2b01      	cmp	r3, #1
 8004964:	d105      	bne.n	8004972 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	f023 0201 	bic.w	r2, r3, #1
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	611a      	str	r2, [r3, #16]
  }
}
 8004972:	bf00      	nop
 8004974:	3714      	adds	r7, #20
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr
 800497e:	bf00      	nop
 8004980:	40012c00 	.word	0x40012c00
 8004984:	40000400 	.word	0x40000400
 8004988:	40000800 	.word	0x40000800
 800498c:	40000c00 	.word	0x40000c00
 8004990:	40013400 	.word	0x40013400
 8004994:	40014000 	.word	0x40014000
 8004998:	40014400 	.word	0x40014400
 800499c:	40014800 	.word	0x40014800

080049a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049a8:	bf00      	nop
 80049aa:	370c      	adds	r7, #12
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049bc:	bf00      	nop
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr

080049c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80049d0:	bf00      	nop
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr

080049dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d101      	bne.n	80049ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e040      	b.n	8004a70 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d106      	bne.n	8004a04 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7fd fab0 	bl	8001f64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2224      	movs	r2, #36	@ 0x24
 8004a08:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f022 0201 	bic.w	r2, r2, #1
 8004a18:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d002      	beq.n	8004a28 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 fae0 	bl	8004fe8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 f825 	bl	8004a78 <UART_SetConfig>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d101      	bne.n	8004a38 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e01b      	b.n	8004a70 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	685a      	ldr	r2, [r3, #4]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	689a      	ldr	r2, [r3, #8]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f042 0201 	orr.w	r2, r2, #1
 8004a66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f000 fb5f 	bl	800512c <UART_CheckIdleState>
 8004a6e:	4603      	mov	r3, r0
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3708      	adds	r7, #8
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a7c:	b08a      	sub	sp, #40	@ 0x28
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a82:	2300      	movs	r3, #0
 8004a84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	689a      	ldr	r2, [r3, #8]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	431a      	orrs	r2, r3
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	431a      	orrs	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	69db      	ldr	r3, [r3, #28]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	4ba4      	ldr	r3, [pc, #656]	@ (8004d38 <UART_SetConfig+0x2c0>)
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	6812      	ldr	r2, [r2, #0]
 8004aae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ab0:	430b      	orrs	r3, r1
 8004ab2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	68da      	ldr	r2, [r3, #12]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a99      	ldr	r2, [pc, #612]	@ (8004d3c <UART_SetConfig+0x2c4>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d004      	beq.n	8004ae4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004af4:	430a      	orrs	r2, r1
 8004af6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a90      	ldr	r2, [pc, #576]	@ (8004d40 <UART_SetConfig+0x2c8>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d126      	bne.n	8004b50 <UART_SetConfig+0xd8>
 8004b02:	4b90      	ldr	r3, [pc, #576]	@ (8004d44 <UART_SetConfig+0x2cc>)
 8004b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b08:	f003 0303 	and.w	r3, r3, #3
 8004b0c:	2b03      	cmp	r3, #3
 8004b0e:	d81b      	bhi.n	8004b48 <UART_SetConfig+0xd0>
 8004b10:	a201      	add	r2, pc, #4	@ (adr r2, 8004b18 <UART_SetConfig+0xa0>)
 8004b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b16:	bf00      	nop
 8004b18:	08004b29 	.word	0x08004b29
 8004b1c:	08004b39 	.word	0x08004b39
 8004b20:	08004b31 	.word	0x08004b31
 8004b24:	08004b41 	.word	0x08004b41
 8004b28:	2301      	movs	r3, #1
 8004b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b2e:	e116      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004b30:	2302      	movs	r3, #2
 8004b32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b36:	e112      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004b38:	2304      	movs	r3, #4
 8004b3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b3e:	e10e      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004b40:	2308      	movs	r3, #8
 8004b42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b46:	e10a      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004b48:	2310      	movs	r3, #16
 8004b4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b4e:	e106      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a7c      	ldr	r2, [pc, #496]	@ (8004d48 <UART_SetConfig+0x2d0>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d138      	bne.n	8004bcc <UART_SetConfig+0x154>
 8004b5a:	4b7a      	ldr	r3, [pc, #488]	@ (8004d44 <UART_SetConfig+0x2cc>)
 8004b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b60:	f003 030c 	and.w	r3, r3, #12
 8004b64:	2b0c      	cmp	r3, #12
 8004b66:	d82d      	bhi.n	8004bc4 <UART_SetConfig+0x14c>
 8004b68:	a201      	add	r2, pc, #4	@ (adr r2, 8004b70 <UART_SetConfig+0xf8>)
 8004b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b6e:	bf00      	nop
 8004b70:	08004ba5 	.word	0x08004ba5
 8004b74:	08004bc5 	.word	0x08004bc5
 8004b78:	08004bc5 	.word	0x08004bc5
 8004b7c:	08004bc5 	.word	0x08004bc5
 8004b80:	08004bb5 	.word	0x08004bb5
 8004b84:	08004bc5 	.word	0x08004bc5
 8004b88:	08004bc5 	.word	0x08004bc5
 8004b8c:	08004bc5 	.word	0x08004bc5
 8004b90:	08004bad 	.word	0x08004bad
 8004b94:	08004bc5 	.word	0x08004bc5
 8004b98:	08004bc5 	.word	0x08004bc5
 8004b9c:	08004bc5 	.word	0x08004bc5
 8004ba0:	08004bbd 	.word	0x08004bbd
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004baa:	e0d8      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004bac:	2302      	movs	r3, #2
 8004bae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bb2:	e0d4      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004bb4:	2304      	movs	r3, #4
 8004bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bba:	e0d0      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004bbc:	2308      	movs	r3, #8
 8004bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bc2:	e0cc      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004bc4:	2310      	movs	r3, #16
 8004bc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bca:	e0c8      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a5e      	ldr	r2, [pc, #376]	@ (8004d4c <UART_SetConfig+0x2d4>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d125      	bne.n	8004c22 <UART_SetConfig+0x1aa>
 8004bd6:	4b5b      	ldr	r3, [pc, #364]	@ (8004d44 <UART_SetConfig+0x2cc>)
 8004bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bdc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004be0:	2b30      	cmp	r3, #48	@ 0x30
 8004be2:	d016      	beq.n	8004c12 <UART_SetConfig+0x19a>
 8004be4:	2b30      	cmp	r3, #48	@ 0x30
 8004be6:	d818      	bhi.n	8004c1a <UART_SetConfig+0x1a2>
 8004be8:	2b20      	cmp	r3, #32
 8004bea:	d00a      	beq.n	8004c02 <UART_SetConfig+0x18a>
 8004bec:	2b20      	cmp	r3, #32
 8004bee:	d814      	bhi.n	8004c1a <UART_SetConfig+0x1a2>
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d002      	beq.n	8004bfa <UART_SetConfig+0x182>
 8004bf4:	2b10      	cmp	r3, #16
 8004bf6:	d008      	beq.n	8004c0a <UART_SetConfig+0x192>
 8004bf8:	e00f      	b.n	8004c1a <UART_SetConfig+0x1a2>
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c00:	e0ad      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004c02:	2302      	movs	r3, #2
 8004c04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c08:	e0a9      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004c0a:	2304      	movs	r3, #4
 8004c0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c10:	e0a5      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004c12:	2308      	movs	r3, #8
 8004c14:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c18:	e0a1      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004c1a:	2310      	movs	r3, #16
 8004c1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c20:	e09d      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a4a      	ldr	r2, [pc, #296]	@ (8004d50 <UART_SetConfig+0x2d8>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d125      	bne.n	8004c78 <UART_SetConfig+0x200>
 8004c2c:	4b45      	ldr	r3, [pc, #276]	@ (8004d44 <UART_SetConfig+0x2cc>)
 8004c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c32:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004c36:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c38:	d016      	beq.n	8004c68 <UART_SetConfig+0x1f0>
 8004c3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c3c:	d818      	bhi.n	8004c70 <UART_SetConfig+0x1f8>
 8004c3e:	2b80      	cmp	r3, #128	@ 0x80
 8004c40:	d00a      	beq.n	8004c58 <UART_SetConfig+0x1e0>
 8004c42:	2b80      	cmp	r3, #128	@ 0x80
 8004c44:	d814      	bhi.n	8004c70 <UART_SetConfig+0x1f8>
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d002      	beq.n	8004c50 <UART_SetConfig+0x1d8>
 8004c4a:	2b40      	cmp	r3, #64	@ 0x40
 8004c4c:	d008      	beq.n	8004c60 <UART_SetConfig+0x1e8>
 8004c4e:	e00f      	b.n	8004c70 <UART_SetConfig+0x1f8>
 8004c50:	2300      	movs	r3, #0
 8004c52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c56:	e082      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004c58:	2302      	movs	r3, #2
 8004c5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c5e:	e07e      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004c60:	2304      	movs	r3, #4
 8004c62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c66:	e07a      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004c68:	2308      	movs	r3, #8
 8004c6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c6e:	e076      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004c70:	2310      	movs	r3, #16
 8004c72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c76:	e072      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a35      	ldr	r2, [pc, #212]	@ (8004d54 <UART_SetConfig+0x2dc>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d12a      	bne.n	8004cd8 <UART_SetConfig+0x260>
 8004c82:	4b30      	ldr	r3, [pc, #192]	@ (8004d44 <UART_SetConfig+0x2cc>)
 8004c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c88:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c90:	d01a      	beq.n	8004cc8 <UART_SetConfig+0x250>
 8004c92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c96:	d81b      	bhi.n	8004cd0 <UART_SetConfig+0x258>
 8004c98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c9c:	d00c      	beq.n	8004cb8 <UART_SetConfig+0x240>
 8004c9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ca2:	d815      	bhi.n	8004cd0 <UART_SetConfig+0x258>
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d003      	beq.n	8004cb0 <UART_SetConfig+0x238>
 8004ca8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cac:	d008      	beq.n	8004cc0 <UART_SetConfig+0x248>
 8004cae:	e00f      	b.n	8004cd0 <UART_SetConfig+0x258>
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cb6:	e052      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004cb8:	2302      	movs	r3, #2
 8004cba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cbe:	e04e      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004cc0:	2304      	movs	r3, #4
 8004cc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cc6:	e04a      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004cc8:	2308      	movs	r3, #8
 8004cca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cce:	e046      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004cd0:	2310      	movs	r3, #16
 8004cd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cd6:	e042      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a17      	ldr	r2, [pc, #92]	@ (8004d3c <UART_SetConfig+0x2c4>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d13a      	bne.n	8004d58 <UART_SetConfig+0x2e0>
 8004ce2:	4b18      	ldr	r3, [pc, #96]	@ (8004d44 <UART_SetConfig+0x2cc>)
 8004ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ce8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004cec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004cf0:	d01a      	beq.n	8004d28 <UART_SetConfig+0x2b0>
 8004cf2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004cf6:	d81b      	bhi.n	8004d30 <UART_SetConfig+0x2b8>
 8004cf8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cfc:	d00c      	beq.n	8004d18 <UART_SetConfig+0x2a0>
 8004cfe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d02:	d815      	bhi.n	8004d30 <UART_SetConfig+0x2b8>
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d003      	beq.n	8004d10 <UART_SetConfig+0x298>
 8004d08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d0c:	d008      	beq.n	8004d20 <UART_SetConfig+0x2a8>
 8004d0e:	e00f      	b.n	8004d30 <UART_SetConfig+0x2b8>
 8004d10:	2300      	movs	r3, #0
 8004d12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d16:	e022      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004d18:	2302      	movs	r3, #2
 8004d1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d1e:	e01e      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004d20:	2304      	movs	r3, #4
 8004d22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d26:	e01a      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004d28:	2308      	movs	r3, #8
 8004d2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d2e:	e016      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004d30:	2310      	movs	r3, #16
 8004d32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d36:	e012      	b.n	8004d5e <UART_SetConfig+0x2e6>
 8004d38:	efff69f3 	.word	0xefff69f3
 8004d3c:	40008000 	.word	0x40008000
 8004d40:	40013800 	.word	0x40013800
 8004d44:	40021000 	.word	0x40021000
 8004d48:	40004400 	.word	0x40004400
 8004d4c:	40004800 	.word	0x40004800
 8004d50:	40004c00 	.word	0x40004c00
 8004d54:	40005000 	.word	0x40005000
 8004d58:	2310      	movs	r3, #16
 8004d5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a9f      	ldr	r2, [pc, #636]	@ (8004fe0 <UART_SetConfig+0x568>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d17a      	bne.n	8004e5e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004d68:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004d6c:	2b08      	cmp	r3, #8
 8004d6e:	d824      	bhi.n	8004dba <UART_SetConfig+0x342>
 8004d70:	a201      	add	r2, pc, #4	@ (adr r2, 8004d78 <UART_SetConfig+0x300>)
 8004d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d76:	bf00      	nop
 8004d78:	08004d9d 	.word	0x08004d9d
 8004d7c:	08004dbb 	.word	0x08004dbb
 8004d80:	08004da5 	.word	0x08004da5
 8004d84:	08004dbb 	.word	0x08004dbb
 8004d88:	08004dab 	.word	0x08004dab
 8004d8c:	08004dbb 	.word	0x08004dbb
 8004d90:	08004dbb 	.word	0x08004dbb
 8004d94:	08004dbb 	.word	0x08004dbb
 8004d98:	08004db3 	.word	0x08004db3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d9c:	f7fe fa60 	bl	8003260 <HAL_RCC_GetPCLK1Freq>
 8004da0:	61f8      	str	r0, [r7, #28]
        break;
 8004da2:	e010      	b.n	8004dc6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004da4:	4b8f      	ldr	r3, [pc, #572]	@ (8004fe4 <UART_SetConfig+0x56c>)
 8004da6:	61fb      	str	r3, [r7, #28]
        break;
 8004da8:	e00d      	b.n	8004dc6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004daa:	f7fe f9c1 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 8004dae:	61f8      	str	r0, [r7, #28]
        break;
 8004db0:	e009      	b.n	8004dc6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004db2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004db6:	61fb      	str	r3, [r7, #28]
        break;
 8004db8:	e005      	b.n	8004dc6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004dc4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f000 80fb 	beq.w	8004fc4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	005b      	lsls	r3, r3, #1
 8004dd6:	4413      	add	r3, r2
 8004dd8:	69fa      	ldr	r2, [r7, #28]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d305      	bcc.n	8004dea <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004de4:	69fa      	ldr	r2, [r7, #28]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d903      	bls.n	8004df2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004df0:	e0e8      	b.n	8004fc4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	2200      	movs	r2, #0
 8004df6:	461c      	mov	r4, r3
 8004df8:	4615      	mov	r5, r2
 8004dfa:	f04f 0200 	mov.w	r2, #0
 8004dfe:	f04f 0300 	mov.w	r3, #0
 8004e02:	022b      	lsls	r3, r5, #8
 8004e04:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004e08:	0222      	lsls	r2, r4, #8
 8004e0a:	68f9      	ldr	r1, [r7, #12]
 8004e0c:	6849      	ldr	r1, [r1, #4]
 8004e0e:	0849      	lsrs	r1, r1, #1
 8004e10:	2000      	movs	r0, #0
 8004e12:	4688      	mov	r8, r1
 8004e14:	4681      	mov	r9, r0
 8004e16:	eb12 0a08 	adds.w	sl, r2, r8
 8004e1a:	eb43 0b09 	adc.w	fp, r3, r9
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	603b      	str	r3, [r7, #0]
 8004e26:	607a      	str	r2, [r7, #4]
 8004e28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e2c:	4650      	mov	r0, sl
 8004e2e:	4659      	mov	r1, fp
 8004e30:	f7fb f9ce 	bl	80001d0 <__aeabi_uldivmod>
 8004e34:	4602      	mov	r2, r0
 8004e36:	460b      	mov	r3, r1
 8004e38:	4613      	mov	r3, r2
 8004e3a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e42:	d308      	bcc.n	8004e56 <UART_SetConfig+0x3de>
 8004e44:	69bb      	ldr	r3, [r7, #24]
 8004e46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e4a:	d204      	bcs.n	8004e56 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	69ba      	ldr	r2, [r7, #24]
 8004e52:	60da      	str	r2, [r3, #12]
 8004e54:	e0b6      	b.n	8004fc4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004e5c:	e0b2      	b.n	8004fc4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	69db      	ldr	r3, [r3, #28]
 8004e62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e66:	d15e      	bne.n	8004f26 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004e68:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004e6c:	2b08      	cmp	r3, #8
 8004e6e:	d828      	bhi.n	8004ec2 <UART_SetConfig+0x44a>
 8004e70:	a201      	add	r2, pc, #4	@ (adr r2, 8004e78 <UART_SetConfig+0x400>)
 8004e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e76:	bf00      	nop
 8004e78:	08004e9d 	.word	0x08004e9d
 8004e7c:	08004ea5 	.word	0x08004ea5
 8004e80:	08004ead 	.word	0x08004ead
 8004e84:	08004ec3 	.word	0x08004ec3
 8004e88:	08004eb3 	.word	0x08004eb3
 8004e8c:	08004ec3 	.word	0x08004ec3
 8004e90:	08004ec3 	.word	0x08004ec3
 8004e94:	08004ec3 	.word	0x08004ec3
 8004e98:	08004ebb 	.word	0x08004ebb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e9c:	f7fe f9e0 	bl	8003260 <HAL_RCC_GetPCLK1Freq>
 8004ea0:	61f8      	str	r0, [r7, #28]
        break;
 8004ea2:	e014      	b.n	8004ece <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ea4:	f7fe f9f2 	bl	800328c <HAL_RCC_GetPCLK2Freq>
 8004ea8:	61f8      	str	r0, [r7, #28]
        break;
 8004eaa:	e010      	b.n	8004ece <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004eac:	4b4d      	ldr	r3, [pc, #308]	@ (8004fe4 <UART_SetConfig+0x56c>)
 8004eae:	61fb      	str	r3, [r7, #28]
        break;
 8004eb0:	e00d      	b.n	8004ece <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eb2:	f7fe f93d 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 8004eb6:	61f8      	str	r0, [r7, #28]
        break;
 8004eb8:	e009      	b.n	8004ece <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004eba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ebe:	61fb      	str	r3, [r7, #28]
        break;
 8004ec0:	e005      	b.n	8004ece <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ecc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d077      	beq.n	8004fc4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	005a      	lsls	r2, r3, #1
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	085b      	lsrs	r3, r3, #1
 8004ede:	441a      	add	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004eea:	69bb      	ldr	r3, [r7, #24]
 8004eec:	2b0f      	cmp	r3, #15
 8004eee:	d916      	bls.n	8004f1e <UART_SetConfig+0x4a6>
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ef6:	d212      	bcs.n	8004f1e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	f023 030f 	bic.w	r3, r3, #15
 8004f00:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f02:	69bb      	ldr	r3, [r7, #24]
 8004f04:	085b      	lsrs	r3, r3, #1
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	f003 0307 	and.w	r3, r3, #7
 8004f0c:	b29a      	uxth	r2, r3
 8004f0e:	8afb      	ldrh	r3, [r7, #22]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	8afa      	ldrh	r2, [r7, #22]
 8004f1a:	60da      	str	r2, [r3, #12]
 8004f1c:	e052      	b.n	8004fc4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004f24:	e04e      	b.n	8004fc4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f26:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004f2a:	2b08      	cmp	r3, #8
 8004f2c:	d827      	bhi.n	8004f7e <UART_SetConfig+0x506>
 8004f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f34 <UART_SetConfig+0x4bc>)
 8004f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f34:	08004f59 	.word	0x08004f59
 8004f38:	08004f61 	.word	0x08004f61
 8004f3c:	08004f69 	.word	0x08004f69
 8004f40:	08004f7f 	.word	0x08004f7f
 8004f44:	08004f6f 	.word	0x08004f6f
 8004f48:	08004f7f 	.word	0x08004f7f
 8004f4c:	08004f7f 	.word	0x08004f7f
 8004f50:	08004f7f 	.word	0x08004f7f
 8004f54:	08004f77 	.word	0x08004f77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f58:	f7fe f982 	bl	8003260 <HAL_RCC_GetPCLK1Freq>
 8004f5c:	61f8      	str	r0, [r7, #28]
        break;
 8004f5e:	e014      	b.n	8004f8a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f60:	f7fe f994 	bl	800328c <HAL_RCC_GetPCLK2Freq>
 8004f64:	61f8      	str	r0, [r7, #28]
        break;
 8004f66:	e010      	b.n	8004f8a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f68:	4b1e      	ldr	r3, [pc, #120]	@ (8004fe4 <UART_SetConfig+0x56c>)
 8004f6a:	61fb      	str	r3, [r7, #28]
        break;
 8004f6c:	e00d      	b.n	8004f8a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f6e:	f7fe f8df 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 8004f72:	61f8      	str	r0, [r7, #28]
        break;
 8004f74:	e009      	b.n	8004f8a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f7a:	61fb      	str	r3, [r7, #28]
        break;
 8004f7c:	e005      	b.n	8004f8a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004f88:	bf00      	nop
    }

    if (pclk != 0U)
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d019      	beq.n	8004fc4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	085a      	lsrs	r2, r3, #1
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	441a      	add	r2, r3
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	2b0f      	cmp	r3, #15
 8004fa8:	d909      	bls.n	8004fbe <UART_SetConfig+0x546>
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fb0:	d205      	bcs.n	8004fbe <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	60da      	str	r2, [r3, #12]
 8004fbc:	e002      	b.n	8004fc4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004fd0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3728      	adds	r7, #40	@ 0x28
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fde:	bf00      	nop
 8004fe0:	40008000 	.word	0x40008000
 8004fe4:	00f42400 	.word	0x00f42400

08004fe8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff4:	f003 0308 	and.w	r3, r3, #8
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00a      	beq.n	8005012 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	430a      	orrs	r2, r1
 8005010:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	2b00      	cmp	r3, #0
 800501c:	d00a      	beq.n	8005034 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005038:	f003 0302 	and.w	r3, r3, #2
 800503c:	2b00      	cmp	r3, #0
 800503e:	d00a      	beq.n	8005056 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	430a      	orrs	r2, r1
 8005054:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800505a:	f003 0304 	and.w	r3, r3, #4
 800505e:	2b00      	cmp	r3, #0
 8005060:	d00a      	beq.n	8005078 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	430a      	orrs	r2, r1
 8005076:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800507c:	f003 0310 	and.w	r3, r3, #16
 8005080:	2b00      	cmp	r3, #0
 8005082:	d00a      	beq.n	800509a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	430a      	orrs	r2, r1
 8005098:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509e:	f003 0320 	and.w	r3, r3, #32
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d00a      	beq.n	80050bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	430a      	orrs	r2, r1
 80050ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d01a      	beq.n	80050fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	430a      	orrs	r2, r1
 80050dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050e6:	d10a      	bne.n	80050fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	430a      	orrs	r2, r1
 80050fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00a      	beq.n	8005120 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	430a      	orrs	r2, r1
 800511e:	605a      	str	r2, [r3, #4]
  }
}
 8005120:	bf00      	nop
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b098      	sub	sp, #96	@ 0x60
 8005130:	af02      	add	r7, sp, #8
 8005132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800513c:	f7fc ffcc 	bl	80020d8 <HAL_GetTick>
 8005140:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 0308 	and.w	r3, r3, #8
 800514c:	2b08      	cmp	r3, #8
 800514e:	d12e      	bne.n	80051ae <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005150:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005154:	9300      	str	r3, [sp, #0]
 8005156:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005158:	2200      	movs	r2, #0
 800515a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f000 f88c 	bl	800527c <UART_WaitOnFlagUntilTimeout>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d021      	beq.n	80051ae <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005172:	e853 3f00 	ldrex	r3, [r3]
 8005176:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800517a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800517e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	461a      	mov	r2, r3
 8005186:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005188:	647b      	str	r3, [r7, #68]	@ 0x44
 800518a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800518e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005190:	e841 2300 	strex	r3, r2, [r1]
 8005194:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005196:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005198:	2b00      	cmp	r3, #0
 800519a:	d1e6      	bne.n	800516a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2220      	movs	r2, #32
 80051a0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e062      	b.n	8005274 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0304 	and.w	r3, r3, #4
 80051b8:	2b04      	cmp	r3, #4
 80051ba:	d149      	bne.n	8005250 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80051c0:	9300      	str	r3, [sp, #0]
 80051c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051c4:	2200      	movs	r2, #0
 80051c6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 f856 	bl	800527c <UART_WaitOnFlagUntilTimeout>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d03c      	beq.n	8005250 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051de:	e853 3f00 	ldrex	r3, [r3]
 80051e2:	623b      	str	r3, [r7, #32]
   return(result);
 80051e4:	6a3b      	ldr	r3, [r7, #32]
 80051e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	461a      	mov	r2, r3
 80051f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80051f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80051fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051fc:	e841 2300 	strex	r3, r2, [r1]
 8005200:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005204:	2b00      	cmp	r3, #0
 8005206:	d1e6      	bne.n	80051d6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	3308      	adds	r3, #8
 800520e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	e853 3f00 	ldrex	r3, [r3]
 8005216:	60fb      	str	r3, [r7, #12]
   return(result);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f023 0301 	bic.w	r3, r3, #1
 800521e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	3308      	adds	r3, #8
 8005226:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005228:	61fa      	str	r2, [r7, #28]
 800522a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522c:	69b9      	ldr	r1, [r7, #24]
 800522e:	69fa      	ldr	r2, [r7, #28]
 8005230:	e841 2300 	strex	r3, r2, [r1]
 8005234:	617b      	str	r3, [r7, #20]
   return(result);
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d1e5      	bne.n	8005208 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2220      	movs	r2, #32
 8005240:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800524c:	2303      	movs	r3, #3
 800524e:	e011      	b.n	8005274 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2220      	movs	r2, #32
 8005254:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2220      	movs	r2, #32
 800525a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3758      	adds	r7, #88	@ 0x58
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	603b      	str	r3, [r7, #0]
 8005288:	4613      	mov	r3, r2
 800528a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800528c:	e04f      	b.n	800532e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005294:	d04b      	beq.n	800532e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005296:	f7fc ff1f 	bl	80020d8 <HAL_GetTick>
 800529a:	4602      	mov	r2, r0
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	69ba      	ldr	r2, [r7, #24]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d302      	bcc.n	80052ac <UART_WaitOnFlagUntilTimeout+0x30>
 80052a6:	69bb      	ldr	r3, [r7, #24]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d101      	bne.n	80052b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e04e      	b.n	800534e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 0304 	and.w	r3, r3, #4
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d037      	beq.n	800532e <UART_WaitOnFlagUntilTimeout+0xb2>
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	2b80      	cmp	r3, #128	@ 0x80
 80052c2:	d034      	beq.n	800532e <UART_WaitOnFlagUntilTimeout+0xb2>
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	2b40      	cmp	r3, #64	@ 0x40
 80052c8:	d031      	beq.n	800532e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	69db      	ldr	r3, [r3, #28]
 80052d0:	f003 0308 	and.w	r3, r3, #8
 80052d4:	2b08      	cmp	r3, #8
 80052d6:	d110      	bne.n	80052fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2208      	movs	r2, #8
 80052de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052e0:	68f8      	ldr	r0, [r7, #12]
 80052e2:	f000 f838 	bl	8005356 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2208      	movs	r2, #8
 80052ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e029      	b.n	800534e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	69db      	ldr	r3, [r3, #28]
 8005300:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005304:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005308:	d111      	bne.n	800532e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005312:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005314:	68f8      	ldr	r0, [r7, #12]
 8005316:	f000 f81e 	bl	8005356 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2220      	movs	r2, #32
 800531e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2200      	movs	r2, #0
 8005326:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e00f      	b.n	800534e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	69da      	ldr	r2, [r3, #28]
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	4013      	ands	r3, r2
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	429a      	cmp	r2, r3
 800533c:	bf0c      	ite	eq
 800533e:	2301      	moveq	r3, #1
 8005340:	2300      	movne	r3, #0
 8005342:	b2db      	uxtb	r3, r3
 8005344:	461a      	mov	r2, r3
 8005346:	79fb      	ldrb	r3, [r7, #7]
 8005348:	429a      	cmp	r2, r3
 800534a:	d0a0      	beq.n	800528e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3710      	adds	r7, #16
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005356:	b480      	push	{r7}
 8005358:	b095      	sub	sp, #84	@ 0x54
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005366:	e853 3f00 	ldrex	r3, [r3]
 800536a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800536c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800536e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005372:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	461a      	mov	r2, r3
 800537a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800537c:	643b      	str	r3, [r7, #64]	@ 0x40
 800537e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005380:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005382:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005384:	e841 2300 	strex	r3, r2, [r1]
 8005388:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800538a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1e6      	bne.n	800535e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	3308      	adds	r3, #8
 8005396:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005398:	6a3b      	ldr	r3, [r7, #32]
 800539a:	e853 3f00 	ldrex	r3, [r3]
 800539e:	61fb      	str	r3, [r7, #28]
   return(result);
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	f023 0301 	bic.w	r3, r3, #1
 80053a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	3308      	adds	r3, #8
 80053ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053b8:	e841 2300 	strex	r3, r2, [r1]
 80053bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80053be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d1e5      	bne.n	8005390 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d118      	bne.n	80053fe <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	e853 3f00 	ldrex	r3, [r3]
 80053d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	f023 0310 	bic.w	r3, r3, #16
 80053e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	461a      	mov	r2, r3
 80053e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053ea:	61bb      	str	r3, [r7, #24]
 80053ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ee:	6979      	ldr	r1, [r7, #20]
 80053f0:	69ba      	ldr	r2, [r7, #24]
 80053f2:	e841 2300 	strex	r3, r2, [r1]
 80053f6:	613b      	str	r3, [r7, #16]
   return(result);
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d1e6      	bne.n	80053cc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2220      	movs	r2, #32
 8005402:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2200      	movs	r2, #0
 800540a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005412:	bf00      	nop
 8005414:	3754      	adds	r7, #84	@ 0x54
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
	...

08005420 <__NVIC_SetPriority>:
{
 8005420:	b480      	push	{r7}
 8005422:	b083      	sub	sp, #12
 8005424:	af00      	add	r7, sp, #0
 8005426:	4603      	mov	r3, r0
 8005428:	6039      	str	r1, [r7, #0]
 800542a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800542c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005430:	2b00      	cmp	r3, #0
 8005432:	db0a      	blt.n	800544a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	b2da      	uxtb	r2, r3
 8005438:	490c      	ldr	r1, [pc, #48]	@ (800546c <__NVIC_SetPriority+0x4c>)
 800543a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800543e:	0112      	lsls	r2, r2, #4
 8005440:	b2d2      	uxtb	r2, r2
 8005442:	440b      	add	r3, r1
 8005444:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005448:	e00a      	b.n	8005460 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	b2da      	uxtb	r2, r3
 800544e:	4908      	ldr	r1, [pc, #32]	@ (8005470 <__NVIC_SetPriority+0x50>)
 8005450:	79fb      	ldrb	r3, [r7, #7]
 8005452:	f003 030f 	and.w	r3, r3, #15
 8005456:	3b04      	subs	r3, #4
 8005458:	0112      	lsls	r2, r2, #4
 800545a:	b2d2      	uxtb	r2, r2
 800545c:	440b      	add	r3, r1
 800545e:	761a      	strb	r2, [r3, #24]
}
 8005460:	bf00      	nop
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr
 800546c:	e000e100 	.word	0xe000e100
 8005470:	e000ed00 	.word	0xe000ed00

08005474 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005474:	b580      	push	{r7, lr}
 8005476:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005478:	4b05      	ldr	r3, [pc, #20]	@ (8005490 <SysTick_Handler+0x1c>)
 800547a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800547c:	f002 f952 	bl	8007724 <xTaskGetSchedulerState>
 8005480:	4603      	mov	r3, r0
 8005482:	2b01      	cmp	r3, #1
 8005484:	d001      	beq.n	800548a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005486:	f003 f85f 	bl	8008548 <xPortSysTickHandler>
  }
}
 800548a:	bf00      	nop
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	e000e010 	.word	0xe000e010

08005494 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005494:	b580      	push	{r7, lr}
 8005496:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005498:	2100      	movs	r1, #0
 800549a:	f06f 0004 	mvn.w	r0, #4
 800549e:	f7ff ffbf 	bl	8005420 <__NVIC_SetPriority>
#endif
}
 80054a2:	bf00      	nop
 80054a4:	bd80      	pop	{r7, pc}
	...

080054a8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054ae:	f3ef 8305 	mrs	r3, IPSR
 80054b2:	603b      	str	r3, [r7, #0]
  return(result);
 80054b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d003      	beq.n	80054c2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80054ba:	f06f 0305 	mvn.w	r3, #5
 80054be:	607b      	str	r3, [r7, #4]
 80054c0:	e00c      	b.n	80054dc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80054c2:	4b0a      	ldr	r3, [pc, #40]	@ (80054ec <osKernelInitialize+0x44>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d105      	bne.n	80054d6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80054ca:	4b08      	ldr	r3, [pc, #32]	@ (80054ec <osKernelInitialize+0x44>)
 80054cc:	2201      	movs	r2, #1
 80054ce:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80054d0:	2300      	movs	r3, #0
 80054d2:	607b      	str	r3, [r7, #4]
 80054d4:	e002      	b.n	80054dc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80054d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80054da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80054dc:	687b      	ldr	r3, [r7, #4]
}
 80054de:	4618      	mov	r0, r3
 80054e0:	370c      	adds	r7, #12
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	200006b8 	.word	0x200006b8

080054f0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b082      	sub	sp, #8
 80054f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054f6:	f3ef 8305 	mrs	r3, IPSR
 80054fa:	603b      	str	r3, [r7, #0]
  return(result);
 80054fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d003      	beq.n	800550a <osKernelStart+0x1a>
    stat = osErrorISR;
 8005502:	f06f 0305 	mvn.w	r3, #5
 8005506:	607b      	str	r3, [r7, #4]
 8005508:	e010      	b.n	800552c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800550a:	4b0b      	ldr	r3, [pc, #44]	@ (8005538 <osKernelStart+0x48>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2b01      	cmp	r3, #1
 8005510:	d109      	bne.n	8005526 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005512:	f7ff ffbf 	bl	8005494 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005516:	4b08      	ldr	r3, [pc, #32]	@ (8005538 <osKernelStart+0x48>)
 8005518:	2202      	movs	r2, #2
 800551a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800551c:	f001 fbfc 	bl	8006d18 <vTaskStartScheduler>
      stat = osOK;
 8005520:	2300      	movs	r3, #0
 8005522:	607b      	str	r3, [r7, #4]
 8005524:	e002      	b.n	800552c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005526:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800552a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800552c:	687b      	ldr	r3, [r7, #4]
}
 800552e:	4618      	mov	r0, r3
 8005530:	3708      	adds	r7, #8
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	200006b8 	.word	0x200006b8

0800553c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800553c:	b580      	push	{r7, lr}
 800553e:	b08e      	sub	sp, #56	@ 0x38
 8005540:	af04      	add	r7, sp, #16
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005548:	2300      	movs	r3, #0
 800554a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800554c:	f3ef 8305 	mrs	r3, IPSR
 8005550:	617b      	str	r3, [r7, #20]
  return(result);
 8005552:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005554:	2b00      	cmp	r3, #0
 8005556:	d17e      	bne.n	8005656 <osThreadNew+0x11a>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d07b      	beq.n	8005656 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800555e:	2380      	movs	r3, #128	@ 0x80
 8005560:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005562:	2318      	movs	r3, #24
 8005564:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005566:	2300      	movs	r3, #0
 8005568:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800556a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800556e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d045      	beq.n	8005602 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d002      	beq.n	8005584 <osThreadNew+0x48>
        name = attr->name;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d002      	beq.n	8005592 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	699b      	ldr	r3, [r3, #24]
 8005590:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005592:	69fb      	ldr	r3, [r7, #28]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d008      	beq.n	80055aa <osThreadNew+0x6e>
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	2b38      	cmp	r3, #56	@ 0x38
 800559c:	d805      	bhi.n	80055aa <osThreadNew+0x6e>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	f003 0301 	and.w	r3, r3, #1
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d001      	beq.n	80055ae <osThreadNew+0x72>
        return (NULL);
 80055aa:	2300      	movs	r3, #0
 80055ac:	e054      	b.n	8005658 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d003      	beq.n	80055be <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	089b      	lsrs	r3, r3, #2
 80055bc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d00e      	beq.n	80055e4 <osThreadNew+0xa8>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	2ba7      	cmp	r3, #167	@ 0xa7
 80055cc:	d90a      	bls.n	80055e4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d006      	beq.n	80055e4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	695b      	ldr	r3, [r3, #20]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d002      	beq.n	80055e4 <osThreadNew+0xa8>
        mem = 1;
 80055de:	2301      	movs	r3, #1
 80055e0:	61bb      	str	r3, [r7, #24]
 80055e2:	e010      	b.n	8005606 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d10c      	bne.n	8005606 <osThreadNew+0xca>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d108      	bne.n	8005606 <osThreadNew+0xca>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d104      	bne.n	8005606 <osThreadNew+0xca>
          mem = 0;
 80055fc:	2300      	movs	r3, #0
 80055fe:	61bb      	str	r3, [r7, #24]
 8005600:	e001      	b.n	8005606 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005602:	2300      	movs	r3, #0
 8005604:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	2b01      	cmp	r3, #1
 800560a:	d110      	bne.n	800562e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005614:	9202      	str	r2, [sp, #8]
 8005616:	9301      	str	r3, [sp, #4]
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	9300      	str	r3, [sp, #0]
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	6a3a      	ldr	r2, [r7, #32]
 8005620:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f001 f984 	bl	8006930 <xTaskCreateStatic>
 8005628:	4603      	mov	r3, r0
 800562a:	613b      	str	r3, [r7, #16]
 800562c:	e013      	b.n	8005656 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d110      	bne.n	8005656 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005634:	6a3b      	ldr	r3, [r7, #32]
 8005636:	b29a      	uxth	r2, r3
 8005638:	f107 0310 	add.w	r3, r7, #16
 800563c:	9301      	str	r3, [sp, #4]
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	9300      	str	r3, [sp, #0]
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005646:	68f8      	ldr	r0, [r7, #12]
 8005648:	f001 f9d2 	bl	80069f0 <xTaskCreate>
 800564c:	4603      	mov	r3, r0
 800564e:	2b01      	cmp	r3, #1
 8005650:	d001      	beq.n	8005656 <osThreadNew+0x11a>
            hTask = NULL;
 8005652:	2300      	movs	r3, #0
 8005654:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005656:	693b      	ldr	r3, [r7, #16]
}
 8005658:	4618      	mov	r0, r3
 800565a:	3728      	adds	r7, #40	@ 0x28
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005668:	f3ef 8305 	mrs	r3, IPSR
 800566c:	60bb      	str	r3, [r7, #8]
  return(result);
 800566e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005670:	2b00      	cmp	r3, #0
 8005672:	d003      	beq.n	800567c <osDelay+0x1c>
    stat = osErrorISR;
 8005674:	f06f 0305 	mvn.w	r3, #5
 8005678:	60fb      	str	r3, [r7, #12]
 800567a:	e007      	b.n	800568c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800567c:	2300      	movs	r3, #0
 800567e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d002      	beq.n	800568c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f001 fb10 	bl	8006cac <vTaskDelay>
    }
  }

  return (stat);
 800568c:	68fb      	ldr	r3, [r7, #12]
}
 800568e:	4618      	mov	r0, r3
 8005690:	3710      	adds	r7, #16
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
	...

08005698 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005698:	b480      	push	{r7}
 800569a:	b085      	sub	sp, #20
 800569c:	af00      	add	r7, sp, #0
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	4a07      	ldr	r2, [pc, #28]	@ (80056c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80056a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	4a06      	ldr	r2, [pc, #24]	@ (80056c8 <vApplicationGetIdleTaskMemory+0x30>)
 80056ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2280      	movs	r2, #128	@ 0x80
 80056b4:	601a      	str	r2, [r3, #0]
}
 80056b6:	bf00      	nop
 80056b8:	3714      	adds	r7, #20
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	200006bc 	.word	0x200006bc
 80056c8:	20000764 	.word	0x20000764

080056cc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	60f8      	str	r0, [r7, #12]
 80056d4:	60b9      	str	r1, [r7, #8]
 80056d6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	4a07      	ldr	r2, [pc, #28]	@ (80056f8 <vApplicationGetTimerTaskMemory+0x2c>)
 80056dc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	4a06      	ldr	r2, [pc, #24]	@ (80056fc <vApplicationGetTimerTaskMemory+0x30>)
 80056e2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80056ea:	601a      	str	r2, [r3, #0]
}
 80056ec:	bf00      	nop
 80056ee:	3714      	adds	r7, #20
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	20000964 	.word	0x20000964
 80056fc:	20000a0c 	.word	0x20000a0c

08005700 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8005706:	2020      	movs	r0, #32
 8005708:	f002 ffb0 	bl	800866c <pvPortMalloc>
 800570c:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d00a      	beq.n	800572a <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	3304      	adds	r3, #4
 800571e:	4618      	mov	r0, r3
 8005720:	f000 f9c1 	bl	8005aa6 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800572a:	687b      	ldr	r3, [r7, #4]
	}
 800572c:	4618      	mov	r0, r3
 800572e:	3708      	adds	r7, #8
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b090      	sub	sp, #64	@ 0x40
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	607a      	str	r2, [r7, #4]
 8005740:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8005746:	2300      	movs	r3, #0
 8005748:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800574a:	2300      	movs	r3, #0
 800574c:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d10b      	bne.n	800576c <xEventGroupWaitBits+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005758:	f383 8811 	msr	BASEPRI, r3
 800575c:	f3bf 8f6f 	isb	sy
 8005760:	f3bf 8f4f 	dsb	sy
 8005764:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005766:	bf00      	nop
 8005768:	bf00      	nop
 800576a:	e7fd      	b.n	8005768 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005772:	d30b      	bcc.n	800578c <xEventGroupWaitBits+0x58>
	__asm volatile
 8005774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005778:	f383 8811 	msr	BASEPRI, r3
 800577c:	f3bf 8f6f 	isb	sy
 8005780:	f3bf 8f4f 	dsb	sy
 8005784:	61fb      	str	r3, [r7, #28]
}
 8005786:	bf00      	nop
 8005788:	bf00      	nop
 800578a:	e7fd      	b.n	8005788 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d10b      	bne.n	80057aa <xEventGroupWaitBits+0x76>
	__asm volatile
 8005792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005796:	f383 8811 	msr	BASEPRI, r3
 800579a:	f3bf 8f6f 	isb	sy
 800579e:	f3bf 8f4f 	dsb	sy
 80057a2:	61bb      	str	r3, [r7, #24]
}
 80057a4:	bf00      	nop
 80057a6:	bf00      	nop
 80057a8:	e7fd      	b.n	80057a6 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80057aa:	f001 ffbb 	bl	8007724 <xTaskGetSchedulerState>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d102      	bne.n	80057ba <xEventGroupWaitBits+0x86>
 80057b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d101      	bne.n	80057be <xEventGroupWaitBits+0x8a>
 80057ba:	2301      	movs	r3, #1
 80057bc:	e000      	b.n	80057c0 <xEventGroupWaitBits+0x8c>
 80057be:	2300      	movs	r3, #0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d10b      	bne.n	80057dc <xEventGroupWaitBits+0xa8>
	__asm volatile
 80057c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057c8:	f383 8811 	msr	BASEPRI, r3
 80057cc:	f3bf 8f6f 	isb	sy
 80057d0:	f3bf 8f4f 	dsb	sy
 80057d4:	617b      	str	r3, [r7, #20]
}
 80057d6:	bf00      	nop
 80057d8:	bf00      	nop
 80057da:	e7fd      	b.n	80057d8 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 80057dc:	f001 fb0c 	bl	8006df8 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80057e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80057e6:	683a      	ldr	r2, [r7, #0]
 80057e8:	68b9      	ldr	r1, [r7, #8]
 80057ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80057ec:	f000 f939 	bl	8005a62 <prvTestWaitCondition>
 80057f0:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 80057f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00e      	beq.n	8005816 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80057f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80057fc:	2300      	movs	r3, #0
 80057fe:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d028      	beq.n	8005858 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	43db      	mvns	r3, r3
 800580e:	401a      	ands	r2, r3
 8005810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	e020      	b.n	8005858 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8005816:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005818:	2b00      	cmp	r3, #0
 800581a:	d104      	bne.n	8005826 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800581c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800581e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8005820:	2301      	movs	r3, #1
 8005822:	633b      	str	r3, [r7, #48]	@ 0x30
 8005824:	e018      	b.n	8005858 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d003      	beq.n	8005834 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800582c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800582e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005832:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d003      	beq.n	8005842 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800583a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800583c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005840:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8005842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005844:	1d18      	adds	r0, r3, #4
 8005846:	68ba      	ldr	r2, [r7, #8]
 8005848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800584a:	4313      	orrs	r3, r2
 800584c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800584e:	4619      	mov	r1, r3
 8005850:	f001 fcd4 	bl	80071fc <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8005854:	2300      	movs	r3, #0
 8005856:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8005858:	f001 fadc 	bl	8006e14 <xTaskResumeAll>
 800585c:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800585e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005860:	2b00      	cmp	r3, #0
 8005862:	d031      	beq.n	80058c8 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8005864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005866:	2b00      	cmp	r3, #0
 8005868:	d107      	bne.n	800587a <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 800586a:	4b1a      	ldr	r3, [pc, #104]	@ (80058d4 <xEventGroupWaitBits+0x1a0>)
 800586c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005870:	601a      	str	r2, [r3, #0]
 8005872:	f3bf 8f4f 	dsb	sy
 8005876:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800587a:	f002 f8cd 	bl	8007a18 <uxTaskResetEventItemValue>
 800587e:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8005880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005882:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005886:	2b00      	cmp	r3, #0
 8005888:	d11a      	bne.n	80058c0 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 800588a:	f002 fdcd 	bl	8008428 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800588e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8005894:	683a      	ldr	r2, [r7, #0]
 8005896:	68b9      	ldr	r1, [r7, #8]
 8005898:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800589a:	f000 f8e2 	bl	8005a62 <prvTestWaitCondition>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d009      	beq.n	80058b8 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d006      	beq.n	80058b8 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80058aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	43db      	mvns	r3, r3
 80058b2:	401a      	ands	r2, r3
 80058b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058b6:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80058b8:	2301      	movs	r3, #1
 80058ba:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 80058bc:	f002 fde6 	bl	800848c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80058c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058c2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80058c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80058c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3740      	adds	r7, #64	@ 0x40
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}
 80058d2:	bf00      	nop
 80058d4:	e000ed04 	.word	0xe000ed04

080058d8 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b086      	sub	sp, #24
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d10b      	bne.n	8005904 <xEventGroupClearBits+0x2c>
	__asm volatile
 80058ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058f0:	f383 8811 	msr	BASEPRI, r3
 80058f4:	f3bf 8f6f 	isb	sy
 80058f8:	f3bf 8f4f 	dsb	sy
 80058fc:	60fb      	str	r3, [r7, #12]
}
 80058fe:	bf00      	nop
 8005900:	bf00      	nop
 8005902:	e7fd      	b.n	8005900 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800590a:	d30b      	bcc.n	8005924 <xEventGroupClearBits+0x4c>
	__asm volatile
 800590c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005910:	f383 8811 	msr	BASEPRI, r3
 8005914:	f3bf 8f6f 	isb	sy
 8005918:	f3bf 8f4f 	dsb	sy
 800591c:	60bb      	str	r3, [r7, #8]
}
 800591e:	bf00      	nop
 8005920:	bf00      	nop
 8005922:	e7fd      	b.n	8005920 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8005924:	f002 fd80 	bl	8008428 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	43db      	mvns	r3, r3
 8005936:	401a      	ands	r2, r3
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800593c:	f002 fda6 	bl	800848c <vPortExitCritical>

	return uxReturn;
 8005940:	693b      	ldr	r3, [r7, #16]
}
 8005942:	4618      	mov	r0, r3
 8005944:	3718      	adds	r7, #24
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}

0800594a <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800594a:	b580      	push	{r7, lr}
 800594c:	b08e      	sub	sp, #56	@ 0x38
 800594e:	af00      	add	r7, sp, #0
 8005950:	6078      	str	r0, [r7, #4]
 8005952:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8005954:	2300      	movs	r3, #0
 8005956:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 800595c:	2300      	movs	r3, #0
 800595e:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10b      	bne.n	800597e <xEventGroupSetBits+0x34>
	__asm volatile
 8005966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800596a:	f383 8811 	msr	BASEPRI, r3
 800596e:	f3bf 8f6f 	isb	sy
 8005972:	f3bf 8f4f 	dsb	sy
 8005976:	613b      	str	r3, [r7, #16]
}
 8005978:	bf00      	nop
 800597a:	bf00      	nop
 800597c:	e7fd      	b.n	800597a <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005984:	d30b      	bcc.n	800599e <xEventGroupSetBits+0x54>
	__asm volatile
 8005986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800598a:	f383 8811 	msr	BASEPRI, r3
 800598e:	f3bf 8f6f 	isb	sy
 8005992:	f3bf 8f4f 	dsb	sy
 8005996:	60fb      	str	r3, [r7, #12]
}
 8005998:	bf00      	nop
 800599a:	bf00      	nop
 800599c:	e7fd      	b.n	800599a <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800599e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a0:	3304      	adds	r3, #4
 80059a2:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a6:	3308      	adds	r3, #8
 80059a8:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80059aa:	f001 fa25 	bl	8006df8 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80059ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b0:	68db      	ldr	r3, [r3, #12]
 80059b2:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80059b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	431a      	orrs	r2, r3
 80059bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059be:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80059c0:	e03c      	b.n	8005a3c <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 80059c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80059c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80059ce:	2300      	movs	r3, #0
 80059d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80059d8:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80059e0:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d108      	bne.n	80059fe <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80059ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	4013      	ands	r3, r2
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00b      	beq.n	8005a10 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 80059f8:	2301      	movs	r3, #1
 80059fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059fc:	e008      	b.n	8005a10 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80059fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	4013      	ands	r3, r2
 8005a06:	69ba      	ldr	r2, [r7, #24]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d101      	bne.n	8005a10 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8005a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d010      	beq.n	8005a38 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d003      	beq.n	8005a28 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8005a20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8005a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005a30:	4619      	mov	r1, r3
 8005a32:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005a34:	f001 fcb0 	bl	8007398 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8005a3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a3e:	6a3b      	ldr	r3, [r7, #32]
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d1be      	bne.n	80059c2 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8005a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a4a:	43db      	mvns	r3, r3
 8005a4c:	401a      	ands	r2, r3
 8005a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a50:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8005a52:	f001 f9df 	bl	8006e14 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8005a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a58:	681b      	ldr	r3, [r3, #0]
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3738      	adds	r7, #56	@ 0x38
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}

08005a62 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8005a62:	b480      	push	{r7}
 8005a64:	b087      	sub	sp, #28
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	60f8      	str	r0, [r7, #12]
 8005a6a:	60b9      	str	r1, [r7, #8]
 8005a6c:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d107      	bne.n	8005a88 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00a      	beq.n	8005a98 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8005a82:	2301      	movs	r3, #1
 8005a84:	617b      	str	r3, [r7, #20]
 8005a86:	e007      	b.n	8005a98 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d101      	bne.n	8005a98 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8005a94:	2301      	movs	r3, #1
 8005a96:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8005a98:	697b      	ldr	r3, [r7, #20]
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	371c      	adds	r7, #28
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr

08005aa6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005aa6:	b480      	push	{r7}
 8005aa8:	b083      	sub	sp, #12
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f103 0208 	add.w	r2, r3, #8
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005abe:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f103 0208 	add.w	r2, r3, #8
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f103 0208 	add.w	r2, r3, #8
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005ada:	bf00      	nop
 8005adc:	370c      	adds	r7, #12
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr

08005ae6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005ae6:	b480      	push	{r7}
 8005ae8:	b083      	sub	sp, #12
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005af4:	bf00      	nop
 8005af6:	370c      	adds	r7, #12
 8005af8:	46bd      	mov	sp, r7
 8005afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afe:	4770      	bx	lr

08005b00 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005b00:	b480      	push	{r7}
 8005b02:	b085      	sub	sp, #20
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	689a      	ldr	r2, [r3, #8]
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	683a      	ldr	r2, [r7, #0]
 8005b24:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	683a      	ldr	r2, [r7, #0]
 8005b2a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	1c5a      	adds	r2, r3, #1
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	601a      	str	r2, [r3, #0]
}
 8005b3c:	bf00      	nop
 8005b3e:	3714      	adds	r7, #20
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b085      	sub	sp, #20
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b5e:	d103      	bne.n	8005b68 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	60fb      	str	r3, [r7, #12]
 8005b66:	e00c      	b.n	8005b82 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	3308      	adds	r3, #8
 8005b6c:	60fb      	str	r3, [r7, #12]
 8005b6e:	e002      	b.n	8005b76 <vListInsert+0x2e>
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	60fb      	str	r3, [r7, #12]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	d2f6      	bcs.n	8005b70 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	685a      	ldr	r2, [r3, #4]
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	683a      	ldr	r2, [r7, #0]
 8005b90:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	683a      	ldr	r2, [r7, #0]
 8005b9c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	687a      	ldr	r2, [r7, #4]
 8005ba2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	1c5a      	adds	r2, r3, #1
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	601a      	str	r2, [r3, #0]
}
 8005bae:	bf00      	nop
 8005bb0:	3714      	adds	r7, #20
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr

08005bba <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b085      	sub	sp, #20
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	6892      	ldr	r2, [r2, #8]
 8005bd0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	6852      	ldr	r2, [r2, #4]
 8005bda:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d103      	bne.n	8005bee <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	689a      	ldr	r2, [r3, #8]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	1e5a      	subs	r2, r3, #1
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3714      	adds	r7, #20
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr
	...

08005c10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d10b      	bne.n	8005c3c <xQueueGenericReset+0x2c>
	__asm volatile
 8005c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c28:	f383 8811 	msr	BASEPRI, r3
 8005c2c:	f3bf 8f6f 	isb	sy
 8005c30:	f3bf 8f4f 	dsb	sy
 8005c34:	60bb      	str	r3, [r7, #8]
}
 8005c36:	bf00      	nop
 8005c38:	bf00      	nop
 8005c3a:	e7fd      	b.n	8005c38 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005c3c:	f002 fbf4 	bl	8008428 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c48:	68f9      	ldr	r1, [r7, #12]
 8005c4a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005c4c:	fb01 f303 	mul.w	r3, r1, r3
 8005c50:	441a      	add	r2, r3
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	68f9      	ldr	r1, [r7, #12]
 8005c70:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005c72:	fb01 f303 	mul.w	r3, r1, r3
 8005c76:	441a      	add	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	22ff      	movs	r2, #255	@ 0xff
 8005c80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	22ff      	movs	r2, #255	@ 0xff
 8005c88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d114      	bne.n	8005cbc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	691b      	ldr	r3, [r3, #16]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d01a      	beq.n	8005cd0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	3310      	adds	r3, #16
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f001 fb16 	bl	80072d0 <xTaskRemoveFromEventList>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d012      	beq.n	8005cd0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005caa:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce0 <xQueueGenericReset+0xd0>)
 8005cac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cb0:	601a      	str	r2, [r3, #0]
 8005cb2:	f3bf 8f4f 	dsb	sy
 8005cb6:	f3bf 8f6f 	isb	sy
 8005cba:	e009      	b.n	8005cd0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	3310      	adds	r3, #16
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f7ff fef0 	bl	8005aa6 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	3324      	adds	r3, #36	@ 0x24
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f7ff feeb 	bl	8005aa6 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005cd0:	f002 fbdc 	bl	800848c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005cd4:	2301      	movs	r3, #1
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	3710      	adds	r7, #16
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	e000ed04 	.word	0xe000ed04

08005ce4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b08e      	sub	sp, #56	@ 0x38
 8005ce8:	af02      	add	r7, sp, #8
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	607a      	str	r2, [r7, #4]
 8005cf0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d10b      	bne.n	8005d10 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfc:	f383 8811 	msr	BASEPRI, r3
 8005d00:	f3bf 8f6f 	isb	sy
 8005d04:	f3bf 8f4f 	dsb	sy
 8005d08:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005d0a:	bf00      	nop
 8005d0c:	bf00      	nop
 8005d0e:	e7fd      	b.n	8005d0c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d10b      	bne.n	8005d2e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d1a:	f383 8811 	msr	BASEPRI, r3
 8005d1e:	f3bf 8f6f 	isb	sy
 8005d22:	f3bf 8f4f 	dsb	sy
 8005d26:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005d28:	bf00      	nop
 8005d2a:	bf00      	nop
 8005d2c:	e7fd      	b.n	8005d2a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d002      	beq.n	8005d3a <xQueueGenericCreateStatic+0x56>
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <xQueueGenericCreateStatic+0x5a>
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e000      	b.n	8005d40 <xQueueGenericCreateStatic+0x5c>
 8005d3e:	2300      	movs	r3, #0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10b      	bne.n	8005d5c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d48:	f383 8811 	msr	BASEPRI, r3
 8005d4c:	f3bf 8f6f 	isb	sy
 8005d50:	f3bf 8f4f 	dsb	sy
 8005d54:	623b      	str	r3, [r7, #32]
}
 8005d56:	bf00      	nop
 8005d58:	bf00      	nop
 8005d5a:	e7fd      	b.n	8005d58 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d102      	bne.n	8005d68 <xQueueGenericCreateStatic+0x84>
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d101      	bne.n	8005d6c <xQueueGenericCreateStatic+0x88>
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e000      	b.n	8005d6e <xQueueGenericCreateStatic+0x8a>
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d10b      	bne.n	8005d8a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d76:	f383 8811 	msr	BASEPRI, r3
 8005d7a:	f3bf 8f6f 	isb	sy
 8005d7e:	f3bf 8f4f 	dsb	sy
 8005d82:	61fb      	str	r3, [r7, #28]
}
 8005d84:	bf00      	nop
 8005d86:	bf00      	nop
 8005d88:	e7fd      	b.n	8005d86 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005d8a:	2350      	movs	r3, #80	@ 0x50
 8005d8c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	2b50      	cmp	r3, #80	@ 0x50
 8005d92:	d00b      	beq.n	8005dac <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d98:	f383 8811 	msr	BASEPRI, r3
 8005d9c:	f3bf 8f6f 	isb	sy
 8005da0:	f3bf 8f4f 	dsb	sy
 8005da4:	61bb      	str	r3, [r7, #24]
}
 8005da6:	bf00      	nop
 8005da8:	bf00      	nop
 8005daa:	e7fd      	b.n	8005da8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005dac:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d00d      	beq.n	8005dd4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005dc0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc6:	9300      	str	r3, [sp, #0]
 8005dc8:	4613      	mov	r3, r2
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	68b9      	ldr	r1, [r7, #8]
 8005dce:	68f8      	ldr	r0, [r7, #12]
 8005dd0:	f000 f840 	bl	8005e54 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3730      	adds	r7, #48	@ 0x30
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}

08005dde <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005dde:	b580      	push	{r7, lr}
 8005de0:	b08a      	sub	sp, #40	@ 0x28
 8005de2:	af02      	add	r7, sp, #8
 8005de4:	60f8      	str	r0, [r7, #12]
 8005de6:	60b9      	str	r1, [r7, #8]
 8005de8:	4613      	mov	r3, r2
 8005dea:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d10b      	bne.n	8005e0a <xQueueGenericCreate+0x2c>
	__asm volatile
 8005df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df6:	f383 8811 	msr	BASEPRI, r3
 8005dfa:	f3bf 8f6f 	isb	sy
 8005dfe:	f3bf 8f4f 	dsb	sy
 8005e02:	613b      	str	r3, [r7, #16]
}
 8005e04:	bf00      	nop
 8005e06:	bf00      	nop
 8005e08:	e7fd      	b.n	8005e06 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	68ba      	ldr	r2, [r7, #8]
 8005e0e:	fb02 f303 	mul.w	r3, r2, r3
 8005e12:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005e14:	69fb      	ldr	r3, [r7, #28]
 8005e16:	3350      	adds	r3, #80	@ 0x50
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f002 fc27 	bl	800866c <pvPortMalloc>
 8005e1e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d011      	beq.n	8005e4a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	3350      	adds	r3, #80	@ 0x50
 8005e2e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005e30:	69bb      	ldr	r3, [r7, #24]
 8005e32:	2200      	movs	r2, #0
 8005e34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005e38:	79fa      	ldrb	r2, [r7, #7]
 8005e3a:	69bb      	ldr	r3, [r7, #24]
 8005e3c:	9300      	str	r3, [sp, #0]
 8005e3e:	4613      	mov	r3, r2
 8005e40:	697a      	ldr	r2, [r7, #20]
 8005e42:	68b9      	ldr	r1, [r7, #8]
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f000 f805 	bl	8005e54 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005e4a:	69bb      	ldr	r3, [r7, #24]
	}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3720      	adds	r7, #32
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	607a      	str	r2, [r7, #4]
 8005e60:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d103      	bne.n	8005e70 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	69ba      	ldr	r2, [r7, #24]
 8005e6c:	601a      	str	r2, [r3, #0]
 8005e6e:	e002      	b.n	8005e76 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005e70:	69bb      	ldr	r3, [r7, #24]
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	68ba      	ldr	r2, [r7, #8]
 8005e80:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005e82:	2101      	movs	r1, #1
 8005e84:	69b8      	ldr	r0, [r7, #24]
 8005e86:	f7ff fec3 	bl	8005c10 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	78fa      	ldrb	r2, [r7, #3]
 8005e8e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005e92:	bf00      	nop
 8005e94:	3710      	adds	r7, #16
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}

08005e9a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005e9a:	b580      	push	{r7, lr}
 8005e9c:	b082      	sub	sp, #8
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d00e      	beq.n	8005ec6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005eba:	2300      	movs	r3, #0
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 f81d 	bl	8005f00 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005ec6:	bf00      	nop
 8005ec8:	3708      	adds	r7, #8
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}

08005ece <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005ece:	b580      	push	{r7, lr}
 8005ed0:	b086      	sub	sp, #24
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	617b      	str	r3, [r7, #20]
 8005edc:	2300      	movs	r3, #0
 8005ede:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005ee0:	79fb      	ldrb	r3, [r7, #7]
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	6939      	ldr	r1, [r7, #16]
 8005ee6:	6978      	ldr	r0, [r7, #20]
 8005ee8:	f7ff ff79 	bl	8005dde <xQueueGenericCreate>
 8005eec:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005eee:	68f8      	ldr	r0, [r7, #12]
 8005ef0:	f7ff ffd3 	bl	8005e9a <prvInitialiseMutex>

		return xNewQueue;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
	}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3718      	adds	r7, #24
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}
	...

08005f00 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b08e      	sub	sp, #56	@ 0x38
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	60b9      	str	r1, [r7, #8]
 8005f0a:	607a      	str	r2, [r7, #4]
 8005f0c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d10b      	bne.n	8005f34 <xQueueGenericSend+0x34>
	__asm volatile
 8005f1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f20:	f383 8811 	msr	BASEPRI, r3
 8005f24:	f3bf 8f6f 	isb	sy
 8005f28:	f3bf 8f4f 	dsb	sy
 8005f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005f2e:	bf00      	nop
 8005f30:	bf00      	nop
 8005f32:	e7fd      	b.n	8005f30 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d103      	bne.n	8005f42 <xQueueGenericSend+0x42>
 8005f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d101      	bne.n	8005f46 <xQueueGenericSend+0x46>
 8005f42:	2301      	movs	r3, #1
 8005f44:	e000      	b.n	8005f48 <xQueueGenericSend+0x48>
 8005f46:	2300      	movs	r3, #0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d10b      	bne.n	8005f64 <xQueueGenericSend+0x64>
	__asm volatile
 8005f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f50:	f383 8811 	msr	BASEPRI, r3
 8005f54:	f3bf 8f6f 	isb	sy
 8005f58:	f3bf 8f4f 	dsb	sy
 8005f5c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005f5e:	bf00      	nop
 8005f60:	bf00      	nop
 8005f62:	e7fd      	b.n	8005f60 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	2b02      	cmp	r3, #2
 8005f68:	d103      	bne.n	8005f72 <xQueueGenericSend+0x72>
 8005f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d101      	bne.n	8005f76 <xQueueGenericSend+0x76>
 8005f72:	2301      	movs	r3, #1
 8005f74:	e000      	b.n	8005f78 <xQueueGenericSend+0x78>
 8005f76:	2300      	movs	r3, #0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d10b      	bne.n	8005f94 <xQueueGenericSend+0x94>
	__asm volatile
 8005f7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f80:	f383 8811 	msr	BASEPRI, r3
 8005f84:	f3bf 8f6f 	isb	sy
 8005f88:	f3bf 8f4f 	dsb	sy
 8005f8c:	623b      	str	r3, [r7, #32]
}
 8005f8e:	bf00      	nop
 8005f90:	bf00      	nop
 8005f92:	e7fd      	b.n	8005f90 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f94:	f001 fbc6 	bl	8007724 <xTaskGetSchedulerState>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d102      	bne.n	8005fa4 <xQueueGenericSend+0xa4>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d101      	bne.n	8005fa8 <xQueueGenericSend+0xa8>
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e000      	b.n	8005faa <xQueueGenericSend+0xaa>
 8005fa8:	2300      	movs	r3, #0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d10b      	bne.n	8005fc6 <xQueueGenericSend+0xc6>
	__asm volatile
 8005fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb2:	f383 8811 	msr	BASEPRI, r3
 8005fb6:	f3bf 8f6f 	isb	sy
 8005fba:	f3bf 8f4f 	dsb	sy
 8005fbe:	61fb      	str	r3, [r7, #28]
}
 8005fc0:	bf00      	nop
 8005fc2:	bf00      	nop
 8005fc4:	e7fd      	b.n	8005fc2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005fc6:	f002 fa2f 	bl	8008428 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fcc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d302      	bcc.n	8005fdc <xQueueGenericSend+0xdc>
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	d129      	bne.n	8006030 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005fdc:	683a      	ldr	r2, [r7, #0]
 8005fde:	68b9      	ldr	r1, [r7, #8]
 8005fe0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005fe2:	f000 fb37 	bl	8006654 <prvCopyDataToQueue>
 8005fe6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d010      	beq.n	8006012 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff2:	3324      	adds	r3, #36	@ 0x24
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f001 f96b 	bl	80072d0 <xTaskRemoveFromEventList>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d013      	beq.n	8006028 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006000:	4b3f      	ldr	r3, [pc, #252]	@ (8006100 <xQueueGenericSend+0x200>)
 8006002:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006006:	601a      	str	r2, [r3, #0]
 8006008:	f3bf 8f4f 	dsb	sy
 800600c:	f3bf 8f6f 	isb	sy
 8006010:	e00a      	b.n	8006028 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006014:	2b00      	cmp	r3, #0
 8006016:	d007      	beq.n	8006028 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006018:	4b39      	ldr	r3, [pc, #228]	@ (8006100 <xQueueGenericSend+0x200>)
 800601a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800601e:	601a      	str	r2, [r3, #0]
 8006020:	f3bf 8f4f 	dsb	sy
 8006024:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006028:	f002 fa30 	bl	800848c <vPortExitCritical>
				return pdPASS;
 800602c:	2301      	movs	r3, #1
 800602e:	e063      	b.n	80060f8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d103      	bne.n	800603e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006036:	f002 fa29 	bl	800848c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800603a:	2300      	movs	r3, #0
 800603c:	e05c      	b.n	80060f8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800603e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006040:	2b00      	cmp	r3, #0
 8006042:	d106      	bne.n	8006052 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006044:	f107 0314 	add.w	r3, r7, #20
 8006048:	4618      	mov	r0, r3
 800604a:	f001 fa09 	bl	8007460 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800604e:	2301      	movs	r3, #1
 8006050:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006052:	f002 fa1b 	bl	800848c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006056:	f000 fecf 	bl	8006df8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800605a:	f002 f9e5 	bl	8008428 <vPortEnterCritical>
 800605e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006060:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006064:	b25b      	sxtb	r3, r3
 8006066:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800606a:	d103      	bne.n	8006074 <xQueueGenericSend+0x174>
 800606c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800606e:	2200      	movs	r2, #0
 8006070:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006076:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800607a:	b25b      	sxtb	r3, r3
 800607c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006080:	d103      	bne.n	800608a <xQueueGenericSend+0x18a>
 8006082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006084:	2200      	movs	r2, #0
 8006086:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800608a:	f002 f9ff 	bl	800848c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800608e:	1d3a      	adds	r2, r7, #4
 8006090:	f107 0314 	add.w	r3, r7, #20
 8006094:	4611      	mov	r1, r2
 8006096:	4618      	mov	r0, r3
 8006098:	f001 f9f8 	bl	800748c <xTaskCheckForTimeOut>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d124      	bne.n	80060ec <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80060a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060a4:	f000 fbce 	bl	8006844 <prvIsQueueFull>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d018      	beq.n	80060e0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80060ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b0:	3310      	adds	r3, #16
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	4611      	mov	r1, r2
 80060b6:	4618      	mov	r0, r3
 80060b8:	f001 f87a 	bl	80071b0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80060bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060be:	f000 fb59 	bl	8006774 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80060c2:	f000 fea7 	bl	8006e14 <xTaskResumeAll>
 80060c6:	4603      	mov	r3, r0
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	f47f af7c 	bne.w	8005fc6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80060ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006100 <xQueueGenericSend+0x200>)
 80060d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060d4:	601a      	str	r2, [r3, #0]
 80060d6:	f3bf 8f4f 	dsb	sy
 80060da:	f3bf 8f6f 	isb	sy
 80060de:	e772      	b.n	8005fc6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80060e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060e2:	f000 fb47 	bl	8006774 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80060e6:	f000 fe95 	bl	8006e14 <xTaskResumeAll>
 80060ea:	e76c      	b.n	8005fc6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80060ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060ee:	f000 fb41 	bl	8006774 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80060f2:	f000 fe8f 	bl	8006e14 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80060f6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3738      	adds	r7, #56	@ 0x38
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	e000ed04 	.word	0xe000ed04

08006104 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b090      	sub	sp, #64	@ 0x40
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
 8006110:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006118:	2b00      	cmp	r3, #0
 800611a:	d10b      	bne.n	8006134 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800611c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006120:	f383 8811 	msr	BASEPRI, r3
 8006124:	f3bf 8f6f 	isb	sy
 8006128:	f3bf 8f4f 	dsb	sy
 800612c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800612e:	bf00      	nop
 8006130:	bf00      	nop
 8006132:	e7fd      	b.n	8006130 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d103      	bne.n	8006142 <xQueueGenericSendFromISR+0x3e>
 800613a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800613c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800613e:	2b00      	cmp	r3, #0
 8006140:	d101      	bne.n	8006146 <xQueueGenericSendFromISR+0x42>
 8006142:	2301      	movs	r3, #1
 8006144:	e000      	b.n	8006148 <xQueueGenericSendFromISR+0x44>
 8006146:	2300      	movs	r3, #0
 8006148:	2b00      	cmp	r3, #0
 800614a:	d10b      	bne.n	8006164 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800614c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006150:	f383 8811 	msr	BASEPRI, r3
 8006154:	f3bf 8f6f 	isb	sy
 8006158:	f3bf 8f4f 	dsb	sy
 800615c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800615e:	bf00      	nop
 8006160:	bf00      	nop
 8006162:	e7fd      	b.n	8006160 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	2b02      	cmp	r3, #2
 8006168:	d103      	bne.n	8006172 <xQueueGenericSendFromISR+0x6e>
 800616a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800616c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800616e:	2b01      	cmp	r3, #1
 8006170:	d101      	bne.n	8006176 <xQueueGenericSendFromISR+0x72>
 8006172:	2301      	movs	r3, #1
 8006174:	e000      	b.n	8006178 <xQueueGenericSendFromISR+0x74>
 8006176:	2300      	movs	r3, #0
 8006178:	2b00      	cmp	r3, #0
 800617a:	d10b      	bne.n	8006194 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800617c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006180:	f383 8811 	msr	BASEPRI, r3
 8006184:	f3bf 8f6f 	isb	sy
 8006188:	f3bf 8f4f 	dsb	sy
 800618c:	623b      	str	r3, [r7, #32]
}
 800618e:	bf00      	nop
 8006190:	bf00      	nop
 8006192:	e7fd      	b.n	8006190 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006194:	f002 fa28 	bl	80085e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006198:	f3ef 8211 	mrs	r2, BASEPRI
 800619c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061a0:	f383 8811 	msr	BASEPRI, r3
 80061a4:	f3bf 8f6f 	isb	sy
 80061a8:	f3bf 8f4f 	dsb	sy
 80061ac:	61fa      	str	r2, [r7, #28]
 80061ae:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80061b0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80061b2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80061b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061bc:	429a      	cmp	r2, r3
 80061be:	d302      	bcc.n	80061c6 <xQueueGenericSendFromISR+0xc2>
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d12f      	bne.n	8006226 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80061c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80061d6:	683a      	ldr	r2, [r7, #0]
 80061d8:	68b9      	ldr	r1, [r7, #8]
 80061da:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80061dc:	f000 fa3a 	bl	8006654 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80061e0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80061e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061e8:	d112      	bne.n	8006210 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d016      	beq.n	8006220 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061f4:	3324      	adds	r3, #36	@ 0x24
 80061f6:	4618      	mov	r0, r3
 80061f8:	f001 f86a 	bl	80072d0 <xTaskRemoveFromEventList>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d00e      	beq.n	8006220 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d00b      	beq.n	8006220 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	601a      	str	r2, [r3, #0]
 800620e:	e007      	b.n	8006220 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006210:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006214:	3301      	adds	r3, #1
 8006216:	b2db      	uxtb	r3, r3
 8006218:	b25a      	sxtb	r2, r3
 800621a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800621c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006220:	2301      	movs	r3, #1
 8006222:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006224:	e001      	b.n	800622a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006226:	2300      	movs	r3, #0
 8006228:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800622a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800622c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006234:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006238:	4618      	mov	r0, r3
 800623a:	3740      	adds	r7, #64	@ 0x40
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b08c      	sub	sp, #48	@ 0x30
 8006244:	af00      	add	r7, sp, #0
 8006246:	60f8      	str	r0, [r7, #12]
 8006248:	60b9      	str	r1, [r7, #8]
 800624a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800624c:	2300      	movs	r3, #0
 800624e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006256:	2b00      	cmp	r3, #0
 8006258:	d10b      	bne.n	8006272 <xQueueReceive+0x32>
	__asm volatile
 800625a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800625e:	f383 8811 	msr	BASEPRI, r3
 8006262:	f3bf 8f6f 	isb	sy
 8006266:	f3bf 8f4f 	dsb	sy
 800626a:	623b      	str	r3, [r7, #32]
}
 800626c:	bf00      	nop
 800626e:	bf00      	nop
 8006270:	e7fd      	b.n	800626e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d103      	bne.n	8006280 <xQueueReceive+0x40>
 8006278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800627a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800627c:	2b00      	cmp	r3, #0
 800627e:	d101      	bne.n	8006284 <xQueueReceive+0x44>
 8006280:	2301      	movs	r3, #1
 8006282:	e000      	b.n	8006286 <xQueueReceive+0x46>
 8006284:	2300      	movs	r3, #0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d10b      	bne.n	80062a2 <xQueueReceive+0x62>
	__asm volatile
 800628a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800628e:	f383 8811 	msr	BASEPRI, r3
 8006292:	f3bf 8f6f 	isb	sy
 8006296:	f3bf 8f4f 	dsb	sy
 800629a:	61fb      	str	r3, [r7, #28]
}
 800629c:	bf00      	nop
 800629e:	bf00      	nop
 80062a0:	e7fd      	b.n	800629e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80062a2:	f001 fa3f 	bl	8007724 <xTaskGetSchedulerState>
 80062a6:	4603      	mov	r3, r0
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d102      	bne.n	80062b2 <xQueueReceive+0x72>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d101      	bne.n	80062b6 <xQueueReceive+0x76>
 80062b2:	2301      	movs	r3, #1
 80062b4:	e000      	b.n	80062b8 <xQueueReceive+0x78>
 80062b6:	2300      	movs	r3, #0
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d10b      	bne.n	80062d4 <xQueueReceive+0x94>
	__asm volatile
 80062bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062c0:	f383 8811 	msr	BASEPRI, r3
 80062c4:	f3bf 8f6f 	isb	sy
 80062c8:	f3bf 8f4f 	dsb	sy
 80062cc:	61bb      	str	r3, [r7, #24]
}
 80062ce:	bf00      	nop
 80062d0:	bf00      	nop
 80062d2:	e7fd      	b.n	80062d0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80062d4:	f002 f8a8 	bl	8008428 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062dc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80062de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d01f      	beq.n	8006324 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80062e4:	68b9      	ldr	r1, [r7, #8]
 80062e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062e8:	f000 fa1e 	bl	8006728 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80062ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ee:	1e5a      	subs	r2, r3, #1
 80062f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d00f      	beq.n	800631c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062fe:	3310      	adds	r3, #16
 8006300:	4618      	mov	r0, r3
 8006302:	f000 ffe5 	bl	80072d0 <xTaskRemoveFromEventList>
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d007      	beq.n	800631c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800630c:	4b3c      	ldr	r3, [pc, #240]	@ (8006400 <xQueueReceive+0x1c0>)
 800630e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006312:	601a      	str	r2, [r3, #0]
 8006314:	f3bf 8f4f 	dsb	sy
 8006318:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800631c:	f002 f8b6 	bl	800848c <vPortExitCritical>
				return pdPASS;
 8006320:	2301      	movs	r3, #1
 8006322:	e069      	b.n	80063f8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d103      	bne.n	8006332 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800632a:	f002 f8af 	bl	800848c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800632e:	2300      	movs	r3, #0
 8006330:	e062      	b.n	80063f8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006334:	2b00      	cmp	r3, #0
 8006336:	d106      	bne.n	8006346 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006338:	f107 0310 	add.w	r3, r7, #16
 800633c:	4618      	mov	r0, r3
 800633e:	f001 f88f 	bl	8007460 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006342:	2301      	movs	r3, #1
 8006344:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006346:	f002 f8a1 	bl	800848c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800634a:	f000 fd55 	bl	8006df8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800634e:	f002 f86b 	bl	8008428 <vPortEnterCritical>
 8006352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006354:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006358:	b25b      	sxtb	r3, r3
 800635a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800635e:	d103      	bne.n	8006368 <xQueueReceive+0x128>
 8006360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006362:	2200      	movs	r2, #0
 8006364:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800636a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800636e:	b25b      	sxtb	r3, r3
 8006370:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006374:	d103      	bne.n	800637e <xQueueReceive+0x13e>
 8006376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006378:	2200      	movs	r2, #0
 800637a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800637e:	f002 f885 	bl	800848c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006382:	1d3a      	adds	r2, r7, #4
 8006384:	f107 0310 	add.w	r3, r7, #16
 8006388:	4611      	mov	r1, r2
 800638a:	4618      	mov	r0, r3
 800638c:	f001 f87e 	bl	800748c <xTaskCheckForTimeOut>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d123      	bne.n	80063de <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006396:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006398:	f000 fa3e 	bl	8006818 <prvIsQueueEmpty>
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d017      	beq.n	80063d2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80063a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a4:	3324      	adds	r3, #36	@ 0x24
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	4611      	mov	r1, r2
 80063aa:	4618      	mov	r0, r3
 80063ac:	f000 ff00 	bl	80071b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80063b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063b2:	f000 f9df 	bl	8006774 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80063b6:	f000 fd2d 	bl	8006e14 <xTaskResumeAll>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d189      	bne.n	80062d4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80063c0:	4b0f      	ldr	r3, [pc, #60]	@ (8006400 <xQueueReceive+0x1c0>)
 80063c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063c6:	601a      	str	r2, [r3, #0]
 80063c8:	f3bf 8f4f 	dsb	sy
 80063cc:	f3bf 8f6f 	isb	sy
 80063d0:	e780      	b.n	80062d4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80063d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063d4:	f000 f9ce 	bl	8006774 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80063d8:	f000 fd1c 	bl	8006e14 <xTaskResumeAll>
 80063dc:	e77a      	b.n	80062d4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80063de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063e0:	f000 f9c8 	bl	8006774 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80063e4:	f000 fd16 	bl	8006e14 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063ea:	f000 fa15 	bl	8006818 <prvIsQueueEmpty>
 80063ee:	4603      	mov	r3, r0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f43f af6f 	beq.w	80062d4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80063f6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	3730      	adds	r7, #48	@ 0x30
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}
 8006400:	e000ed04 	.word	0xe000ed04

08006404 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b08e      	sub	sp, #56	@ 0x38
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
 800640c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800640e:	2300      	movs	r3, #0
 8006410:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006416:	2300      	movs	r3, #0
 8006418:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800641a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800641c:	2b00      	cmp	r3, #0
 800641e:	d10b      	bne.n	8006438 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006424:	f383 8811 	msr	BASEPRI, r3
 8006428:	f3bf 8f6f 	isb	sy
 800642c:	f3bf 8f4f 	dsb	sy
 8006430:	623b      	str	r3, [r7, #32]
}
 8006432:	bf00      	nop
 8006434:	bf00      	nop
 8006436:	e7fd      	b.n	8006434 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800643a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800643c:	2b00      	cmp	r3, #0
 800643e:	d00b      	beq.n	8006458 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006444:	f383 8811 	msr	BASEPRI, r3
 8006448:	f3bf 8f6f 	isb	sy
 800644c:	f3bf 8f4f 	dsb	sy
 8006450:	61fb      	str	r3, [r7, #28]
}
 8006452:	bf00      	nop
 8006454:	bf00      	nop
 8006456:	e7fd      	b.n	8006454 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006458:	f001 f964 	bl	8007724 <xTaskGetSchedulerState>
 800645c:	4603      	mov	r3, r0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d102      	bne.n	8006468 <xQueueSemaphoreTake+0x64>
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d101      	bne.n	800646c <xQueueSemaphoreTake+0x68>
 8006468:	2301      	movs	r3, #1
 800646a:	e000      	b.n	800646e <xQueueSemaphoreTake+0x6a>
 800646c:	2300      	movs	r3, #0
 800646e:	2b00      	cmp	r3, #0
 8006470:	d10b      	bne.n	800648a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006476:	f383 8811 	msr	BASEPRI, r3
 800647a:	f3bf 8f6f 	isb	sy
 800647e:	f3bf 8f4f 	dsb	sy
 8006482:	61bb      	str	r3, [r7, #24]
}
 8006484:	bf00      	nop
 8006486:	bf00      	nop
 8006488:	e7fd      	b.n	8006486 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800648a:	f001 ffcd 	bl	8008428 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800648e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006492:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006496:	2b00      	cmp	r3, #0
 8006498:	d024      	beq.n	80064e4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800649a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800649c:	1e5a      	subs	r2, r3, #1
 800649e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064a0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80064a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d104      	bne.n	80064b4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80064aa:	f001 facd 	bl	8007a48 <pvTaskIncrementMutexHeldCount>
 80064ae:	4602      	mov	r2, r0
 80064b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064b2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064b6:	691b      	ldr	r3, [r3, #16]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d00f      	beq.n	80064dc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064be:	3310      	adds	r3, #16
 80064c0:	4618      	mov	r0, r3
 80064c2:	f000 ff05 	bl	80072d0 <xTaskRemoveFromEventList>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d007      	beq.n	80064dc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80064cc:	4b54      	ldr	r3, [pc, #336]	@ (8006620 <xQueueSemaphoreTake+0x21c>)
 80064ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064d2:	601a      	str	r2, [r3, #0]
 80064d4:	f3bf 8f4f 	dsb	sy
 80064d8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80064dc:	f001 ffd6 	bl	800848c <vPortExitCritical>
				return pdPASS;
 80064e0:	2301      	movs	r3, #1
 80064e2:	e098      	b.n	8006616 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d112      	bne.n	8006510 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80064ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d00b      	beq.n	8006508 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80064f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f4:	f383 8811 	msr	BASEPRI, r3
 80064f8:	f3bf 8f6f 	isb	sy
 80064fc:	f3bf 8f4f 	dsb	sy
 8006500:	617b      	str	r3, [r7, #20]
}
 8006502:	bf00      	nop
 8006504:	bf00      	nop
 8006506:	e7fd      	b.n	8006504 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006508:	f001 ffc0 	bl	800848c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800650c:	2300      	movs	r3, #0
 800650e:	e082      	b.n	8006616 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006512:	2b00      	cmp	r3, #0
 8006514:	d106      	bne.n	8006524 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006516:	f107 030c 	add.w	r3, r7, #12
 800651a:	4618      	mov	r0, r3
 800651c:	f000 ffa0 	bl	8007460 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006520:	2301      	movs	r3, #1
 8006522:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006524:	f001 ffb2 	bl	800848c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006528:	f000 fc66 	bl	8006df8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800652c:	f001 ff7c 	bl	8008428 <vPortEnterCritical>
 8006530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006532:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006536:	b25b      	sxtb	r3, r3
 8006538:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800653c:	d103      	bne.n	8006546 <xQueueSemaphoreTake+0x142>
 800653e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006540:	2200      	movs	r2, #0
 8006542:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006548:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800654c:	b25b      	sxtb	r3, r3
 800654e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006552:	d103      	bne.n	800655c <xQueueSemaphoreTake+0x158>
 8006554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006556:	2200      	movs	r2, #0
 8006558:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800655c:	f001 ff96 	bl	800848c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006560:	463a      	mov	r2, r7
 8006562:	f107 030c 	add.w	r3, r7, #12
 8006566:	4611      	mov	r1, r2
 8006568:	4618      	mov	r0, r3
 800656a:	f000 ff8f 	bl	800748c <xTaskCheckForTimeOut>
 800656e:	4603      	mov	r3, r0
 8006570:	2b00      	cmp	r3, #0
 8006572:	d132      	bne.n	80065da <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006574:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006576:	f000 f94f 	bl	8006818 <prvIsQueueEmpty>
 800657a:	4603      	mov	r3, r0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d026      	beq.n	80065ce <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d109      	bne.n	800659c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006588:	f001 ff4e 	bl	8008428 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800658c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	4618      	mov	r0, r3
 8006592:	f001 f8e5 	bl	8007760 <xTaskPriorityInherit>
 8006596:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006598:	f001 ff78 	bl	800848c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800659c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800659e:	3324      	adds	r3, #36	@ 0x24
 80065a0:	683a      	ldr	r2, [r7, #0]
 80065a2:	4611      	mov	r1, r2
 80065a4:	4618      	mov	r0, r3
 80065a6:	f000 fe03 	bl	80071b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80065aa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80065ac:	f000 f8e2 	bl	8006774 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80065b0:	f000 fc30 	bl	8006e14 <xTaskResumeAll>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	f47f af67 	bne.w	800648a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80065bc:	4b18      	ldr	r3, [pc, #96]	@ (8006620 <xQueueSemaphoreTake+0x21c>)
 80065be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065c2:	601a      	str	r2, [r3, #0]
 80065c4:	f3bf 8f4f 	dsb	sy
 80065c8:	f3bf 8f6f 	isb	sy
 80065cc:	e75d      	b.n	800648a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80065ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80065d0:	f000 f8d0 	bl	8006774 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80065d4:	f000 fc1e 	bl	8006e14 <xTaskResumeAll>
 80065d8:	e757      	b.n	800648a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80065da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80065dc:	f000 f8ca 	bl	8006774 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065e0:	f000 fc18 	bl	8006e14 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80065e6:	f000 f917 	bl	8006818 <prvIsQueueEmpty>
 80065ea:	4603      	mov	r3, r0
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	f43f af4c 	beq.w	800648a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80065f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d00d      	beq.n	8006614 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80065f8:	f001 ff16 	bl	8008428 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80065fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80065fe:	f000 f811 	bl	8006624 <prvGetDisinheritPriorityAfterTimeout>
 8006602:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800660a:	4618      	mov	r0, r3
 800660c:	f001 f980 	bl	8007910 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006610:	f001 ff3c 	bl	800848c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006614:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006616:	4618      	mov	r0, r3
 8006618:	3738      	adds	r7, #56	@ 0x38
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop
 8006620:	e000ed04 	.word	0xe000ed04

08006624 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006624:	b480      	push	{r7}
 8006626:	b085      	sub	sp, #20
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006630:	2b00      	cmp	r3, #0
 8006632:	d006      	beq.n	8006642 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800663e:	60fb      	str	r3, [r7, #12]
 8006640:	e001      	b.n	8006646 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006642:	2300      	movs	r3, #0
 8006644:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006646:	68fb      	ldr	r3, [r7, #12]
	}
 8006648:	4618      	mov	r0, r3
 800664a:	3714      	adds	r7, #20
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b086      	sub	sp, #24
 8006658:	af00      	add	r7, sp, #0
 800665a:	60f8      	str	r0, [r7, #12]
 800665c:	60b9      	str	r1, [r7, #8]
 800665e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006660:	2300      	movs	r3, #0
 8006662:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006668:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800666e:	2b00      	cmp	r3, #0
 8006670:	d10d      	bne.n	800668e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d14d      	bne.n	8006716 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	4618      	mov	r0, r3
 8006680:	f001 f8d6 	bl	8007830 <xTaskPriorityDisinherit>
 8006684:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	609a      	str	r2, [r3, #8]
 800668c:	e043      	b.n	8006716 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d119      	bne.n	80066c8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6858      	ldr	r0, [r3, #4]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669c:	461a      	mov	r2, r3
 800669e:	68b9      	ldr	r1, [r7, #8]
 80066a0:	f002 fb2c 	bl	8008cfc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	685a      	ldr	r2, [r3, #4]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ac:	441a      	add	r2, r3
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	685a      	ldr	r2, [r3, #4]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	689b      	ldr	r3, [r3, #8]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d32b      	bcc.n	8006716 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681a      	ldr	r2, [r3, #0]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	605a      	str	r2, [r3, #4]
 80066c6:	e026      	b.n	8006716 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	68d8      	ldr	r0, [r3, #12]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d0:	461a      	mov	r2, r3
 80066d2:	68b9      	ldr	r1, [r7, #8]
 80066d4:	f002 fb12 	bl	8008cfc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	68da      	ldr	r2, [r3, #12]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e0:	425b      	negs	r3, r3
 80066e2:	441a      	add	r2, r3
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	68da      	ldr	r2, [r3, #12]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d207      	bcs.n	8006704 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	689a      	ldr	r2, [r3, #8]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066fc:	425b      	negs	r3, r3
 80066fe:	441a      	add	r2, r3
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2b02      	cmp	r3, #2
 8006708:	d105      	bne.n	8006716 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d002      	beq.n	8006716 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	3b01      	subs	r3, #1
 8006714:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	1c5a      	adds	r2, r3, #1
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800671e:	697b      	ldr	r3, [r7, #20]
}
 8006720:	4618      	mov	r0, r3
 8006722:	3718      	adds	r7, #24
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}

08006728 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006736:	2b00      	cmp	r3, #0
 8006738:	d018      	beq.n	800676c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	68da      	ldr	r2, [r3, #12]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006742:	441a      	add	r2, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	68da      	ldr	r2, [r3, #12]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	429a      	cmp	r2, r3
 8006752:	d303      	bcc.n	800675c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	68d9      	ldr	r1, [r3, #12]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006764:	461a      	mov	r2, r3
 8006766:	6838      	ldr	r0, [r7, #0]
 8006768:	f002 fac8 	bl	8008cfc <memcpy>
	}
}
 800676c:	bf00      	nop
 800676e:	3708      	adds	r7, #8
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800677c:	f001 fe54 	bl	8008428 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006786:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006788:	e011      	b.n	80067ae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800678e:	2b00      	cmp	r3, #0
 8006790:	d012      	beq.n	80067b8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	3324      	adds	r3, #36	@ 0x24
 8006796:	4618      	mov	r0, r3
 8006798:	f000 fd9a 	bl	80072d0 <xTaskRemoveFromEventList>
 800679c:	4603      	mov	r3, r0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d001      	beq.n	80067a6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80067a2:	f000 fed7 	bl	8007554 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80067a6:	7bfb      	ldrb	r3, [r7, #15]
 80067a8:	3b01      	subs	r3, #1
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	dce9      	bgt.n	800678a <prvUnlockQueue+0x16>
 80067b6:	e000      	b.n	80067ba <prvUnlockQueue+0x46>
					break;
 80067b8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	22ff      	movs	r2, #255	@ 0xff
 80067be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80067c2:	f001 fe63 	bl	800848c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80067c6:	f001 fe2f 	bl	8008428 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80067d0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80067d2:	e011      	b.n	80067f8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	691b      	ldr	r3, [r3, #16]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d012      	beq.n	8006802 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	3310      	adds	r3, #16
 80067e0:	4618      	mov	r0, r3
 80067e2:	f000 fd75 	bl	80072d0 <xTaskRemoveFromEventList>
 80067e6:	4603      	mov	r3, r0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d001      	beq.n	80067f0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80067ec:	f000 feb2 	bl	8007554 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80067f0:	7bbb      	ldrb	r3, [r7, #14]
 80067f2:	3b01      	subs	r3, #1
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80067f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	dce9      	bgt.n	80067d4 <prvUnlockQueue+0x60>
 8006800:	e000      	b.n	8006804 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006802:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	22ff      	movs	r2, #255	@ 0xff
 8006808:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800680c:	f001 fe3e 	bl	800848c <vPortExitCritical>
}
 8006810:	bf00      	nop
 8006812:	3710      	adds	r7, #16
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b084      	sub	sp, #16
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006820:	f001 fe02 	bl	8008428 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006828:	2b00      	cmp	r3, #0
 800682a:	d102      	bne.n	8006832 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800682c:	2301      	movs	r3, #1
 800682e:	60fb      	str	r3, [r7, #12]
 8006830:	e001      	b.n	8006836 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006832:	2300      	movs	r3, #0
 8006834:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006836:	f001 fe29 	bl	800848c <vPortExitCritical>

	return xReturn;
 800683a:	68fb      	ldr	r3, [r7, #12]
}
 800683c:	4618      	mov	r0, r3
 800683e:	3710      	adds	r7, #16
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}

08006844 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b084      	sub	sp, #16
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800684c:	f001 fdec 	bl	8008428 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006858:	429a      	cmp	r2, r3
 800685a:	d102      	bne.n	8006862 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800685c:	2301      	movs	r3, #1
 800685e:	60fb      	str	r3, [r7, #12]
 8006860:	e001      	b.n	8006866 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006862:	2300      	movs	r3, #0
 8006864:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006866:	f001 fe11 	bl	800848c <vPortExitCritical>

	return xReturn;
 800686a:	68fb      	ldr	r3, [r7, #12]
}
 800686c:	4618      	mov	r0, r3
 800686e:	3710      	adds	r7, #16
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006874:	b480      	push	{r7}
 8006876:	b085      	sub	sp, #20
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800687e:	2300      	movs	r3, #0
 8006880:	60fb      	str	r3, [r7, #12]
 8006882:	e014      	b.n	80068ae <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006884:	4a0f      	ldr	r2, [pc, #60]	@ (80068c4 <vQueueAddToRegistry+0x50>)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10b      	bne.n	80068a8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006890:	490c      	ldr	r1, [pc, #48]	@ (80068c4 <vQueueAddToRegistry+0x50>)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	683a      	ldr	r2, [r7, #0]
 8006896:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800689a:	4a0a      	ldr	r2, [pc, #40]	@ (80068c4 <vQueueAddToRegistry+0x50>)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	00db      	lsls	r3, r3, #3
 80068a0:	4413      	add	r3, r2
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80068a6:	e006      	b.n	80068b6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	3301      	adds	r3, #1
 80068ac:	60fb      	str	r3, [r7, #12]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2b07      	cmp	r3, #7
 80068b2:	d9e7      	bls.n	8006884 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80068b4:	bf00      	nop
 80068b6:	bf00      	nop
 80068b8:	3714      	adds	r7, #20
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop
 80068c4:	20000e0c 	.word	0x20000e0c

080068c8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b086      	sub	sp, #24
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80068d8:	f001 fda6 	bl	8008428 <vPortEnterCritical>
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80068e2:	b25b      	sxtb	r3, r3
 80068e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80068e8:	d103      	bne.n	80068f2 <vQueueWaitForMessageRestricted+0x2a>
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80068f8:	b25b      	sxtb	r3, r3
 80068fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80068fe:	d103      	bne.n	8006908 <vQueueWaitForMessageRestricted+0x40>
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	2200      	movs	r2, #0
 8006904:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006908:	f001 fdc0 	bl	800848c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006910:	2b00      	cmp	r3, #0
 8006912:	d106      	bne.n	8006922 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	3324      	adds	r3, #36	@ 0x24
 8006918:	687a      	ldr	r2, [r7, #4]
 800691a:	68b9      	ldr	r1, [r7, #8]
 800691c:	4618      	mov	r0, r3
 800691e:	f000 fcab 	bl	8007278 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006922:	6978      	ldr	r0, [r7, #20]
 8006924:	f7ff ff26 	bl	8006774 <prvUnlockQueue>
	}
 8006928:	bf00      	nop
 800692a:	3718      	adds	r7, #24
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}

08006930 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006930:	b580      	push	{r7, lr}
 8006932:	b08e      	sub	sp, #56	@ 0x38
 8006934:	af04      	add	r7, sp, #16
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	60b9      	str	r1, [r7, #8]
 800693a:	607a      	str	r2, [r7, #4]
 800693c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800693e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006940:	2b00      	cmp	r3, #0
 8006942:	d10b      	bne.n	800695c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006948:	f383 8811 	msr	BASEPRI, r3
 800694c:	f3bf 8f6f 	isb	sy
 8006950:	f3bf 8f4f 	dsb	sy
 8006954:	623b      	str	r3, [r7, #32]
}
 8006956:	bf00      	nop
 8006958:	bf00      	nop
 800695a:	e7fd      	b.n	8006958 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800695c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800695e:	2b00      	cmp	r3, #0
 8006960:	d10b      	bne.n	800697a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006966:	f383 8811 	msr	BASEPRI, r3
 800696a:	f3bf 8f6f 	isb	sy
 800696e:	f3bf 8f4f 	dsb	sy
 8006972:	61fb      	str	r3, [r7, #28]
}
 8006974:	bf00      	nop
 8006976:	bf00      	nop
 8006978:	e7fd      	b.n	8006976 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800697a:	23a8      	movs	r3, #168	@ 0xa8
 800697c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	2ba8      	cmp	r3, #168	@ 0xa8
 8006982:	d00b      	beq.n	800699c <xTaskCreateStatic+0x6c>
	__asm volatile
 8006984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006988:	f383 8811 	msr	BASEPRI, r3
 800698c:	f3bf 8f6f 	isb	sy
 8006990:	f3bf 8f4f 	dsb	sy
 8006994:	61bb      	str	r3, [r7, #24]
}
 8006996:	bf00      	nop
 8006998:	bf00      	nop
 800699a:	e7fd      	b.n	8006998 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800699c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800699e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d01e      	beq.n	80069e2 <xTaskCreateStatic+0xb2>
 80069a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d01b      	beq.n	80069e2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80069aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069ac:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80069ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069b2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80069b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b6:	2202      	movs	r2, #2
 80069b8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80069bc:	2300      	movs	r3, #0
 80069be:	9303      	str	r3, [sp, #12]
 80069c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c2:	9302      	str	r3, [sp, #8]
 80069c4:	f107 0314 	add.w	r3, r7, #20
 80069c8:	9301      	str	r3, [sp, #4]
 80069ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069cc:	9300      	str	r3, [sp, #0]
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	68b9      	ldr	r1, [r7, #8]
 80069d4:	68f8      	ldr	r0, [r7, #12]
 80069d6:	f000 f851 	bl	8006a7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80069da:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80069dc:	f000 f8f6 	bl	8006bcc <prvAddNewTaskToReadyList>
 80069e0:	e001      	b.n	80069e6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80069e2:	2300      	movs	r3, #0
 80069e4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80069e6:	697b      	ldr	r3, [r7, #20]
	}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3728      	adds	r7, #40	@ 0x28
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}

080069f0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b08c      	sub	sp, #48	@ 0x30
 80069f4:	af04      	add	r7, sp, #16
 80069f6:	60f8      	str	r0, [r7, #12]
 80069f8:	60b9      	str	r1, [r7, #8]
 80069fa:	603b      	str	r3, [r7, #0]
 80069fc:	4613      	mov	r3, r2
 80069fe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006a00:	88fb      	ldrh	r3, [r7, #6]
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	4618      	mov	r0, r3
 8006a06:	f001 fe31 	bl	800866c <pvPortMalloc>
 8006a0a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00e      	beq.n	8006a30 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006a12:	20a8      	movs	r0, #168	@ 0xa8
 8006a14:	f001 fe2a 	bl	800866c <pvPortMalloc>
 8006a18:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d003      	beq.n	8006a28 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	697a      	ldr	r2, [r7, #20]
 8006a24:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a26:	e005      	b.n	8006a34 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006a28:	6978      	ldr	r0, [r7, #20]
 8006a2a:	f001 feed 	bl	8008808 <vPortFree>
 8006a2e:	e001      	b.n	8006a34 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006a30:	2300      	movs	r3, #0
 8006a32:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d017      	beq.n	8006a6a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006a3a:	69fb      	ldr	r3, [r7, #28]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006a42:	88fa      	ldrh	r2, [r7, #6]
 8006a44:	2300      	movs	r3, #0
 8006a46:	9303      	str	r3, [sp, #12]
 8006a48:	69fb      	ldr	r3, [r7, #28]
 8006a4a:	9302      	str	r3, [sp, #8]
 8006a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a4e:	9301      	str	r3, [sp, #4]
 8006a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a52:	9300      	str	r3, [sp, #0]
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	68b9      	ldr	r1, [r7, #8]
 8006a58:	68f8      	ldr	r0, [r7, #12]
 8006a5a:	f000 f80f 	bl	8006a7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a5e:	69f8      	ldr	r0, [r7, #28]
 8006a60:	f000 f8b4 	bl	8006bcc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006a64:	2301      	movs	r3, #1
 8006a66:	61bb      	str	r3, [r7, #24]
 8006a68:	e002      	b.n	8006a70 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006a6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006a6e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006a70:	69bb      	ldr	r3, [r7, #24]
	}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3720      	adds	r7, #32
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
	...

08006a7c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b088      	sub	sp, #32
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	60b9      	str	r1, [r7, #8]
 8006a86:	607a      	str	r2, [r7, #4]
 8006a88:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a8c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	461a      	mov	r2, r3
 8006a94:	21a5      	movs	r1, #165	@ 0xa5
 8006a96:	f002 f895 	bl	8008bc4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	4413      	add	r3, r2
 8006aaa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006aac:	69bb      	ldr	r3, [r7, #24]
 8006aae:	f023 0307 	bic.w	r3, r3, #7
 8006ab2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006ab4:	69bb      	ldr	r3, [r7, #24]
 8006ab6:	f003 0307 	and.w	r3, r3, #7
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d00b      	beq.n	8006ad6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac2:	f383 8811 	msr	BASEPRI, r3
 8006ac6:	f3bf 8f6f 	isb	sy
 8006aca:	f3bf 8f4f 	dsb	sy
 8006ace:	617b      	str	r3, [r7, #20]
}
 8006ad0:	bf00      	nop
 8006ad2:	bf00      	nop
 8006ad4:	e7fd      	b.n	8006ad2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d01f      	beq.n	8006b1c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006adc:	2300      	movs	r3, #0
 8006ade:	61fb      	str	r3, [r7, #28]
 8006ae0:	e012      	b.n	8006b08 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ae2:	68ba      	ldr	r2, [r7, #8]
 8006ae4:	69fb      	ldr	r3, [r7, #28]
 8006ae6:	4413      	add	r3, r2
 8006ae8:	7819      	ldrb	r1, [r3, #0]
 8006aea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006aec:	69fb      	ldr	r3, [r7, #28]
 8006aee:	4413      	add	r3, r2
 8006af0:	3334      	adds	r3, #52	@ 0x34
 8006af2:	460a      	mov	r2, r1
 8006af4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006af6:	68ba      	ldr	r2, [r7, #8]
 8006af8:	69fb      	ldr	r3, [r7, #28]
 8006afa:	4413      	add	r3, r2
 8006afc:	781b      	ldrb	r3, [r3, #0]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d006      	beq.n	8006b10 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b02:	69fb      	ldr	r3, [r7, #28]
 8006b04:	3301      	adds	r3, #1
 8006b06:	61fb      	str	r3, [r7, #28]
 8006b08:	69fb      	ldr	r3, [r7, #28]
 8006b0a:	2b0f      	cmp	r3, #15
 8006b0c:	d9e9      	bls.n	8006ae2 <prvInitialiseNewTask+0x66>
 8006b0e:	e000      	b.n	8006b12 <prvInitialiseNewTask+0x96>
			{
				break;
 8006b10:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b1a:	e003      	b.n	8006b24 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b1e:	2200      	movs	r2, #0
 8006b20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b26:	2b37      	cmp	r3, #55	@ 0x37
 8006b28:	d901      	bls.n	8006b2e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006b2a:	2337      	movs	r3, #55	@ 0x37
 8006b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b32:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b38:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b42:	3304      	adds	r3, #4
 8006b44:	4618      	mov	r0, r3
 8006b46:	f7fe ffce 	bl	8005ae6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b4c:	3318      	adds	r3, #24
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f7fe ffc9 	bl	8005ae6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b58:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b5c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b62:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b68:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b74:	2200      	movs	r2, #0
 8006b76:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b7c:	3354      	adds	r3, #84	@ 0x54
 8006b7e:	224c      	movs	r2, #76	@ 0x4c
 8006b80:	2100      	movs	r1, #0
 8006b82:	4618      	mov	r0, r3
 8006b84:	f002 f81e 	bl	8008bc4 <memset>
 8006b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8a:	4a0d      	ldr	r2, [pc, #52]	@ (8006bc0 <prvInitialiseNewTask+0x144>)
 8006b8c:	659a      	str	r2, [r3, #88]	@ 0x58
 8006b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b90:	4a0c      	ldr	r2, [pc, #48]	@ (8006bc4 <prvInitialiseNewTask+0x148>)
 8006b92:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b96:	4a0c      	ldr	r2, [pc, #48]	@ (8006bc8 <prvInitialiseNewTask+0x14c>)
 8006b98:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006b9a:	683a      	ldr	r2, [r7, #0]
 8006b9c:	68f9      	ldr	r1, [r7, #12]
 8006b9e:	69b8      	ldr	r0, [r7, #24]
 8006ba0:	f001 fb14 	bl	80081cc <pxPortInitialiseStack>
 8006ba4:	4602      	mov	r2, r0
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d002      	beq.n	8006bb6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006bb6:	bf00      	nop
 8006bb8:	3720      	adds	r7, #32
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	20002c18 	.word	0x20002c18
 8006bc4:	20002c80 	.word	0x20002c80
 8006bc8:	20002ce8 	.word	0x20002ce8

08006bcc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b082      	sub	sp, #8
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006bd4:	f001 fc28 	bl	8008428 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006bd8:	4b2d      	ldr	r3, [pc, #180]	@ (8006c90 <prvAddNewTaskToReadyList+0xc4>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	3301      	adds	r3, #1
 8006bde:	4a2c      	ldr	r2, [pc, #176]	@ (8006c90 <prvAddNewTaskToReadyList+0xc4>)
 8006be0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006be2:	4b2c      	ldr	r3, [pc, #176]	@ (8006c94 <prvAddNewTaskToReadyList+0xc8>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d109      	bne.n	8006bfe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006bea:	4a2a      	ldr	r2, [pc, #168]	@ (8006c94 <prvAddNewTaskToReadyList+0xc8>)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006bf0:	4b27      	ldr	r3, [pc, #156]	@ (8006c90 <prvAddNewTaskToReadyList+0xc4>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d110      	bne.n	8006c1a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006bf8:	f000 fcd0 	bl	800759c <prvInitialiseTaskLists>
 8006bfc:	e00d      	b.n	8006c1a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006bfe:	4b26      	ldr	r3, [pc, #152]	@ (8006c98 <prvAddNewTaskToReadyList+0xcc>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d109      	bne.n	8006c1a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006c06:	4b23      	ldr	r3, [pc, #140]	@ (8006c94 <prvAddNewTaskToReadyList+0xc8>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c10:	429a      	cmp	r2, r3
 8006c12:	d802      	bhi.n	8006c1a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006c14:	4a1f      	ldr	r2, [pc, #124]	@ (8006c94 <prvAddNewTaskToReadyList+0xc8>)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006c1a:	4b20      	ldr	r3, [pc, #128]	@ (8006c9c <prvAddNewTaskToReadyList+0xd0>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	3301      	adds	r3, #1
 8006c20:	4a1e      	ldr	r2, [pc, #120]	@ (8006c9c <prvAddNewTaskToReadyList+0xd0>)
 8006c22:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006c24:	4b1d      	ldr	r3, [pc, #116]	@ (8006c9c <prvAddNewTaskToReadyList+0xd0>)
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c30:	4b1b      	ldr	r3, [pc, #108]	@ (8006ca0 <prvAddNewTaskToReadyList+0xd4>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	429a      	cmp	r2, r3
 8006c36:	d903      	bls.n	8006c40 <prvAddNewTaskToReadyList+0x74>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c3c:	4a18      	ldr	r2, [pc, #96]	@ (8006ca0 <prvAddNewTaskToReadyList+0xd4>)
 8006c3e:	6013      	str	r3, [r2, #0]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c44:	4613      	mov	r3, r2
 8006c46:	009b      	lsls	r3, r3, #2
 8006c48:	4413      	add	r3, r2
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	4a15      	ldr	r2, [pc, #84]	@ (8006ca4 <prvAddNewTaskToReadyList+0xd8>)
 8006c4e:	441a      	add	r2, r3
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	3304      	adds	r3, #4
 8006c54:	4619      	mov	r1, r3
 8006c56:	4610      	mov	r0, r2
 8006c58:	f7fe ff52 	bl	8005b00 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006c5c:	f001 fc16 	bl	800848c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006c60:	4b0d      	ldr	r3, [pc, #52]	@ (8006c98 <prvAddNewTaskToReadyList+0xcc>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d00e      	beq.n	8006c86 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006c68:	4b0a      	ldr	r3, [pc, #40]	@ (8006c94 <prvAddNewTaskToReadyList+0xc8>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d207      	bcs.n	8006c86 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006c76:	4b0c      	ldr	r3, [pc, #48]	@ (8006ca8 <prvAddNewTaskToReadyList+0xdc>)
 8006c78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c7c:	601a      	str	r2, [r3, #0]
 8006c7e:	f3bf 8f4f 	dsb	sy
 8006c82:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c86:	bf00      	nop
 8006c88:	3708      	adds	r7, #8
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
 8006c8e:	bf00      	nop
 8006c90:	20001320 	.word	0x20001320
 8006c94:	20000e4c 	.word	0x20000e4c
 8006c98:	2000132c 	.word	0x2000132c
 8006c9c:	2000133c 	.word	0x2000133c
 8006ca0:	20001328 	.word	0x20001328
 8006ca4:	20000e50 	.word	0x20000e50
 8006ca8:	e000ed04 	.word	0xe000ed04

08006cac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b084      	sub	sp, #16
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d018      	beq.n	8006cf0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006cbe:	4b14      	ldr	r3, [pc, #80]	@ (8006d10 <vTaskDelay+0x64>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d00b      	beq.n	8006cde <vTaskDelay+0x32>
	__asm volatile
 8006cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cca:	f383 8811 	msr	BASEPRI, r3
 8006cce:	f3bf 8f6f 	isb	sy
 8006cd2:	f3bf 8f4f 	dsb	sy
 8006cd6:	60bb      	str	r3, [r7, #8]
}
 8006cd8:	bf00      	nop
 8006cda:	bf00      	nop
 8006cdc:	e7fd      	b.n	8006cda <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006cde:	f000 f88b 	bl	8006df8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006ce2:	2100      	movs	r1, #0
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f000 fec3 	bl	8007a70 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006cea:	f000 f893 	bl	8006e14 <xTaskResumeAll>
 8006cee:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d107      	bne.n	8006d06 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006cf6:	4b07      	ldr	r3, [pc, #28]	@ (8006d14 <vTaskDelay+0x68>)
 8006cf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cfc:	601a      	str	r2, [r3, #0]
 8006cfe:	f3bf 8f4f 	dsb	sy
 8006d02:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d06:	bf00      	nop
 8006d08:	3710      	adds	r7, #16
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}
 8006d0e:	bf00      	nop
 8006d10:	20001348 	.word	0x20001348
 8006d14:	e000ed04 	.word	0xe000ed04

08006d18 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b08a      	sub	sp, #40	@ 0x28
 8006d1c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006d22:	2300      	movs	r3, #0
 8006d24:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006d26:	463a      	mov	r2, r7
 8006d28:	1d39      	adds	r1, r7, #4
 8006d2a:	f107 0308 	add.w	r3, r7, #8
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f7fe fcb2 	bl	8005698 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006d34:	6839      	ldr	r1, [r7, #0]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	68ba      	ldr	r2, [r7, #8]
 8006d3a:	9202      	str	r2, [sp, #8]
 8006d3c:	9301      	str	r3, [sp, #4]
 8006d3e:	2300      	movs	r3, #0
 8006d40:	9300      	str	r3, [sp, #0]
 8006d42:	2300      	movs	r3, #0
 8006d44:	460a      	mov	r2, r1
 8006d46:	4924      	ldr	r1, [pc, #144]	@ (8006dd8 <vTaskStartScheduler+0xc0>)
 8006d48:	4824      	ldr	r0, [pc, #144]	@ (8006ddc <vTaskStartScheduler+0xc4>)
 8006d4a:	f7ff fdf1 	bl	8006930 <xTaskCreateStatic>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	4a23      	ldr	r2, [pc, #140]	@ (8006de0 <vTaskStartScheduler+0xc8>)
 8006d52:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006d54:	4b22      	ldr	r3, [pc, #136]	@ (8006de0 <vTaskStartScheduler+0xc8>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d002      	beq.n	8006d62 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	617b      	str	r3, [r7, #20]
 8006d60:	e001      	b.n	8006d66 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006d62:	2300      	movs	r3, #0
 8006d64:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d102      	bne.n	8006d72 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006d6c:	f000 fed4 	bl	8007b18 <xTimerCreateTimerTask>
 8006d70:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d11b      	bne.n	8006db0 <vTaskStartScheduler+0x98>
	__asm volatile
 8006d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d7c:	f383 8811 	msr	BASEPRI, r3
 8006d80:	f3bf 8f6f 	isb	sy
 8006d84:	f3bf 8f4f 	dsb	sy
 8006d88:	613b      	str	r3, [r7, #16]
}
 8006d8a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006d8c:	4b15      	ldr	r3, [pc, #84]	@ (8006de4 <vTaskStartScheduler+0xcc>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	3354      	adds	r3, #84	@ 0x54
 8006d92:	4a15      	ldr	r2, [pc, #84]	@ (8006de8 <vTaskStartScheduler+0xd0>)
 8006d94:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006d96:	4b15      	ldr	r3, [pc, #84]	@ (8006dec <vTaskStartScheduler+0xd4>)
 8006d98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006d9c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006d9e:	4b14      	ldr	r3, [pc, #80]	@ (8006df0 <vTaskStartScheduler+0xd8>)
 8006da0:	2201      	movs	r2, #1
 8006da2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006da4:	4b13      	ldr	r3, [pc, #76]	@ (8006df4 <vTaskStartScheduler+0xdc>)
 8006da6:	2200      	movs	r2, #0
 8006da8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006daa:	f001 fa99 	bl	80082e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006dae:	e00f      	b.n	8006dd0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006db6:	d10b      	bne.n	8006dd0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8006db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dbc:	f383 8811 	msr	BASEPRI, r3
 8006dc0:	f3bf 8f6f 	isb	sy
 8006dc4:	f3bf 8f4f 	dsb	sy
 8006dc8:	60fb      	str	r3, [r7, #12]
}
 8006dca:	bf00      	nop
 8006dcc:	bf00      	nop
 8006dce:	e7fd      	b.n	8006dcc <vTaskStartScheduler+0xb4>
}
 8006dd0:	bf00      	nop
 8006dd2:	3718      	adds	r7, #24
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	08008e5c 	.word	0x08008e5c
 8006ddc:	0800756d 	.word	0x0800756d
 8006de0:	20001344 	.word	0x20001344
 8006de4:	20000e4c 	.word	0x20000e4c
 8006de8:	20000010 	.word	0x20000010
 8006dec:	20001340 	.word	0x20001340
 8006df0:	2000132c 	.word	0x2000132c
 8006df4:	20001324 	.word	0x20001324

08006df8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006df8:	b480      	push	{r7}
 8006dfa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006dfc:	4b04      	ldr	r3, [pc, #16]	@ (8006e10 <vTaskSuspendAll+0x18>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	3301      	adds	r3, #1
 8006e02:	4a03      	ldr	r2, [pc, #12]	@ (8006e10 <vTaskSuspendAll+0x18>)
 8006e04:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006e06:	bf00      	nop
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr
 8006e10:	20001348 	.word	0x20001348

08006e14 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006e22:	4b42      	ldr	r3, [pc, #264]	@ (8006f2c <xTaskResumeAll+0x118>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d10b      	bne.n	8006e42 <xTaskResumeAll+0x2e>
	__asm volatile
 8006e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e2e:	f383 8811 	msr	BASEPRI, r3
 8006e32:	f3bf 8f6f 	isb	sy
 8006e36:	f3bf 8f4f 	dsb	sy
 8006e3a:	603b      	str	r3, [r7, #0]
}
 8006e3c:	bf00      	nop
 8006e3e:	bf00      	nop
 8006e40:	e7fd      	b.n	8006e3e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006e42:	f001 faf1 	bl	8008428 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006e46:	4b39      	ldr	r3, [pc, #228]	@ (8006f2c <xTaskResumeAll+0x118>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	3b01      	subs	r3, #1
 8006e4c:	4a37      	ldr	r2, [pc, #220]	@ (8006f2c <xTaskResumeAll+0x118>)
 8006e4e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e50:	4b36      	ldr	r3, [pc, #216]	@ (8006f2c <xTaskResumeAll+0x118>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d162      	bne.n	8006f1e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006e58:	4b35      	ldr	r3, [pc, #212]	@ (8006f30 <xTaskResumeAll+0x11c>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d05e      	beq.n	8006f1e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e60:	e02f      	b.n	8006ec2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e62:	4b34      	ldr	r3, [pc, #208]	@ (8006f34 <xTaskResumeAll+0x120>)
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	3318      	adds	r3, #24
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f7fe fea3 	bl	8005bba <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	3304      	adds	r3, #4
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f7fe fe9e 	bl	8005bba <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e82:	4b2d      	ldr	r3, [pc, #180]	@ (8006f38 <xTaskResumeAll+0x124>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d903      	bls.n	8006e92 <xTaskResumeAll+0x7e>
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e8e:	4a2a      	ldr	r2, [pc, #168]	@ (8006f38 <xTaskResumeAll+0x124>)
 8006e90:	6013      	str	r3, [r2, #0]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e96:	4613      	mov	r3, r2
 8006e98:	009b      	lsls	r3, r3, #2
 8006e9a:	4413      	add	r3, r2
 8006e9c:	009b      	lsls	r3, r3, #2
 8006e9e:	4a27      	ldr	r2, [pc, #156]	@ (8006f3c <xTaskResumeAll+0x128>)
 8006ea0:	441a      	add	r2, r3
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	3304      	adds	r3, #4
 8006ea6:	4619      	mov	r1, r3
 8006ea8:	4610      	mov	r0, r2
 8006eaa:	f7fe fe29 	bl	8005b00 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eb2:	4b23      	ldr	r3, [pc, #140]	@ (8006f40 <xTaskResumeAll+0x12c>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d302      	bcc.n	8006ec2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006ebc:	4b21      	ldr	r3, [pc, #132]	@ (8006f44 <xTaskResumeAll+0x130>)
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ec2:	4b1c      	ldr	r3, [pc, #112]	@ (8006f34 <xTaskResumeAll+0x120>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d1cb      	bne.n	8006e62 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d001      	beq.n	8006ed4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006ed0:	f000 fc08 	bl	80076e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006ed4:	4b1c      	ldr	r3, [pc, #112]	@ (8006f48 <xTaskResumeAll+0x134>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d010      	beq.n	8006f02 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006ee0:	f000 f846 	bl	8006f70 <xTaskIncrementTick>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d002      	beq.n	8006ef0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006eea:	4b16      	ldr	r3, [pc, #88]	@ (8006f44 <xTaskResumeAll+0x130>)
 8006eec:	2201      	movs	r2, #1
 8006eee:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	3b01      	subs	r3, #1
 8006ef4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1f1      	bne.n	8006ee0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006efc:	4b12      	ldr	r3, [pc, #72]	@ (8006f48 <xTaskResumeAll+0x134>)
 8006efe:	2200      	movs	r2, #0
 8006f00:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006f02:	4b10      	ldr	r3, [pc, #64]	@ (8006f44 <xTaskResumeAll+0x130>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d009      	beq.n	8006f1e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8006f4c <xTaskResumeAll+0x138>)
 8006f10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f14:	601a      	str	r2, [r3, #0]
 8006f16:	f3bf 8f4f 	dsb	sy
 8006f1a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f1e:	f001 fab5 	bl	800848c <vPortExitCritical>

	return xAlreadyYielded;
 8006f22:	68bb      	ldr	r3, [r7, #8]
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3710      	adds	r7, #16
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	20001348 	.word	0x20001348
 8006f30:	20001320 	.word	0x20001320
 8006f34:	200012e0 	.word	0x200012e0
 8006f38:	20001328 	.word	0x20001328
 8006f3c:	20000e50 	.word	0x20000e50
 8006f40:	20000e4c 	.word	0x20000e4c
 8006f44:	20001334 	.word	0x20001334
 8006f48:	20001330 	.word	0x20001330
 8006f4c:	e000ed04 	.word	0xe000ed04

08006f50 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006f56:	4b05      	ldr	r3, [pc, #20]	@ (8006f6c <xTaskGetTickCount+0x1c>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006f5c:	687b      	ldr	r3, [r7, #4]
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	370c      	adds	r7, #12
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop
 8006f6c:	20001324 	.word	0x20001324

08006f70 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b086      	sub	sp, #24
 8006f74:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006f76:	2300      	movs	r3, #0
 8006f78:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f7a:	4b4f      	ldr	r3, [pc, #316]	@ (80070b8 <xTaskIncrementTick+0x148>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	f040 8090 	bne.w	80070a4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006f84:	4b4d      	ldr	r3, [pc, #308]	@ (80070bc <xTaskIncrementTick+0x14c>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	3301      	adds	r3, #1
 8006f8a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006f8c:	4a4b      	ldr	r2, [pc, #300]	@ (80070bc <xTaskIncrementTick+0x14c>)
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d121      	bne.n	8006fdc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006f98:	4b49      	ldr	r3, [pc, #292]	@ (80070c0 <xTaskIncrementTick+0x150>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d00b      	beq.n	8006fba <xTaskIncrementTick+0x4a>
	__asm volatile
 8006fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fa6:	f383 8811 	msr	BASEPRI, r3
 8006faa:	f3bf 8f6f 	isb	sy
 8006fae:	f3bf 8f4f 	dsb	sy
 8006fb2:	603b      	str	r3, [r7, #0]
}
 8006fb4:	bf00      	nop
 8006fb6:	bf00      	nop
 8006fb8:	e7fd      	b.n	8006fb6 <xTaskIncrementTick+0x46>
 8006fba:	4b41      	ldr	r3, [pc, #260]	@ (80070c0 <xTaskIncrementTick+0x150>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	60fb      	str	r3, [r7, #12]
 8006fc0:	4b40      	ldr	r3, [pc, #256]	@ (80070c4 <xTaskIncrementTick+0x154>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a3e      	ldr	r2, [pc, #248]	@ (80070c0 <xTaskIncrementTick+0x150>)
 8006fc6:	6013      	str	r3, [r2, #0]
 8006fc8:	4a3e      	ldr	r2, [pc, #248]	@ (80070c4 <xTaskIncrementTick+0x154>)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6013      	str	r3, [r2, #0]
 8006fce:	4b3e      	ldr	r3, [pc, #248]	@ (80070c8 <xTaskIncrementTick+0x158>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	3301      	adds	r3, #1
 8006fd4:	4a3c      	ldr	r2, [pc, #240]	@ (80070c8 <xTaskIncrementTick+0x158>)
 8006fd6:	6013      	str	r3, [r2, #0]
 8006fd8:	f000 fb84 	bl	80076e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006fdc:	4b3b      	ldr	r3, [pc, #236]	@ (80070cc <xTaskIncrementTick+0x15c>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	693a      	ldr	r2, [r7, #16]
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d349      	bcc.n	800707a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fe6:	4b36      	ldr	r3, [pc, #216]	@ (80070c0 <xTaskIncrementTick+0x150>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d104      	bne.n	8006ffa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ff0:	4b36      	ldr	r3, [pc, #216]	@ (80070cc <xTaskIncrementTick+0x15c>)
 8006ff2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ff6:	601a      	str	r2, [r3, #0]
					break;
 8006ff8:	e03f      	b.n	800707a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ffa:	4b31      	ldr	r3, [pc, #196]	@ (80070c0 <xTaskIncrementTick+0x150>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	68db      	ldr	r3, [r3, #12]
 8007002:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800700a:	693a      	ldr	r2, [r7, #16]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	429a      	cmp	r2, r3
 8007010:	d203      	bcs.n	800701a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007012:	4a2e      	ldr	r2, [pc, #184]	@ (80070cc <xTaskIncrementTick+0x15c>)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007018:	e02f      	b.n	800707a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	3304      	adds	r3, #4
 800701e:	4618      	mov	r0, r3
 8007020:	f7fe fdcb 	bl	8005bba <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007028:	2b00      	cmp	r3, #0
 800702a:	d004      	beq.n	8007036 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	3318      	adds	r3, #24
 8007030:	4618      	mov	r0, r3
 8007032:	f7fe fdc2 	bl	8005bba <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800703a:	4b25      	ldr	r3, [pc, #148]	@ (80070d0 <xTaskIncrementTick+0x160>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	429a      	cmp	r2, r3
 8007040:	d903      	bls.n	800704a <xTaskIncrementTick+0xda>
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007046:	4a22      	ldr	r2, [pc, #136]	@ (80070d0 <xTaskIncrementTick+0x160>)
 8007048:	6013      	str	r3, [r2, #0]
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800704e:	4613      	mov	r3, r2
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	4413      	add	r3, r2
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	4a1f      	ldr	r2, [pc, #124]	@ (80070d4 <xTaskIncrementTick+0x164>)
 8007058:	441a      	add	r2, r3
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	3304      	adds	r3, #4
 800705e:	4619      	mov	r1, r3
 8007060:	4610      	mov	r0, r2
 8007062:	f7fe fd4d 	bl	8005b00 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800706a:	4b1b      	ldr	r3, [pc, #108]	@ (80070d8 <xTaskIncrementTick+0x168>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007070:	429a      	cmp	r2, r3
 8007072:	d3b8      	bcc.n	8006fe6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007074:	2301      	movs	r3, #1
 8007076:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007078:	e7b5      	b.n	8006fe6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800707a:	4b17      	ldr	r3, [pc, #92]	@ (80070d8 <xTaskIncrementTick+0x168>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007080:	4914      	ldr	r1, [pc, #80]	@ (80070d4 <xTaskIncrementTick+0x164>)
 8007082:	4613      	mov	r3, r2
 8007084:	009b      	lsls	r3, r3, #2
 8007086:	4413      	add	r3, r2
 8007088:	009b      	lsls	r3, r3, #2
 800708a:	440b      	add	r3, r1
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2b01      	cmp	r3, #1
 8007090:	d901      	bls.n	8007096 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007092:	2301      	movs	r3, #1
 8007094:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007096:	4b11      	ldr	r3, [pc, #68]	@ (80070dc <xTaskIncrementTick+0x16c>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d007      	beq.n	80070ae <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800709e:	2301      	movs	r3, #1
 80070a0:	617b      	str	r3, [r7, #20]
 80070a2:	e004      	b.n	80070ae <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80070a4:	4b0e      	ldr	r3, [pc, #56]	@ (80070e0 <xTaskIncrementTick+0x170>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	3301      	adds	r3, #1
 80070aa:	4a0d      	ldr	r2, [pc, #52]	@ (80070e0 <xTaskIncrementTick+0x170>)
 80070ac:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80070ae:	697b      	ldr	r3, [r7, #20]
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3718      	adds	r7, #24
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	20001348 	.word	0x20001348
 80070bc:	20001324 	.word	0x20001324
 80070c0:	200012d8 	.word	0x200012d8
 80070c4:	200012dc 	.word	0x200012dc
 80070c8:	20001338 	.word	0x20001338
 80070cc:	20001340 	.word	0x20001340
 80070d0:	20001328 	.word	0x20001328
 80070d4:	20000e50 	.word	0x20000e50
 80070d8:	20000e4c 	.word	0x20000e4c
 80070dc:	20001334 	.word	0x20001334
 80070e0:	20001330 	.word	0x20001330

080070e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80070e4:	b480      	push	{r7}
 80070e6:	b085      	sub	sp, #20
 80070e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80070ea:	4b2b      	ldr	r3, [pc, #172]	@ (8007198 <vTaskSwitchContext+0xb4>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d003      	beq.n	80070fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80070f2:	4b2a      	ldr	r3, [pc, #168]	@ (800719c <vTaskSwitchContext+0xb8>)
 80070f4:	2201      	movs	r2, #1
 80070f6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80070f8:	e047      	b.n	800718a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80070fa:	4b28      	ldr	r3, [pc, #160]	@ (800719c <vTaskSwitchContext+0xb8>)
 80070fc:	2200      	movs	r2, #0
 80070fe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007100:	4b27      	ldr	r3, [pc, #156]	@ (80071a0 <vTaskSwitchContext+0xbc>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	60fb      	str	r3, [r7, #12]
 8007106:	e011      	b.n	800712c <vTaskSwitchContext+0x48>
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d10b      	bne.n	8007126 <vTaskSwitchContext+0x42>
	__asm volatile
 800710e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007112:	f383 8811 	msr	BASEPRI, r3
 8007116:	f3bf 8f6f 	isb	sy
 800711a:	f3bf 8f4f 	dsb	sy
 800711e:	607b      	str	r3, [r7, #4]
}
 8007120:	bf00      	nop
 8007122:	bf00      	nop
 8007124:	e7fd      	b.n	8007122 <vTaskSwitchContext+0x3e>
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	3b01      	subs	r3, #1
 800712a:	60fb      	str	r3, [r7, #12]
 800712c:	491d      	ldr	r1, [pc, #116]	@ (80071a4 <vTaskSwitchContext+0xc0>)
 800712e:	68fa      	ldr	r2, [r7, #12]
 8007130:	4613      	mov	r3, r2
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	4413      	add	r3, r2
 8007136:	009b      	lsls	r3, r3, #2
 8007138:	440b      	add	r3, r1
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d0e3      	beq.n	8007108 <vTaskSwitchContext+0x24>
 8007140:	68fa      	ldr	r2, [r7, #12]
 8007142:	4613      	mov	r3, r2
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	4413      	add	r3, r2
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	4a16      	ldr	r2, [pc, #88]	@ (80071a4 <vTaskSwitchContext+0xc0>)
 800714c:	4413      	add	r3, r2
 800714e:	60bb      	str	r3, [r7, #8]
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	685a      	ldr	r2, [r3, #4]
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	605a      	str	r2, [r3, #4]
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	685a      	ldr	r2, [r3, #4]
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	3308      	adds	r3, #8
 8007162:	429a      	cmp	r2, r3
 8007164:	d104      	bne.n	8007170 <vTaskSwitchContext+0x8c>
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	685a      	ldr	r2, [r3, #4]
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	605a      	str	r2, [r3, #4]
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	68db      	ldr	r3, [r3, #12]
 8007176:	4a0c      	ldr	r2, [pc, #48]	@ (80071a8 <vTaskSwitchContext+0xc4>)
 8007178:	6013      	str	r3, [r2, #0]
 800717a:	4a09      	ldr	r2, [pc, #36]	@ (80071a0 <vTaskSwitchContext+0xbc>)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007180:	4b09      	ldr	r3, [pc, #36]	@ (80071a8 <vTaskSwitchContext+0xc4>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	3354      	adds	r3, #84	@ 0x54
 8007186:	4a09      	ldr	r2, [pc, #36]	@ (80071ac <vTaskSwitchContext+0xc8>)
 8007188:	6013      	str	r3, [r2, #0]
}
 800718a:	bf00      	nop
 800718c:	3714      	adds	r7, #20
 800718e:	46bd      	mov	sp, r7
 8007190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007194:	4770      	bx	lr
 8007196:	bf00      	nop
 8007198:	20001348 	.word	0x20001348
 800719c:	20001334 	.word	0x20001334
 80071a0:	20001328 	.word	0x20001328
 80071a4:	20000e50 	.word	0x20000e50
 80071a8:	20000e4c 	.word	0x20000e4c
 80071ac:	20000010 	.word	0x20000010

080071b0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
 80071b8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d10b      	bne.n	80071d8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80071c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071c4:	f383 8811 	msr	BASEPRI, r3
 80071c8:	f3bf 8f6f 	isb	sy
 80071cc:	f3bf 8f4f 	dsb	sy
 80071d0:	60fb      	str	r3, [r7, #12]
}
 80071d2:	bf00      	nop
 80071d4:	bf00      	nop
 80071d6:	e7fd      	b.n	80071d4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80071d8:	4b07      	ldr	r3, [pc, #28]	@ (80071f8 <vTaskPlaceOnEventList+0x48>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	3318      	adds	r3, #24
 80071de:	4619      	mov	r1, r3
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f7fe fcb1 	bl	8005b48 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80071e6:	2101      	movs	r1, #1
 80071e8:	6838      	ldr	r0, [r7, #0]
 80071ea:	f000 fc41 	bl	8007a70 <prvAddCurrentTaskToDelayedList>
}
 80071ee:	bf00      	nop
 80071f0:	3710      	adds	r7, #16
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	20000e4c 	.word	0x20000e4c

080071fc <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b086      	sub	sp, #24
 8007200:	af00      	add	r7, sp, #0
 8007202:	60f8      	str	r0, [r7, #12]
 8007204:	60b9      	str	r1, [r7, #8]
 8007206:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d10b      	bne.n	8007226 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800720e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007212:	f383 8811 	msr	BASEPRI, r3
 8007216:	f3bf 8f6f 	isb	sy
 800721a:	f3bf 8f4f 	dsb	sy
 800721e:	617b      	str	r3, [r7, #20]
}
 8007220:	bf00      	nop
 8007222:	bf00      	nop
 8007224:	e7fd      	b.n	8007222 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8007226:	4b12      	ldr	r3, [pc, #72]	@ (8007270 <vTaskPlaceOnUnorderedEventList+0x74>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d10b      	bne.n	8007246 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 800722e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007232:	f383 8811 	msr	BASEPRI, r3
 8007236:	f3bf 8f6f 	isb	sy
 800723a:	f3bf 8f4f 	dsb	sy
 800723e:	613b      	str	r3, [r7, #16]
}
 8007240:	bf00      	nop
 8007242:	bf00      	nop
 8007244:	e7fd      	b.n	8007242 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8007246:	4b0b      	ldr	r3, [pc, #44]	@ (8007274 <vTaskPlaceOnUnorderedEventList+0x78>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	68ba      	ldr	r2, [r7, #8]
 800724c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8007250:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007252:	4b08      	ldr	r3, [pc, #32]	@ (8007274 <vTaskPlaceOnUnorderedEventList+0x78>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	3318      	adds	r3, #24
 8007258:	4619      	mov	r1, r3
 800725a:	68f8      	ldr	r0, [r7, #12]
 800725c:	f7fe fc50 	bl	8005b00 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007260:	2101      	movs	r1, #1
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 fc04 	bl	8007a70 <prvAddCurrentTaskToDelayedList>
}
 8007268:	bf00      	nop
 800726a:	3718      	adds	r7, #24
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}
 8007270:	20001348 	.word	0x20001348
 8007274:	20000e4c 	.word	0x20000e4c

08007278 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007278:	b580      	push	{r7, lr}
 800727a:	b086      	sub	sp, #24
 800727c:	af00      	add	r7, sp, #0
 800727e:	60f8      	str	r0, [r7, #12]
 8007280:	60b9      	str	r1, [r7, #8]
 8007282:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d10b      	bne.n	80072a2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800728a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800728e:	f383 8811 	msr	BASEPRI, r3
 8007292:	f3bf 8f6f 	isb	sy
 8007296:	f3bf 8f4f 	dsb	sy
 800729a:	617b      	str	r3, [r7, #20]
}
 800729c:	bf00      	nop
 800729e:	bf00      	nop
 80072a0:	e7fd      	b.n	800729e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80072a2:	4b0a      	ldr	r3, [pc, #40]	@ (80072cc <vTaskPlaceOnEventListRestricted+0x54>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	3318      	adds	r3, #24
 80072a8:	4619      	mov	r1, r3
 80072aa:	68f8      	ldr	r0, [r7, #12]
 80072ac:	f7fe fc28 	bl	8005b00 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d002      	beq.n	80072bc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80072b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80072ba:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80072bc:	6879      	ldr	r1, [r7, #4]
 80072be:	68b8      	ldr	r0, [r7, #8]
 80072c0:	f000 fbd6 	bl	8007a70 <prvAddCurrentTaskToDelayedList>
	}
 80072c4:	bf00      	nop
 80072c6:	3718      	adds	r7, #24
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}
 80072cc:	20000e4c 	.word	0x20000e4c

080072d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b086      	sub	sp, #24
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d10b      	bne.n	80072fe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80072e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ea:	f383 8811 	msr	BASEPRI, r3
 80072ee:	f3bf 8f6f 	isb	sy
 80072f2:	f3bf 8f4f 	dsb	sy
 80072f6:	60fb      	str	r3, [r7, #12]
}
 80072f8:	bf00      	nop
 80072fa:	bf00      	nop
 80072fc:	e7fd      	b.n	80072fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	3318      	adds	r3, #24
 8007302:	4618      	mov	r0, r3
 8007304:	f7fe fc59 	bl	8005bba <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007308:	4b1d      	ldr	r3, [pc, #116]	@ (8007380 <xTaskRemoveFromEventList+0xb0>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d11d      	bne.n	800734c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	3304      	adds	r3, #4
 8007314:	4618      	mov	r0, r3
 8007316:	f7fe fc50 	bl	8005bba <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800731e:	4b19      	ldr	r3, [pc, #100]	@ (8007384 <xTaskRemoveFromEventList+0xb4>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	429a      	cmp	r2, r3
 8007324:	d903      	bls.n	800732e <xTaskRemoveFromEventList+0x5e>
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800732a:	4a16      	ldr	r2, [pc, #88]	@ (8007384 <xTaskRemoveFromEventList+0xb4>)
 800732c:	6013      	str	r3, [r2, #0]
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007332:	4613      	mov	r3, r2
 8007334:	009b      	lsls	r3, r3, #2
 8007336:	4413      	add	r3, r2
 8007338:	009b      	lsls	r3, r3, #2
 800733a:	4a13      	ldr	r2, [pc, #76]	@ (8007388 <xTaskRemoveFromEventList+0xb8>)
 800733c:	441a      	add	r2, r3
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	3304      	adds	r3, #4
 8007342:	4619      	mov	r1, r3
 8007344:	4610      	mov	r0, r2
 8007346:	f7fe fbdb 	bl	8005b00 <vListInsertEnd>
 800734a:	e005      	b.n	8007358 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	3318      	adds	r3, #24
 8007350:	4619      	mov	r1, r3
 8007352:	480e      	ldr	r0, [pc, #56]	@ (800738c <xTaskRemoveFromEventList+0xbc>)
 8007354:	f7fe fbd4 	bl	8005b00 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007358:	693b      	ldr	r3, [r7, #16]
 800735a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800735c:	4b0c      	ldr	r3, [pc, #48]	@ (8007390 <xTaskRemoveFromEventList+0xc0>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007362:	429a      	cmp	r2, r3
 8007364:	d905      	bls.n	8007372 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007366:	2301      	movs	r3, #1
 8007368:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800736a:	4b0a      	ldr	r3, [pc, #40]	@ (8007394 <xTaskRemoveFromEventList+0xc4>)
 800736c:	2201      	movs	r2, #1
 800736e:	601a      	str	r2, [r3, #0]
 8007370:	e001      	b.n	8007376 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007372:	2300      	movs	r3, #0
 8007374:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007376:	697b      	ldr	r3, [r7, #20]
}
 8007378:	4618      	mov	r0, r3
 800737a:	3718      	adds	r7, #24
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}
 8007380:	20001348 	.word	0x20001348
 8007384:	20001328 	.word	0x20001328
 8007388:	20000e50 	.word	0x20000e50
 800738c:	200012e0 	.word	0x200012e0
 8007390:	20000e4c 	.word	0x20000e4c
 8007394:	20001334 	.word	0x20001334

08007398 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b086      	sub	sp, #24
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80073a2:	4b2a      	ldr	r3, [pc, #168]	@ (800744c <vTaskRemoveFromUnorderedEventList+0xb4>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d10b      	bne.n	80073c2 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 80073aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ae:	f383 8811 	msr	BASEPRI, r3
 80073b2:	f3bf 8f6f 	isb	sy
 80073b6:	f3bf 8f4f 	dsb	sy
 80073ba:	613b      	str	r3, [r7, #16]
}
 80073bc:	bf00      	nop
 80073be:	bf00      	nop
 80073c0:	e7fd      	b.n	80073be <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	68db      	ldr	r3, [r3, #12]
 80073d0:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d10b      	bne.n	80073f0 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 80073d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073dc:	f383 8811 	msr	BASEPRI, r3
 80073e0:	f3bf 8f6f 	isb	sy
 80073e4:	f3bf 8f4f 	dsb	sy
 80073e8:	60fb      	str	r3, [r7, #12]
}
 80073ea:	bf00      	nop
 80073ec:	bf00      	nop
 80073ee:	e7fd      	b.n	80073ec <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f7fe fbe2 	bl	8005bba <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	3304      	adds	r3, #4
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7fe fbdd 	bl	8005bba <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007404:	4b12      	ldr	r3, [pc, #72]	@ (8007450 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	429a      	cmp	r2, r3
 800740a:	d903      	bls.n	8007414 <vTaskRemoveFromUnorderedEventList+0x7c>
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007410:	4a0f      	ldr	r2, [pc, #60]	@ (8007450 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8007412:	6013      	str	r3, [r2, #0]
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007418:	4613      	mov	r3, r2
 800741a:	009b      	lsls	r3, r3, #2
 800741c:	4413      	add	r3, r2
 800741e:	009b      	lsls	r3, r3, #2
 8007420:	4a0c      	ldr	r2, [pc, #48]	@ (8007454 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8007422:	441a      	add	r2, r3
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	3304      	adds	r3, #4
 8007428:	4619      	mov	r1, r3
 800742a:	4610      	mov	r0, r2
 800742c:	f7fe fb68 	bl	8005b00 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007434:	4b08      	ldr	r3, [pc, #32]	@ (8007458 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800743a:	429a      	cmp	r2, r3
 800743c:	d902      	bls.n	8007444 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800743e:	4b07      	ldr	r3, [pc, #28]	@ (800745c <vTaskRemoveFromUnorderedEventList+0xc4>)
 8007440:	2201      	movs	r2, #1
 8007442:	601a      	str	r2, [r3, #0]
	}
}
 8007444:	bf00      	nop
 8007446:	3718      	adds	r7, #24
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}
 800744c:	20001348 	.word	0x20001348
 8007450:	20001328 	.word	0x20001328
 8007454:	20000e50 	.word	0x20000e50
 8007458:	20000e4c 	.word	0x20000e4c
 800745c:	20001334 	.word	0x20001334

08007460 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007460:	b480      	push	{r7}
 8007462:	b083      	sub	sp, #12
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007468:	4b06      	ldr	r3, [pc, #24]	@ (8007484 <vTaskInternalSetTimeOutState+0x24>)
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007470:	4b05      	ldr	r3, [pc, #20]	@ (8007488 <vTaskInternalSetTimeOutState+0x28>)
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	605a      	str	r2, [r3, #4]
}
 8007478:	bf00      	nop
 800747a:	370c      	adds	r7, #12
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr
 8007484:	20001338 	.word	0x20001338
 8007488:	20001324 	.word	0x20001324

0800748c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b088      	sub	sp, #32
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10b      	bne.n	80074b4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800749c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a0:	f383 8811 	msr	BASEPRI, r3
 80074a4:	f3bf 8f6f 	isb	sy
 80074a8:	f3bf 8f4f 	dsb	sy
 80074ac:	613b      	str	r3, [r7, #16]
}
 80074ae:	bf00      	nop
 80074b0:	bf00      	nop
 80074b2:	e7fd      	b.n	80074b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d10b      	bne.n	80074d2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80074ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074be:	f383 8811 	msr	BASEPRI, r3
 80074c2:	f3bf 8f6f 	isb	sy
 80074c6:	f3bf 8f4f 	dsb	sy
 80074ca:	60fb      	str	r3, [r7, #12]
}
 80074cc:	bf00      	nop
 80074ce:	bf00      	nop
 80074d0:	e7fd      	b.n	80074ce <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80074d2:	f000 ffa9 	bl	8008428 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80074d6:	4b1d      	ldr	r3, [pc, #116]	@ (800754c <xTaskCheckForTimeOut+0xc0>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	69ba      	ldr	r2, [r7, #24]
 80074e2:	1ad3      	subs	r3, r2, r3
 80074e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80074ee:	d102      	bne.n	80074f6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80074f0:	2300      	movs	r3, #0
 80074f2:	61fb      	str	r3, [r7, #28]
 80074f4:	e023      	b.n	800753e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	4b15      	ldr	r3, [pc, #84]	@ (8007550 <xTaskCheckForTimeOut+0xc4>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	429a      	cmp	r2, r3
 8007500:	d007      	beq.n	8007512 <xTaskCheckForTimeOut+0x86>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	69ba      	ldr	r2, [r7, #24]
 8007508:	429a      	cmp	r2, r3
 800750a:	d302      	bcc.n	8007512 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800750c:	2301      	movs	r3, #1
 800750e:	61fb      	str	r3, [r7, #28]
 8007510:	e015      	b.n	800753e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	697a      	ldr	r2, [r7, #20]
 8007518:	429a      	cmp	r2, r3
 800751a:	d20b      	bcs.n	8007534 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	1ad2      	subs	r2, r2, r3
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f7ff ff99 	bl	8007460 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800752e:	2300      	movs	r3, #0
 8007530:	61fb      	str	r3, [r7, #28]
 8007532:	e004      	b.n	800753e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	2200      	movs	r2, #0
 8007538:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800753a:	2301      	movs	r3, #1
 800753c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800753e:	f000 ffa5 	bl	800848c <vPortExitCritical>

	return xReturn;
 8007542:	69fb      	ldr	r3, [r7, #28]
}
 8007544:	4618      	mov	r0, r3
 8007546:	3720      	adds	r7, #32
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}
 800754c:	20001324 	.word	0x20001324
 8007550:	20001338 	.word	0x20001338

08007554 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007554:	b480      	push	{r7}
 8007556:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007558:	4b03      	ldr	r3, [pc, #12]	@ (8007568 <vTaskMissedYield+0x14>)
 800755a:	2201      	movs	r2, #1
 800755c:	601a      	str	r2, [r3, #0]
}
 800755e:	bf00      	nop
 8007560:	46bd      	mov	sp, r7
 8007562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007566:	4770      	bx	lr
 8007568:	20001334 	.word	0x20001334

0800756c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b082      	sub	sp, #8
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007574:	f000 f852 	bl	800761c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007578:	4b06      	ldr	r3, [pc, #24]	@ (8007594 <prvIdleTask+0x28>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	2b01      	cmp	r3, #1
 800757e:	d9f9      	bls.n	8007574 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007580:	4b05      	ldr	r3, [pc, #20]	@ (8007598 <prvIdleTask+0x2c>)
 8007582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007586:	601a      	str	r2, [r3, #0]
 8007588:	f3bf 8f4f 	dsb	sy
 800758c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007590:	e7f0      	b.n	8007574 <prvIdleTask+0x8>
 8007592:	bf00      	nop
 8007594:	20000e50 	.word	0x20000e50
 8007598:	e000ed04 	.word	0xe000ed04

0800759c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b082      	sub	sp, #8
 80075a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80075a2:	2300      	movs	r3, #0
 80075a4:	607b      	str	r3, [r7, #4]
 80075a6:	e00c      	b.n	80075c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	4613      	mov	r3, r2
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	4413      	add	r3, r2
 80075b0:	009b      	lsls	r3, r3, #2
 80075b2:	4a12      	ldr	r2, [pc, #72]	@ (80075fc <prvInitialiseTaskLists+0x60>)
 80075b4:	4413      	add	r3, r2
 80075b6:	4618      	mov	r0, r3
 80075b8:	f7fe fa75 	bl	8005aa6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	3301      	adds	r3, #1
 80075c0:	607b      	str	r3, [r7, #4]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2b37      	cmp	r3, #55	@ 0x37
 80075c6:	d9ef      	bls.n	80075a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80075c8:	480d      	ldr	r0, [pc, #52]	@ (8007600 <prvInitialiseTaskLists+0x64>)
 80075ca:	f7fe fa6c 	bl	8005aa6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80075ce:	480d      	ldr	r0, [pc, #52]	@ (8007604 <prvInitialiseTaskLists+0x68>)
 80075d0:	f7fe fa69 	bl	8005aa6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80075d4:	480c      	ldr	r0, [pc, #48]	@ (8007608 <prvInitialiseTaskLists+0x6c>)
 80075d6:	f7fe fa66 	bl	8005aa6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80075da:	480c      	ldr	r0, [pc, #48]	@ (800760c <prvInitialiseTaskLists+0x70>)
 80075dc:	f7fe fa63 	bl	8005aa6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80075e0:	480b      	ldr	r0, [pc, #44]	@ (8007610 <prvInitialiseTaskLists+0x74>)
 80075e2:	f7fe fa60 	bl	8005aa6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80075e6:	4b0b      	ldr	r3, [pc, #44]	@ (8007614 <prvInitialiseTaskLists+0x78>)
 80075e8:	4a05      	ldr	r2, [pc, #20]	@ (8007600 <prvInitialiseTaskLists+0x64>)
 80075ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80075ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007618 <prvInitialiseTaskLists+0x7c>)
 80075ee:	4a05      	ldr	r2, [pc, #20]	@ (8007604 <prvInitialiseTaskLists+0x68>)
 80075f0:	601a      	str	r2, [r3, #0]
}
 80075f2:	bf00      	nop
 80075f4:	3708      	adds	r7, #8
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	bf00      	nop
 80075fc:	20000e50 	.word	0x20000e50
 8007600:	200012b0 	.word	0x200012b0
 8007604:	200012c4 	.word	0x200012c4
 8007608:	200012e0 	.word	0x200012e0
 800760c:	200012f4 	.word	0x200012f4
 8007610:	2000130c 	.word	0x2000130c
 8007614:	200012d8 	.word	0x200012d8
 8007618:	200012dc 	.word	0x200012dc

0800761c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b082      	sub	sp, #8
 8007620:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007622:	e019      	b.n	8007658 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007624:	f000 ff00 	bl	8008428 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007628:	4b10      	ldr	r3, [pc, #64]	@ (800766c <prvCheckTasksWaitingTermination+0x50>)
 800762a:	68db      	ldr	r3, [r3, #12]
 800762c:	68db      	ldr	r3, [r3, #12]
 800762e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	3304      	adds	r3, #4
 8007634:	4618      	mov	r0, r3
 8007636:	f7fe fac0 	bl	8005bba <uxListRemove>
				--uxCurrentNumberOfTasks;
 800763a:	4b0d      	ldr	r3, [pc, #52]	@ (8007670 <prvCheckTasksWaitingTermination+0x54>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	3b01      	subs	r3, #1
 8007640:	4a0b      	ldr	r2, [pc, #44]	@ (8007670 <prvCheckTasksWaitingTermination+0x54>)
 8007642:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007644:	4b0b      	ldr	r3, [pc, #44]	@ (8007674 <prvCheckTasksWaitingTermination+0x58>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	3b01      	subs	r3, #1
 800764a:	4a0a      	ldr	r2, [pc, #40]	@ (8007674 <prvCheckTasksWaitingTermination+0x58>)
 800764c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800764e:	f000 ff1d 	bl	800848c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 f810 	bl	8007678 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007658:	4b06      	ldr	r3, [pc, #24]	@ (8007674 <prvCheckTasksWaitingTermination+0x58>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d1e1      	bne.n	8007624 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007660:	bf00      	nop
 8007662:	bf00      	nop
 8007664:	3708      	adds	r7, #8
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}
 800766a:	bf00      	nop
 800766c:	200012f4 	.word	0x200012f4
 8007670:	20001320 	.word	0x20001320
 8007674:	20001308 	.word	0x20001308

08007678 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007678:	b580      	push	{r7, lr}
 800767a:	b084      	sub	sp, #16
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	3354      	adds	r3, #84	@ 0x54
 8007684:	4618      	mov	r0, r3
 8007686:	f001 fadb 	bl	8008c40 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007690:	2b00      	cmp	r3, #0
 8007692:	d108      	bne.n	80076a6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007698:	4618      	mov	r0, r3
 800769a:	f001 f8b5 	bl	8008808 <vPortFree>
				vPortFree( pxTCB );
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f001 f8b2 	bl	8008808 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80076a4:	e019      	b.n	80076da <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d103      	bne.n	80076b8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f001 f8a9 	bl	8008808 <vPortFree>
	}
 80076b6:	e010      	b.n	80076da <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80076be:	2b02      	cmp	r3, #2
 80076c0:	d00b      	beq.n	80076da <prvDeleteTCB+0x62>
	__asm volatile
 80076c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c6:	f383 8811 	msr	BASEPRI, r3
 80076ca:	f3bf 8f6f 	isb	sy
 80076ce:	f3bf 8f4f 	dsb	sy
 80076d2:	60fb      	str	r3, [r7, #12]
}
 80076d4:	bf00      	nop
 80076d6:	bf00      	nop
 80076d8:	e7fd      	b.n	80076d6 <prvDeleteTCB+0x5e>
	}
 80076da:	bf00      	nop
 80076dc:	3710      	adds	r7, #16
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}
	...

080076e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076ea:	4b0c      	ldr	r3, [pc, #48]	@ (800771c <prvResetNextTaskUnblockTime+0x38>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d104      	bne.n	80076fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80076f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007720 <prvResetNextTaskUnblockTime+0x3c>)
 80076f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80076fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80076fc:	e008      	b.n	8007710 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076fe:	4b07      	ldr	r3, [pc, #28]	@ (800771c <prvResetNextTaskUnblockTime+0x38>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	4a04      	ldr	r2, [pc, #16]	@ (8007720 <prvResetNextTaskUnblockTime+0x3c>)
 800770e:	6013      	str	r3, [r2, #0]
}
 8007710:	bf00      	nop
 8007712:	370c      	adds	r7, #12
 8007714:	46bd      	mov	sp, r7
 8007716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771a:	4770      	bx	lr
 800771c:	200012d8 	.word	0x200012d8
 8007720:	20001340 	.word	0x20001340

08007724 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007724:	b480      	push	{r7}
 8007726:	b083      	sub	sp, #12
 8007728:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800772a:	4b0b      	ldr	r3, [pc, #44]	@ (8007758 <xTaskGetSchedulerState+0x34>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d102      	bne.n	8007738 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007732:	2301      	movs	r3, #1
 8007734:	607b      	str	r3, [r7, #4]
 8007736:	e008      	b.n	800774a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007738:	4b08      	ldr	r3, [pc, #32]	@ (800775c <xTaskGetSchedulerState+0x38>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d102      	bne.n	8007746 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007740:	2302      	movs	r3, #2
 8007742:	607b      	str	r3, [r7, #4]
 8007744:	e001      	b.n	800774a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007746:	2300      	movs	r3, #0
 8007748:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800774a:	687b      	ldr	r3, [r7, #4]
	}
 800774c:	4618      	mov	r0, r3
 800774e:	370c      	adds	r7, #12
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr
 8007758:	2000132c 	.word	0x2000132c
 800775c:	20001348 	.word	0x20001348

08007760 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007760:	b580      	push	{r7, lr}
 8007762:	b084      	sub	sp, #16
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800776c:	2300      	movs	r3, #0
 800776e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d051      	beq.n	800781a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800777a:	4b2a      	ldr	r3, [pc, #168]	@ (8007824 <xTaskPriorityInherit+0xc4>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007780:	429a      	cmp	r2, r3
 8007782:	d241      	bcs.n	8007808 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	699b      	ldr	r3, [r3, #24]
 8007788:	2b00      	cmp	r3, #0
 800778a:	db06      	blt.n	800779a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800778c:	4b25      	ldr	r3, [pc, #148]	@ (8007824 <xTaskPriorityInherit+0xc4>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007792:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	6959      	ldr	r1, [r3, #20]
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077a2:	4613      	mov	r3, r2
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	4413      	add	r3, r2
 80077a8:	009b      	lsls	r3, r3, #2
 80077aa:	4a1f      	ldr	r2, [pc, #124]	@ (8007828 <xTaskPriorityInherit+0xc8>)
 80077ac:	4413      	add	r3, r2
 80077ae:	4299      	cmp	r1, r3
 80077b0:	d122      	bne.n	80077f8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	3304      	adds	r3, #4
 80077b6:	4618      	mov	r0, r3
 80077b8:	f7fe f9ff 	bl	8005bba <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80077bc:	4b19      	ldr	r3, [pc, #100]	@ (8007824 <xTaskPriorityInherit+0xc4>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077ca:	4b18      	ldr	r3, [pc, #96]	@ (800782c <xTaskPriorityInherit+0xcc>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	429a      	cmp	r2, r3
 80077d0:	d903      	bls.n	80077da <xTaskPriorityInherit+0x7a>
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077d6:	4a15      	ldr	r2, [pc, #84]	@ (800782c <xTaskPriorityInherit+0xcc>)
 80077d8:	6013      	str	r3, [r2, #0]
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077de:	4613      	mov	r3, r2
 80077e0:	009b      	lsls	r3, r3, #2
 80077e2:	4413      	add	r3, r2
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	4a10      	ldr	r2, [pc, #64]	@ (8007828 <xTaskPriorityInherit+0xc8>)
 80077e8:	441a      	add	r2, r3
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	3304      	adds	r3, #4
 80077ee:	4619      	mov	r1, r3
 80077f0:	4610      	mov	r0, r2
 80077f2:	f7fe f985 	bl	8005b00 <vListInsertEnd>
 80077f6:	e004      	b.n	8007802 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80077f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007824 <xTaskPriorityInherit+0xc4>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007802:	2301      	movs	r3, #1
 8007804:	60fb      	str	r3, [r7, #12]
 8007806:	e008      	b.n	800781a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800780c:	4b05      	ldr	r3, [pc, #20]	@ (8007824 <xTaskPriorityInherit+0xc4>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007812:	429a      	cmp	r2, r3
 8007814:	d201      	bcs.n	800781a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007816:	2301      	movs	r3, #1
 8007818:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800781a:	68fb      	ldr	r3, [r7, #12]
	}
 800781c:	4618      	mov	r0, r3
 800781e:	3710      	adds	r7, #16
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}
 8007824:	20000e4c 	.word	0x20000e4c
 8007828:	20000e50 	.word	0x20000e50
 800782c:	20001328 	.word	0x20001328

08007830 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007830:	b580      	push	{r7, lr}
 8007832:	b086      	sub	sp, #24
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800783c:	2300      	movs	r3, #0
 800783e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d058      	beq.n	80078f8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007846:	4b2f      	ldr	r3, [pc, #188]	@ (8007904 <xTaskPriorityDisinherit+0xd4>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	693a      	ldr	r2, [r7, #16]
 800784c:	429a      	cmp	r2, r3
 800784e:	d00b      	beq.n	8007868 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007854:	f383 8811 	msr	BASEPRI, r3
 8007858:	f3bf 8f6f 	isb	sy
 800785c:	f3bf 8f4f 	dsb	sy
 8007860:	60fb      	str	r3, [r7, #12]
}
 8007862:	bf00      	nop
 8007864:	bf00      	nop
 8007866:	e7fd      	b.n	8007864 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007868:	693b      	ldr	r3, [r7, #16]
 800786a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800786c:	2b00      	cmp	r3, #0
 800786e:	d10b      	bne.n	8007888 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007874:	f383 8811 	msr	BASEPRI, r3
 8007878:	f3bf 8f6f 	isb	sy
 800787c:	f3bf 8f4f 	dsb	sy
 8007880:	60bb      	str	r3, [r7, #8]
}
 8007882:	bf00      	nop
 8007884:	bf00      	nop
 8007886:	e7fd      	b.n	8007884 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007888:	693b      	ldr	r3, [r7, #16]
 800788a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800788c:	1e5a      	subs	r2, r3, #1
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800789a:	429a      	cmp	r2, r3
 800789c:	d02c      	beq.n	80078f8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d128      	bne.n	80078f8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	3304      	adds	r3, #4
 80078aa:	4618      	mov	r0, r3
 80078ac:	f7fe f985 	bl	8005bba <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078bc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078c8:	4b0f      	ldr	r3, [pc, #60]	@ (8007908 <xTaskPriorityDisinherit+0xd8>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d903      	bls.n	80078d8 <xTaskPriorityDisinherit+0xa8>
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078d4:	4a0c      	ldr	r2, [pc, #48]	@ (8007908 <xTaskPriorityDisinherit+0xd8>)
 80078d6:	6013      	str	r3, [r2, #0]
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078dc:	4613      	mov	r3, r2
 80078de:	009b      	lsls	r3, r3, #2
 80078e0:	4413      	add	r3, r2
 80078e2:	009b      	lsls	r3, r3, #2
 80078e4:	4a09      	ldr	r2, [pc, #36]	@ (800790c <xTaskPriorityDisinherit+0xdc>)
 80078e6:	441a      	add	r2, r3
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	3304      	adds	r3, #4
 80078ec:	4619      	mov	r1, r3
 80078ee:	4610      	mov	r0, r2
 80078f0:	f7fe f906 	bl	8005b00 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80078f4:	2301      	movs	r3, #1
 80078f6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80078f8:	697b      	ldr	r3, [r7, #20]
	}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3718      	adds	r7, #24
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
 8007902:	bf00      	nop
 8007904:	20000e4c 	.word	0x20000e4c
 8007908:	20001328 	.word	0x20001328
 800790c:	20000e50 	.word	0x20000e50

08007910 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007910:	b580      	push	{r7, lr}
 8007912:	b088      	sub	sp, #32
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800791e:	2301      	movs	r3, #1
 8007920:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d06c      	beq.n	8007a02 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800792c:	2b00      	cmp	r3, #0
 800792e:	d10b      	bne.n	8007948 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007934:	f383 8811 	msr	BASEPRI, r3
 8007938:	f3bf 8f6f 	isb	sy
 800793c:	f3bf 8f4f 	dsb	sy
 8007940:	60fb      	str	r3, [r7, #12]
}
 8007942:	bf00      	nop
 8007944:	bf00      	nop
 8007946:	e7fd      	b.n	8007944 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007948:	69bb      	ldr	r3, [r7, #24]
 800794a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800794c:	683a      	ldr	r2, [r7, #0]
 800794e:	429a      	cmp	r2, r3
 8007950:	d902      	bls.n	8007958 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	61fb      	str	r3, [r7, #28]
 8007956:	e002      	b.n	800795e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007958:	69bb      	ldr	r3, [r7, #24]
 800795a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800795c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007962:	69fa      	ldr	r2, [r7, #28]
 8007964:	429a      	cmp	r2, r3
 8007966:	d04c      	beq.n	8007a02 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800796c:	697a      	ldr	r2, [r7, #20]
 800796e:	429a      	cmp	r2, r3
 8007970:	d147      	bne.n	8007a02 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007972:	4b26      	ldr	r3, [pc, #152]	@ (8007a0c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	69ba      	ldr	r2, [r7, #24]
 8007978:	429a      	cmp	r2, r3
 800797a:	d10b      	bne.n	8007994 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800797c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007980:	f383 8811 	msr	BASEPRI, r3
 8007984:	f3bf 8f6f 	isb	sy
 8007988:	f3bf 8f4f 	dsb	sy
 800798c:	60bb      	str	r3, [r7, #8]
}
 800798e:	bf00      	nop
 8007990:	bf00      	nop
 8007992:	e7fd      	b.n	8007990 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007998:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800799a:	69bb      	ldr	r3, [r7, #24]
 800799c:	69fa      	ldr	r2, [r7, #28]
 800799e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80079a0:	69bb      	ldr	r3, [r7, #24]
 80079a2:	699b      	ldr	r3, [r3, #24]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	db04      	blt.n	80079b2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079a8:	69fb      	ldr	r3, [r7, #28]
 80079aa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80079ae:	69bb      	ldr	r3, [r7, #24]
 80079b0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80079b2:	69bb      	ldr	r3, [r7, #24]
 80079b4:	6959      	ldr	r1, [r3, #20]
 80079b6:	693a      	ldr	r2, [r7, #16]
 80079b8:	4613      	mov	r3, r2
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	4413      	add	r3, r2
 80079be:	009b      	lsls	r3, r3, #2
 80079c0:	4a13      	ldr	r2, [pc, #76]	@ (8007a10 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80079c2:	4413      	add	r3, r2
 80079c4:	4299      	cmp	r1, r3
 80079c6:	d11c      	bne.n	8007a02 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80079c8:	69bb      	ldr	r3, [r7, #24]
 80079ca:	3304      	adds	r3, #4
 80079cc:	4618      	mov	r0, r3
 80079ce:	f7fe f8f4 	bl	8005bba <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80079d2:	69bb      	ldr	r3, [r7, #24]
 80079d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079d6:	4b0f      	ldr	r3, [pc, #60]	@ (8007a14 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d903      	bls.n	80079e6 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80079de:	69bb      	ldr	r3, [r7, #24]
 80079e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079e2:	4a0c      	ldr	r2, [pc, #48]	@ (8007a14 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80079e4:	6013      	str	r3, [r2, #0]
 80079e6:	69bb      	ldr	r3, [r7, #24]
 80079e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079ea:	4613      	mov	r3, r2
 80079ec:	009b      	lsls	r3, r3, #2
 80079ee:	4413      	add	r3, r2
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	4a07      	ldr	r2, [pc, #28]	@ (8007a10 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80079f4:	441a      	add	r2, r3
 80079f6:	69bb      	ldr	r3, [r7, #24]
 80079f8:	3304      	adds	r3, #4
 80079fa:	4619      	mov	r1, r3
 80079fc:	4610      	mov	r0, r2
 80079fe:	f7fe f87f 	bl	8005b00 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007a02:	bf00      	nop
 8007a04:	3720      	adds	r7, #32
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	20000e4c 	.word	0x20000e4c
 8007a10:	20000e50 	.word	0x20000e50
 8007a14:	20001328 	.word	0x20001328

08007a18 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8007a1e:	4b09      	ldr	r3, [pc, #36]	@ (8007a44 <uxTaskResetEventItemValue+0x2c>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	699b      	ldr	r3, [r3, #24]
 8007a24:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a26:	4b07      	ldr	r3, [pc, #28]	@ (8007a44 <uxTaskResetEventItemValue+0x2c>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a2c:	4b05      	ldr	r3, [pc, #20]	@ (8007a44 <uxTaskResetEventItemValue+0x2c>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8007a34:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8007a36:	687b      	ldr	r3, [r7, #4]
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	370c      	adds	r7, #12
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr
 8007a44:	20000e4c 	.word	0x20000e4c

08007a48 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007a48:	b480      	push	{r7}
 8007a4a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007a4c:	4b07      	ldr	r3, [pc, #28]	@ (8007a6c <pvTaskIncrementMutexHeldCount+0x24>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d004      	beq.n	8007a5e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007a54:	4b05      	ldr	r3, [pc, #20]	@ (8007a6c <pvTaskIncrementMutexHeldCount+0x24>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007a5a:	3201      	adds	r2, #1
 8007a5c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007a5e:	4b03      	ldr	r3, [pc, #12]	@ (8007a6c <pvTaskIncrementMutexHeldCount+0x24>)
 8007a60:	681b      	ldr	r3, [r3, #0]
	}
 8007a62:	4618      	mov	r0, r3
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr
 8007a6c:	20000e4c 	.word	0x20000e4c

08007a70 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007a7a:	4b21      	ldr	r3, [pc, #132]	@ (8007b00 <prvAddCurrentTaskToDelayedList+0x90>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a80:	4b20      	ldr	r3, [pc, #128]	@ (8007b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	3304      	adds	r3, #4
 8007a86:	4618      	mov	r0, r3
 8007a88:	f7fe f897 	bl	8005bba <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a92:	d10a      	bne.n	8007aaa <prvAddCurrentTaskToDelayedList+0x3a>
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d007      	beq.n	8007aaa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8007b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	3304      	adds	r3, #4
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	4819      	ldr	r0, [pc, #100]	@ (8007b08 <prvAddCurrentTaskToDelayedList+0x98>)
 8007aa4:	f7fe f82c 	bl	8005b00 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007aa8:	e026      	b.n	8007af8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007aaa:	68fa      	ldr	r2, [r7, #12]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4413      	add	r3, r2
 8007ab0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007ab2:	4b14      	ldr	r3, [pc, #80]	@ (8007b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	68ba      	ldr	r2, [r7, #8]
 8007ab8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007aba:	68ba      	ldr	r2, [r7, #8]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d209      	bcs.n	8007ad6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ac2:	4b12      	ldr	r3, [pc, #72]	@ (8007b0c <prvAddCurrentTaskToDelayedList+0x9c>)
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8007b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	3304      	adds	r3, #4
 8007acc:	4619      	mov	r1, r3
 8007ace:	4610      	mov	r0, r2
 8007ad0:	f7fe f83a 	bl	8005b48 <vListInsert>
}
 8007ad4:	e010      	b.n	8007af8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8007b10 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	4b0a      	ldr	r3, [pc, #40]	@ (8007b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	3304      	adds	r3, #4
 8007ae0:	4619      	mov	r1, r3
 8007ae2:	4610      	mov	r0, r2
 8007ae4:	f7fe f830 	bl	8005b48 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8007b14 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	68ba      	ldr	r2, [r7, #8]
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d202      	bcs.n	8007af8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007af2:	4a08      	ldr	r2, [pc, #32]	@ (8007b14 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	6013      	str	r3, [r2, #0]
}
 8007af8:	bf00      	nop
 8007afa:	3710      	adds	r7, #16
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}
 8007b00:	20001324 	.word	0x20001324
 8007b04:	20000e4c 	.word	0x20000e4c
 8007b08:	2000130c 	.word	0x2000130c
 8007b0c:	200012dc 	.word	0x200012dc
 8007b10:	200012d8 	.word	0x200012d8
 8007b14:	20001340 	.word	0x20001340

08007b18 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b08a      	sub	sp, #40	@ 0x28
 8007b1c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007b22:	f000 fb13 	bl	800814c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007b26:	4b1d      	ldr	r3, [pc, #116]	@ (8007b9c <xTimerCreateTimerTask+0x84>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d021      	beq.n	8007b72 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007b32:	2300      	movs	r3, #0
 8007b34:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007b36:	1d3a      	adds	r2, r7, #4
 8007b38:	f107 0108 	add.w	r1, r7, #8
 8007b3c:	f107 030c 	add.w	r3, r7, #12
 8007b40:	4618      	mov	r0, r3
 8007b42:	f7fd fdc3 	bl	80056cc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007b46:	6879      	ldr	r1, [r7, #4]
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	68fa      	ldr	r2, [r7, #12]
 8007b4c:	9202      	str	r2, [sp, #8]
 8007b4e:	9301      	str	r3, [sp, #4]
 8007b50:	2302      	movs	r3, #2
 8007b52:	9300      	str	r3, [sp, #0]
 8007b54:	2300      	movs	r3, #0
 8007b56:	460a      	mov	r2, r1
 8007b58:	4911      	ldr	r1, [pc, #68]	@ (8007ba0 <xTimerCreateTimerTask+0x88>)
 8007b5a:	4812      	ldr	r0, [pc, #72]	@ (8007ba4 <xTimerCreateTimerTask+0x8c>)
 8007b5c:	f7fe fee8 	bl	8006930 <xTaskCreateStatic>
 8007b60:	4603      	mov	r3, r0
 8007b62:	4a11      	ldr	r2, [pc, #68]	@ (8007ba8 <xTimerCreateTimerTask+0x90>)
 8007b64:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007b66:	4b10      	ldr	r3, [pc, #64]	@ (8007ba8 <xTimerCreateTimerTask+0x90>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d001      	beq.n	8007b72 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d10b      	bne.n	8007b90 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b7c:	f383 8811 	msr	BASEPRI, r3
 8007b80:	f3bf 8f6f 	isb	sy
 8007b84:	f3bf 8f4f 	dsb	sy
 8007b88:	613b      	str	r3, [r7, #16]
}
 8007b8a:	bf00      	nop
 8007b8c:	bf00      	nop
 8007b8e:	e7fd      	b.n	8007b8c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007b90:	697b      	ldr	r3, [r7, #20]
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3718      	adds	r7, #24
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	bf00      	nop
 8007b9c:	2000137c 	.word	0x2000137c
 8007ba0:	08008e64 	.word	0x08008e64
 8007ba4:	08007ce5 	.word	0x08007ce5
 8007ba8:	20001380 	.word	0x20001380

08007bac <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b08a      	sub	sp, #40	@ 0x28
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
 8007bb8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d10b      	bne.n	8007bdc <xTimerGenericCommand+0x30>
	__asm volatile
 8007bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc8:	f383 8811 	msr	BASEPRI, r3
 8007bcc:	f3bf 8f6f 	isb	sy
 8007bd0:	f3bf 8f4f 	dsb	sy
 8007bd4:	623b      	str	r3, [r7, #32]
}
 8007bd6:	bf00      	nop
 8007bd8:	bf00      	nop
 8007bda:	e7fd      	b.n	8007bd8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007bdc:	4b19      	ldr	r3, [pc, #100]	@ (8007c44 <xTimerGenericCommand+0x98>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d02a      	beq.n	8007c3a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	2b05      	cmp	r3, #5
 8007bf4:	dc18      	bgt.n	8007c28 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007bf6:	f7ff fd95 	bl	8007724 <xTaskGetSchedulerState>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b02      	cmp	r3, #2
 8007bfe:	d109      	bne.n	8007c14 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007c00:	4b10      	ldr	r3, [pc, #64]	@ (8007c44 <xTimerGenericCommand+0x98>)
 8007c02:	6818      	ldr	r0, [r3, #0]
 8007c04:	f107 0110 	add.w	r1, r7, #16
 8007c08:	2300      	movs	r3, #0
 8007c0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c0c:	f7fe f978 	bl	8005f00 <xQueueGenericSend>
 8007c10:	6278      	str	r0, [r7, #36]	@ 0x24
 8007c12:	e012      	b.n	8007c3a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007c14:	4b0b      	ldr	r3, [pc, #44]	@ (8007c44 <xTimerGenericCommand+0x98>)
 8007c16:	6818      	ldr	r0, [r3, #0]
 8007c18:	f107 0110 	add.w	r1, r7, #16
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f7fe f96e 	bl	8005f00 <xQueueGenericSend>
 8007c24:	6278      	str	r0, [r7, #36]	@ 0x24
 8007c26:	e008      	b.n	8007c3a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007c28:	4b06      	ldr	r3, [pc, #24]	@ (8007c44 <xTimerGenericCommand+0x98>)
 8007c2a:	6818      	ldr	r0, [r3, #0]
 8007c2c:	f107 0110 	add.w	r1, r7, #16
 8007c30:	2300      	movs	r3, #0
 8007c32:	683a      	ldr	r2, [r7, #0]
 8007c34:	f7fe fa66 	bl	8006104 <xQueueGenericSendFromISR>
 8007c38:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3728      	adds	r7, #40	@ 0x28
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}
 8007c44:	2000137c 	.word	0x2000137c

08007c48 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b088      	sub	sp, #32
 8007c4c:	af02      	add	r7, sp, #8
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c52:	4b23      	ldr	r3, [pc, #140]	@ (8007ce0 <prvProcessExpiredTimer+0x98>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	68db      	ldr	r3, [r3, #12]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	3304      	adds	r3, #4
 8007c60:	4618      	mov	r0, r3
 8007c62:	f7fd ffaa 	bl	8005bba <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c6c:	f003 0304 	and.w	r3, r3, #4
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d023      	beq.n	8007cbc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	699a      	ldr	r2, [r3, #24]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	18d1      	adds	r1, r2, r3
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	683a      	ldr	r2, [r7, #0]
 8007c80:	6978      	ldr	r0, [r7, #20]
 8007c82:	f000 f8d5 	bl	8007e30 <prvInsertTimerInActiveList>
 8007c86:	4603      	mov	r3, r0
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d020      	beq.n	8007cce <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	2300      	movs	r3, #0
 8007c92:	687a      	ldr	r2, [r7, #4]
 8007c94:	2100      	movs	r1, #0
 8007c96:	6978      	ldr	r0, [r7, #20]
 8007c98:	f7ff ff88 	bl	8007bac <xTimerGenericCommand>
 8007c9c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d114      	bne.n	8007cce <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ca8:	f383 8811 	msr	BASEPRI, r3
 8007cac:	f3bf 8f6f 	isb	sy
 8007cb0:	f3bf 8f4f 	dsb	sy
 8007cb4:	60fb      	str	r3, [r7, #12]
}
 8007cb6:	bf00      	nop
 8007cb8:	bf00      	nop
 8007cba:	e7fd      	b.n	8007cb8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007cc2:	f023 0301 	bic.w	r3, r3, #1
 8007cc6:	b2da      	uxtb	r2, r3
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	6978      	ldr	r0, [r7, #20]
 8007cd4:	4798      	blx	r3
}
 8007cd6:	bf00      	nop
 8007cd8:	3718      	adds	r7, #24
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	20001374 	.word	0x20001374

08007ce4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b084      	sub	sp, #16
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007cec:	f107 0308 	add.w	r3, r7, #8
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	f000 f859 	bl	8007da8 <prvGetNextExpireTime>
 8007cf6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	68f8      	ldr	r0, [r7, #12]
 8007cfe:	f000 f805 	bl	8007d0c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007d02:	f000 f8d7 	bl	8007eb4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007d06:	bf00      	nop
 8007d08:	e7f0      	b.n	8007cec <prvTimerTask+0x8>
	...

08007d0c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007d16:	f7ff f86f 	bl	8006df8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007d1a:	f107 0308 	add.w	r3, r7, #8
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f000 f866 	bl	8007df0 <prvSampleTimeNow>
 8007d24:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d130      	bne.n	8007d8e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d10a      	bne.n	8007d48 <prvProcessTimerOrBlockTask+0x3c>
 8007d32:	687a      	ldr	r2, [r7, #4]
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d806      	bhi.n	8007d48 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007d3a:	f7ff f86b 	bl	8006e14 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007d3e:	68f9      	ldr	r1, [r7, #12]
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f7ff ff81 	bl	8007c48 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007d46:	e024      	b.n	8007d92 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d008      	beq.n	8007d60 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007d4e:	4b13      	ldr	r3, [pc, #76]	@ (8007d9c <prvProcessTimerOrBlockTask+0x90>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d101      	bne.n	8007d5c <prvProcessTimerOrBlockTask+0x50>
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e000      	b.n	8007d5e <prvProcessTimerOrBlockTask+0x52>
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007d60:	4b0f      	ldr	r3, [pc, #60]	@ (8007da0 <prvProcessTimerOrBlockTask+0x94>)
 8007d62:	6818      	ldr	r0, [r3, #0]
 8007d64:	687a      	ldr	r2, [r7, #4]
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	1ad3      	subs	r3, r2, r3
 8007d6a:	683a      	ldr	r2, [r7, #0]
 8007d6c:	4619      	mov	r1, r3
 8007d6e:	f7fe fdab 	bl	80068c8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007d72:	f7ff f84f 	bl	8006e14 <xTaskResumeAll>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d10a      	bne.n	8007d92 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007d7c:	4b09      	ldr	r3, [pc, #36]	@ (8007da4 <prvProcessTimerOrBlockTask+0x98>)
 8007d7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d82:	601a      	str	r2, [r3, #0]
 8007d84:	f3bf 8f4f 	dsb	sy
 8007d88:	f3bf 8f6f 	isb	sy
}
 8007d8c:	e001      	b.n	8007d92 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007d8e:	f7ff f841 	bl	8006e14 <xTaskResumeAll>
}
 8007d92:	bf00      	nop
 8007d94:	3710      	adds	r7, #16
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}
 8007d9a:	bf00      	nop
 8007d9c:	20001378 	.word	0x20001378
 8007da0:	2000137c 	.word	0x2000137c
 8007da4:	e000ed04 	.word	0xe000ed04

08007da8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007da8:	b480      	push	{r7}
 8007daa:	b085      	sub	sp, #20
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007db0:	4b0e      	ldr	r3, [pc, #56]	@ (8007dec <prvGetNextExpireTime+0x44>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d101      	bne.n	8007dbe <prvGetNextExpireTime+0x16>
 8007dba:	2201      	movs	r2, #1
 8007dbc:	e000      	b.n	8007dc0 <prvGetNextExpireTime+0x18>
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d105      	bne.n	8007dd8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007dcc:	4b07      	ldr	r3, [pc, #28]	@ (8007dec <prvGetNextExpireTime+0x44>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	68db      	ldr	r3, [r3, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	60fb      	str	r3, [r7, #12]
 8007dd6:	e001      	b.n	8007ddc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3714      	adds	r7, #20
 8007de2:	46bd      	mov	sp, r7
 8007de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de8:	4770      	bx	lr
 8007dea:	bf00      	nop
 8007dec:	20001374 	.word	0x20001374

08007df0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007df8:	f7ff f8aa 	bl	8006f50 <xTaskGetTickCount>
 8007dfc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8007e2c <prvSampleTimeNow+0x3c>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	68fa      	ldr	r2, [r7, #12]
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d205      	bcs.n	8007e14 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007e08:	f000 f93a 	bl	8008080 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	601a      	str	r2, [r3, #0]
 8007e12:	e002      	b.n	8007e1a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007e1a:	4a04      	ldr	r2, [pc, #16]	@ (8007e2c <prvSampleTimeNow+0x3c>)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007e20:	68fb      	ldr	r3, [r7, #12]
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3710      	adds	r7, #16
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}
 8007e2a:	bf00      	nop
 8007e2c:	20001384 	.word	0x20001384

08007e30 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b086      	sub	sp, #24
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	60f8      	str	r0, [r7, #12]
 8007e38:	60b9      	str	r1, [r7, #8]
 8007e3a:	607a      	str	r2, [r7, #4]
 8007e3c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	68ba      	ldr	r2, [r7, #8]
 8007e46:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	68fa      	ldr	r2, [r7, #12]
 8007e4c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007e4e:	68ba      	ldr	r2, [r7, #8]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	429a      	cmp	r2, r3
 8007e54:	d812      	bhi.n	8007e7c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e56:	687a      	ldr	r2, [r7, #4]
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	1ad2      	subs	r2, r2, r3
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	699b      	ldr	r3, [r3, #24]
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d302      	bcc.n	8007e6a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007e64:	2301      	movs	r3, #1
 8007e66:	617b      	str	r3, [r7, #20]
 8007e68:	e01b      	b.n	8007ea2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007e6a:	4b10      	ldr	r3, [pc, #64]	@ (8007eac <prvInsertTimerInActiveList+0x7c>)
 8007e6c:	681a      	ldr	r2, [r3, #0]
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	3304      	adds	r3, #4
 8007e72:	4619      	mov	r1, r3
 8007e74:	4610      	mov	r0, r2
 8007e76:	f7fd fe67 	bl	8005b48 <vListInsert>
 8007e7a:	e012      	b.n	8007ea2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007e7c:	687a      	ldr	r2, [r7, #4]
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d206      	bcs.n	8007e92 <prvInsertTimerInActiveList+0x62>
 8007e84:	68ba      	ldr	r2, [r7, #8]
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	d302      	bcc.n	8007e92 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	617b      	str	r3, [r7, #20]
 8007e90:	e007      	b.n	8007ea2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007e92:	4b07      	ldr	r3, [pc, #28]	@ (8007eb0 <prvInsertTimerInActiveList+0x80>)
 8007e94:	681a      	ldr	r2, [r3, #0]
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	3304      	adds	r3, #4
 8007e9a:	4619      	mov	r1, r3
 8007e9c:	4610      	mov	r0, r2
 8007e9e:	f7fd fe53 	bl	8005b48 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007ea2:	697b      	ldr	r3, [r7, #20]
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3718      	adds	r7, #24
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}
 8007eac:	20001378 	.word	0x20001378
 8007eb0:	20001374 	.word	0x20001374

08007eb4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b08e      	sub	sp, #56	@ 0x38
 8007eb8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007eba:	e0ce      	b.n	800805a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	da19      	bge.n	8007ef6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007ec2:	1d3b      	adds	r3, r7, #4
 8007ec4:	3304      	adds	r3, #4
 8007ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d10b      	bne.n	8007ee6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ed2:	f383 8811 	msr	BASEPRI, r3
 8007ed6:	f3bf 8f6f 	isb	sy
 8007eda:	f3bf 8f4f 	dsb	sy
 8007ede:	61fb      	str	r3, [r7, #28]
}
 8007ee0:	bf00      	nop
 8007ee2:	bf00      	nop
 8007ee4:	e7fd      	b.n	8007ee2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007eec:	6850      	ldr	r0, [r2, #4]
 8007eee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ef0:	6892      	ldr	r2, [r2, #8]
 8007ef2:	4611      	mov	r1, r2
 8007ef4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	f2c0 80ae 	blt.w	800805a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f04:	695b      	ldr	r3, [r3, #20]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d004      	beq.n	8007f14 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f0c:	3304      	adds	r3, #4
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7fd fe53 	bl	8005bba <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007f14:	463b      	mov	r3, r7
 8007f16:	4618      	mov	r0, r3
 8007f18:	f7ff ff6a 	bl	8007df0 <prvSampleTimeNow>
 8007f1c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2b09      	cmp	r3, #9
 8007f22:	f200 8097 	bhi.w	8008054 <prvProcessReceivedCommands+0x1a0>
 8007f26:	a201      	add	r2, pc, #4	@ (adr r2, 8007f2c <prvProcessReceivedCommands+0x78>)
 8007f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f2c:	08007f55 	.word	0x08007f55
 8007f30:	08007f55 	.word	0x08007f55
 8007f34:	08007f55 	.word	0x08007f55
 8007f38:	08007fcb 	.word	0x08007fcb
 8007f3c:	08007fdf 	.word	0x08007fdf
 8007f40:	0800802b 	.word	0x0800802b
 8007f44:	08007f55 	.word	0x08007f55
 8007f48:	08007f55 	.word	0x08007f55
 8007f4c:	08007fcb 	.word	0x08007fcb
 8007f50:	08007fdf 	.word	0x08007fdf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f5a:	f043 0301 	orr.w	r3, r3, #1
 8007f5e:	b2da      	uxtb	r2, r3
 8007f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007f66:	68ba      	ldr	r2, [r7, #8]
 8007f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f6a:	699b      	ldr	r3, [r3, #24]
 8007f6c:	18d1      	adds	r1, r2, r3
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f74:	f7ff ff5c 	bl	8007e30 <prvInsertTimerInActiveList>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d06c      	beq.n	8008058 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f80:	6a1b      	ldr	r3, [r3, #32]
 8007f82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f84:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f8c:	f003 0304 	and.w	r3, r3, #4
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d061      	beq.n	8008058 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007f94:	68ba      	ldr	r2, [r7, #8]
 8007f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f98:	699b      	ldr	r3, [r3, #24]
 8007f9a:	441a      	add	r2, r3
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	9300      	str	r3, [sp, #0]
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	2100      	movs	r1, #0
 8007fa4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fa6:	f7ff fe01 	bl	8007bac <xTimerGenericCommand>
 8007faa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007fac:	6a3b      	ldr	r3, [r7, #32]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d152      	bne.n	8008058 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb6:	f383 8811 	msr	BASEPRI, r3
 8007fba:	f3bf 8f6f 	isb	sy
 8007fbe:	f3bf 8f4f 	dsb	sy
 8007fc2:	61bb      	str	r3, [r7, #24]
}
 8007fc4:	bf00      	nop
 8007fc6:	bf00      	nop
 8007fc8:	e7fd      	b.n	8007fc6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fcc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fd0:	f023 0301 	bic.w	r3, r3, #1
 8007fd4:	b2da      	uxtb	r2, r3
 8007fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007fdc:	e03d      	b.n	800805a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fe4:	f043 0301 	orr.w	r3, r3, #1
 8007fe8:	b2da      	uxtb	r2, r3
 8007fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007ff0:	68ba      	ldr	r2, [r7, #8]
 8007ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ff4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ff8:	699b      	ldr	r3, [r3, #24]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d10b      	bne.n	8008016 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008002:	f383 8811 	msr	BASEPRI, r3
 8008006:	f3bf 8f6f 	isb	sy
 800800a:	f3bf 8f4f 	dsb	sy
 800800e:	617b      	str	r3, [r7, #20]
}
 8008010:	bf00      	nop
 8008012:	bf00      	nop
 8008014:	e7fd      	b.n	8008012 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008018:	699a      	ldr	r2, [r3, #24]
 800801a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800801c:	18d1      	adds	r1, r2, r3
 800801e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008020:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008022:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008024:	f7ff ff04 	bl	8007e30 <prvInsertTimerInActiveList>
					break;
 8008028:	e017      	b.n	800805a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800802a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800802c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008030:	f003 0302 	and.w	r3, r3, #2
 8008034:	2b00      	cmp	r3, #0
 8008036:	d103      	bne.n	8008040 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008038:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800803a:	f000 fbe5 	bl	8008808 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800803e:	e00c      	b.n	800805a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008042:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008046:	f023 0301 	bic.w	r3, r3, #1
 800804a:	b2da      	uxtb	r2, r3
 800804c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800804e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008052:	e002      	b.n	800805a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008054:	bf00      	nop
 8008056:	e000      	b.n	800805a <prvProcessReceivedCommands+0x1a6>
					break;
 8008058:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800805a:	4b08      	ldr	r3, [pc, #32]	@ (800807c <prvProcessReceivedCommands+0x1c8>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	1d39      	adds	r1, r7, #4
 8008060:	2200      	movs	r2, #0
 8008062:	4618      	mov	r0, r3
 8008064:	f7fe f8ec 	bl	8006240 <xQueueReceive>
 8008068:	4603      	mov	r3, r0
 800806a:	2b00      	cmp	r3, #0
 800806c:	f47f af26 	bne.w	8007ebc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008070:	bf00      	nop
 8008072:	bf00      	nop
 8008074:	3730      	adds	r7, #48	@ 0x30
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}
 800807a:	bf00      	nop
 800807c:	2000137c 	.word	0x2000137c

08008080 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b088      	sub	sp, #32
 8008084:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008086:	e049      	b.n	800811c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008088:	4b2e      	ldr	r3, [pc, #184]	@ (8008144 <prvSwitchTimerLists+0xc4>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68db      	ldr	r3, [r3, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008092:	4b2c      	ldr	r3, [pc, #176]	@ (8008144 <prvSwitchTimerLists+0xc4>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	68db      	ldr	r3, [r3, #12]
 8008098:	68db      	ldr	r3, [r3, #12]
 800809a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	3304      	adds	r3, #4
 80080a0:	4618      	mov	r0, r3
 80080a2:	f7fd fd8a 	bl	8005bba <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	6a1b      	ldr	r3, [r3, #32]
 80080aa:	68f8      	ldr	r0, [r7, #12]
 80080ac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80080b4:	f003 0304 	and.w	r3, r3, #4
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d02f      	beq.n	800811c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	699b      	ldr	r3, [r3, #24]
 80080c0:	693a      	ldr	r2, [r7, #16]
 80080c2:	4413      	add	r3, r2
 80080c4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80080c6:	68ba      	ldr	r2, [r7, #8]
 80080c8:	693b      	ldr	r3, [r7, #16]
 80080ca:	429a      	cmp	r2, r3
 80080cc:	d90e      	bls.n	80080ec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	68ba      	ldr	r2, [r7, #8]
 80080d2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	68fa      	ldr	r2, [r7, #12]
 80080d8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80080da:	4b1a      	ldr	r3, [pc, #104]	@ (8008144 <prvSwitchTimerLists+0xc4>)
 80080dc:	681a      	ldr	r2, [r3, #0]
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	3304      	adds	r3, #4
 80080e2:	4619      	mov	r1, r3
 80080e4:	4610      	mov	r0, r2
 80080e6:	f7fd fd2f 	bl	8005b48 <vListInsert>
 80080ea:	e017      	b.n	800811c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80080ec:	2300      	movs	r3, #0
 80080ee:	9300      	str	r3, [sp, #0]
 80080f0:	2300      	movs	r3, #0
 80080f2:	693a      	ldr	r2, [r7, #16]
 80080f4:	2100      	movs	r1, #0
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f7ff fd58 	bl	8007bac <xTimerGenericCommand>
 80080fc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d10b      	bne.n	800811c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008108:	f383 8811 	msr	BASEPRI, r3
 800810c:	f3bf 8f6f 	isb	sy
 8008110:	f3bf 8f4f 	dsb	sy
 8008114:	603b      	str	r3, [r7, #0]
}
 8008116:	bf00      	nop
 8008118:	bf00      	nop
 800811a:	e7fd      	b.n	8008118 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800811c:	4b09      	ldr	r3, [pc, #36]	@ (8008144 <prvSwitchTimerLists+0xc4>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d1b0      	bne.n	8008088 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008126:	4b07      	ldr	r3, [pc, #28]	@ (8008144 <prvSwitchTimerLists+0xc4>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800812c:	4b06      	ldr	r3, [pc, #24]	@ (8008148 <prvSwitchTimerLists+0xc8>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a04      	ldr	r2, [pc, #16]	@ (8008144 <prvSwitchTimerLists+0xc4>)
 8008132:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008134:	4a04      	ldr	r2, [pc, #16]	@ (8008148 <prvSwitchTimerLists+0xc8>)
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	6013      	str	r3, [r2, #0]
}
 800813a:	bf00      	nop
 800813c:	3718      	adds	r7, #24
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}
 8008142:	bf00      	nop
 8008144:	20001374 	.word	0x20001374
 8008148:	20001378 	.word	0x20001378

0800814c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b082      	sub	sp, #8
 8008150:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008152:	f000 f969 	bl	8008428 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008156:	4b15      	ldr	r3, [pc, #84]	@ (80081ac <prvCheckForValidListAndQueue+0x60>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d120      	bne.n	80081a0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800815e:	4814      	ldr	r0, [pc, #80]	@ (80081b0 <prvCheckForValidListAndQueue+0x64>)
 8008160:	f7fd fca1 	bl	8005aa6 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008164:	4813      	ldr	r0, [pc, #76]	@ (80081b4 <prvCheckForValidListAndQueue+0x68>)
 8008166:	f7fd fc9e 	bl	8005aa6 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800816a:	4b13      	ldr	r3, [pc, #76]	@ (80081b8 <prvCheckForValidListAndQueue+0x6c>)
 800816c:	4a10      	ldr	r2, [pc, #64]	@ (80081b0 <prvCheckForValidListAndQueue+0x64>)
 800816e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008170:	4b12      	ldr	r3, [pc, #72]	@ (80081bc <prvCheckForValidListAndQueue+0x70>)
 8008172:	4a10      	ldr	r2, [pc, #64]	@ (80081b4 <prvCheckForValidListAndQueue+0x68>)
 8008174:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008176:	2300      	movs	r3, #0
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	4b11      	ldr	r3, [pc, #68]	@ (80081c0 <prvCheckForValidListAndQueue+0x74>)
 800817c:	4a11      	ldr	r2, [pc, #68]	@ (80081c4 <prvCheckForValidListAndQueue+0x78>)
 800817e:	2110      	movs	r1, #16
 8008180:	200a      	movs	r0, #10
 8008182:	f7fd fdaf 	bl	8005ce4 <xQueueGenericCreateStatic>
 8008186:	4603      	mov	r3, r0
 8008188:	4a08      	ldr	r2, [pc, #32]	@ (80081ac <prvCheckForValidListAndQueue+0x60>)
 800818a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800818c:	4b07      	ldr	r3, [pc, #28]	@ (80081ac <prvCheckForValidListAndQueue+0x60>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d005      	beq.n	80081a0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008194:	4b05      	ldr	r3, [pc, #20]	@ (80081ac <prvCheckForValidListAndQueue+0x60>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	490b      	ldr	r1, [pc, #44]	@ (80081c8 <prvCheckForValidListAndQueue+0x7c>)
 800819a:	4618      	mov	r0, r3
 800819c:	f7fe fb6a 	bl	8006874 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80081a0:	f000 f974 	bl	800848c <vPortExitCritical>
}
 80081a4:	bf00      	nop
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop
 80081ac:	2000137c 	.word	0x2000137c
 80081b0:	2000134c 	.word	0x2000134c
 80081b4:	20001360 	.word	0x20001360
 80081b8:	20001374 	.word	0x20001374
 80081bc:	20001378 	.word	0x20001378
 80081c0:	20001428 	.word	0x20001428
 80081c4:	20001388 	.word	0x20001388
 80081c8:	08008e6c 	.word	0x08008e6c

080081cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80081cc:	b480      	push	{r7}
 80081ce:	b085      	sub	sp, #20
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	60f8      	str	r0, [r7, #12]
 80081d4:	60b9      	str	r1, [r7, #8]
 80081d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	3b04      	subs	r3, #4
 80081dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80081e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	3b04      	subs	r3, #4
 80081ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	f023 0201 	bic.w	r2, r3, #1
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	3b04      	subs	r3, #4
 80081fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80081fc:	4a0c      	ldr	r2, [pc, #48]	@ (8008230 <pxPortInitialiseStack+0x64>)
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	3b14      	subs	r3, #20
 8008206:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008208:	687a      	ldr	r2, [r7, #4]
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	3b04      	subs	r3, #4
 8008212:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f06f 0202 	mvn.w	r2, #2
 800821a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	3b20      	subs	r3, #32
 8008220:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008222:	68fb      	ldr	r3, [r7, #12]
}
 8008224:	4618      	mov	r0, r3
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr
 8008230:	08008235 	.word	0x08008235

08008234 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008234:	b480      	push	{r7}
 8008236:	b085      	sub	sp, #20
 8008238:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800823a:	2300      	movs	r3, #0
 800823c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800823e:	4b13      	ldr	r3, [pc, #76]	@ (800828c <prvTaskExitError+0x58>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008246:	d00b      	beq.n	8008260 <prvTaskExitError+0x2c>
	__asm volatile
 8008248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824c:	f383 8811 	msr	BASEPRI, r3
 8008250:	f3bf 8f6f 	isb	sy
 8008254:	f3bf 8f4f 	dsb	sy
 8008258:	60fb      	str	r3, [r7, #12]
}
 800825a:	bf00      	nop
 800825c:	bf00      	nop
 800825e:	e7fd      	b.n	800825c <prvTaskExitError+0x28>
	__asm volatile
 8008260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008264:	f383 8811 	msr	BASEPRI, r3
 8008268:	f3bf 8f6f 	isb	sy
 800826c:	f3bf 8f4f 	dsb	sy
 8008270:	60bb      	str	r3, [r7, #8]
}
 8008272:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008274:	bf00      	nop
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d0fc      	beq.n	8008276 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800827c:	bf00      	nop
 800827e:	bf00      	nop
 8008280:	3714      	adds	r7, #20
 8008282:	46bd      	mov	sp, r7
 8008284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008288:	4770      	bx	lr
 800828a:	bf00      	nop
 800828c:	2000000c 	.word	0x2000000c

08008290 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008290:	4b07      	ldr	r3, [pc, #28]	@ (80082b0 <pxCurrentTCBConst2>)
 8008292:	6819      	ldr	r1, [r3, #0]
 8008294:	6808      	ldr	r0, [r1, #0]
 8008296:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800829a:	f380 8809 	msr	PSP, r0
 800829e:	f3bf 8f6f 	isb	sy
 80082a2:	f04f 0000 	mov.w	r0, #0
 80082a6:	f380 8811 	msr	BASEPRI, r0
 80082aa:	4770      	bx	lr
 80082ac:	f3af 8000 	nop.w

080082b0 <pxCurrentTCBConst2>:
 80082b0:	20000e4c 	.word	0x20000e4c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80082b4:	bf00      	nop
 80082b6:	bf00      	nop

080082b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80082b8:	4808      	ldr	r0, [pc, #32]	@ (80082dc <prvPortStartFirstTask+0x24>)
 80082ba:	6800      	ldr	r0, [r0, #0]
 80082bc:	6800      	ldr	r0, [r0, #0]
 80082be:	f380 8808 	msr	MSP, r0
 80082c2:	f04f 0000 	mov.w	r0, #0
 80082c6:	f380 8814 	msr	CONTROL, r0
 80082ca:	b662      	cpsie	i
 80082cc:	b661      	cpsie	f
 80082ce:	f3bf 8f4f 	dsb	sy
 80082d2:	f3bf 8f6f 	isb	sy
 80082d6:	df00      	svc	0
 80082d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80082da:	bf00      	nop
 80082dc:	e000ed08 	.word	0xe000ed08

080082e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b086      	sub	sp, #24
 80082e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80082e6:	4b47      	ldr	r3, [pc, #284]	@ (8008404 <xPortStartScheduler+0x124>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a47      	ldr	r2, [pc, #284]	@ (8008408 <xPortStartScheduler+0x128>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d10b      	bne.n	8008308 <xPortStartScheduler+0x28>
	__asm volatile
 80082f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f4:	f383 8811 	msr	BASEPRI, r3
 80082f8:	f3bf 8f6f 	isb	sy
 80082fc:	f3bf 8f4f 	dsb	sy
 8008300:	60fb      	str	r3, [r7, #12]
}
 8008302:	bf00      	nop
 8008304:	bf00      	nop
 8008306:	e7fd      	b.n	8008304 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008308:	4b3e      	ldr	r3, [pc, #248]	@ (8008404 <xPortStartScheduler+0x124>)
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a3f      	ldr	r2, [pc, #252]	@ (800840c <xPortStartScheduler+0x12c>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d10b      	bne.n	800832a <xPortStartScheduler+0x4a>
	__asm volatile
 8008312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008316:	f383 8811 	msr	BASEPRI, r3
 800831a:	f3bf 8f6f 	isb	sy
 800831e:	f3bf 8f4f 	dsb	sy
 8008322:	613b      	str	r3, [r7, #16]
}
 8008324:	bf00      	nop
 8008326:	bf00      	nop
 8008328:	e7fd      	b.n	8008326 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800832a:	4b39      	ldr	r3, [pc, #228]	@ (8008410 <xPortStartScheduler+0x130>)
 800832c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	781b      	ldrb	r3, [r3, #0]
 8008332:	b2db      	uxtb	r3, r3
 8008334:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	22ff      	movs	r2, #255	@ 0xff
 800833a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	781b      	ldrb	r3, [r3, #0]
 8008340:	b2db      	uxtb	r3, r3
 8008342:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008344:	78fb      	ldrb	r3, [r7, #3]
 8008346:	b2db      	uxtb	r3, r3
 8008348:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800834c:	b2da      	uxtb	r2, r3
 800834e:	4b31      	ldr	r3, [pc, #196]	@ (8008414 <xPortStartScheduler+0x134>)
 8008350:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008352:	4b31      	ldr	r3, [pc, #196]	@ (8008418 <xPortStartScheduler+0x138>)
 8008354:	2207      	movs	r2, #7
 8008356:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008358:	e009      	b.n	800836e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800835a:	4b2f      	ldr	r3, [pc, #188]	@ (8008418 <xPortStartScheduler+0x138>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	3b01      	subs	r3, #1
 8008360:	4a2d      	ldr	r2, [pc, #180]	@ (8008418 <xPortStartScheduler+0x138>)
 8008362:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008364:	78fb      	ldrb	r3, [r7, #3]
 8008366:	b2db      	uxtb	r3, r3
 8008368:	005b      	lsls	r3, r3, #1
 800836a:	b2db      	uxtb	r3, r3
 800836c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800836e:	78fb      	ldrb	r3, [r7, #3]
 8008370:	b2db      	uxtb	r3, r3
 8008372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008376:	2b80      	cmp	r3, #128	@ 0x80
 8008378:	d0ef      	beq.n	800835a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800837a:	4b27      	ldr	r3, [pc, #156]	@ (8008418 <xPortStartScheduler+0x138>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f1c3 0307 	rsb	r3, r3, #7
 8008382:	2b04      	cmp	r3, #4
 8008384:	d00b      	beq.n	800839e <xPortStartScheduler+0xbe>
	__asm volatile
 8008386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800838a:	f383 8811 	msr	BASEPRI, r3
 800838e:	f3bf 8f6f 	isb	sy
 8008392:	f3bf 8f4f 	dsb	sy
 8008396:	60bb      	str	r3, [r7, #8]
}
 8008398:	bf00      	nop
 800839a:	bf00      	nop
 800839c:	e7fd      	b.n	800839a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800839e:	4b1e      	ldr	r3, [pc, #120]	@ (8008418 <xPortStartScheduler+0x138>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	021b      	lsls	r3, r3, #8
 80083a4:	4a1c      	ldr	r2, [pc, #112]	@ (8008418 <xPortStartScheduler+0x138>)
 80083a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80083a8:	4b1b      	ldr	r3, [pc, #108]	@ (8008418 <xPortStartScheduler+0x138>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80083b0:	4a19      	ldr	r2, [pc, #100]	@ (8008418 <xPortStartScheduler+0x138>)
 80083b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	b2da      	uxtb	r2, r3
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80083bc:	4b17      	ldr	r3, [pc, #92]	@ (800841c <xPortStartScheduler+0x13c>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a16      	ldr	r2, [pc, #88]	@ (800841c <xPortStartScheduler+0x13c>)
 80083c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80083c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80083c8:	4b14      	ldr	r3, [pc, #80]	@ (800841c <xPortStartScheduler+0x13c>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a13      	ldr	r2, [pc, #76]	@ (800841c <xPortStartScheduler+0x13c>)
 80083ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80083d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80083d4:	f000 f8da 	bl	800858c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80083d8:	4b11      	ldr	r3, [pc, #68]	@ (8008420 <xPortStartScheduler+0x140>)
 80083da:	2200      	movs	r2, #0
 80083dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80083de:	f000 f8f9 	bl	80085d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80083e2:	4b10      	ldr	r3, [pc, #64]	@ (8008424 <xPortStartScheduler+0x144>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a0f      	ldr	r2, [pc, #60]	@ (8008424 <xPortStartScheduler+0x144>)
 80083e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80083ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80083ee:	f7ff ff63 	bl	80082b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80083f2:	f7fe fe77 	bl	80070e4 <vTaskSwitchContext>
	prvTaskExitError();
 80083f6:	f7ff ff1d 	bl	8008234 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80083fa:	2300      	movs	r3, #0
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3718      	adds	r7, #24
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}
 8008404:	e000ed00 	.word	0xe000ed00
 8008408:	410fc271 	.word	0x410fc271
 800840c:	410fc270 	.word	0x410fc270
 8008410:	e000e400 	.word	0xe000e400
 8008414:	20001478 	.word	0x20001478
 8008418:	2000147c 	.word	0x2000147c
 800841c:	e000ed20 	.word	0xe000ed20
 8008420:	2000000c 	.word	0x2000000c
 8008424:	e000ef34 	.word	0xe000ef34

08008428 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
	__asm volatile
 800842e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008432:	f383 8811 	msr	BASEPRI, r3
 8008436:	f3bf 8f6f 	isb	sy
 800843a:	f3bf 8f4f 	dsb	sy
 800843e:	607b      	str	r3, [r7, #4]
}
 8008440:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008442:	4b10      	ldr	r3, [pc, #64]	@ (8008484 <vPortEnterCritical+0x5c>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	3301      	adds	r3, #1
 8008448:	4a0e      	ldr	r2, [pc, #56]	@ (8008484 <vPortEnterCritical+0x5c>)
 800844a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800844c:	4b0d      	ldr	r3, [pc, #52]	@ (8008484 <vPortEnterCritical+0x5c>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2b01      	cmp	r3, #1
 8008452:	d110      	bne.n	8008476 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008454:	4b0c      	ldr	r3, [pc, #48]	@ (8008488 <vPortEnterCritical+0x60>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	b2db      	uxtb	r3, r3
 800845a:	2b00      	cmp	r3, #0
 800845c:	d00b      	beq.n	8008476 <vPortEnterCritical+0x4e>
	__asm volatile
 800845e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008462:	f383 8811 	msr	BASEPRI, r3
 8008466:	f3bf 8f6f 	isb	sy
 800846a:	f3bf 8f4f 	dsb	sy
 800846e:	603b      	str	r3, [r7, #0]
}
 8008470:	bf00      	nop
 8008472:	bf00      	nop
 8008474:	e7fd      	b.n	8008472 <vPortEnterCritical+0x4a>
	}
}
 8008476:	bf00      	nop
 8008478:	370c      	adds	r7, #12
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr
 8008482:	bf00      	nop
 8008484:	2000000c 	.word	0x2000000c
 8008488:	e000ed04 	.word	0xe000ed04

0800848c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800848c:	b480      	push	{r7}
 800848e:	b083      	sub	sp, #12
 8008490:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008492:	4b12      	ldr	r3, [pc, #72]	@ (80084dc <vPortExitCritical+0x50>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d10b      	bne.n	80084b2 <vPortExitCritical+0x26>
	__asm volatile
 800849a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800849e:	f383 8811 	msr	BASEPRI, r3
 80084a2:	f3bf 8f6f 	isb	sy
 80084a6:	f3bf 8f4f 	dsb	sy
 80084aa:	607b      	str	r3, [r7, #4]
}
 80084ac:	bf00      	nop
 80084ae:	bf00      	nop
 80084b0:	e7fd      	b.n	80084ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80084b2:	4b0a      	ldr	r3, [pc, #40]	@ (80084dc <vPortExitCritical+0x50>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	3b01      	subs	r3, #1
 80084b8:	4a08      	ldr	r2, [pc, #32]	@ (80084dc <vPortExitCritical+0x50>)
 80084ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80084bc:	4b07      	ldr	r3, [pc, #28]	@ (80084dc <vPortExitCritical+0x50>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d105      	bne.n	80084d0 <vPortExitCritical+0x44>
 80084c4:	2300      	movs	r3, #0
 80084c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	f383 8811 	msr	BASEPRI, r3
}
 80084ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80084d0:	bf00      	nop
 80084d2:	370c      	adds	r7, #12
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr
 80084dc:	2000000c 	.word	0x2000000c

080084e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80084e0:	f3ef 8009 	mrs	r0, PSP
 80084e4:	f3bf 8f6f 	isb	sy
 80084e8:	4b15      	ldr	r3, [pc, #84]	@ (8008540 <pxCurrentTCBConst>)
 80084ea:	681a      	ldr	r2, [r3, #0]
 80084ec:	f01e 0f10 	tst.w	lr, #16
 80084f0:	bf08      	it	eq
 80084f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80084f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084fa:	6010      	str	r0, [r2, #0]
 80084fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008500:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008504:	f380 8811 	msr	BASEPRI, r0
 8008508:	f3bf 8f4f 	dsb	sy
 800850c:	f3bf 8f6f 	isb	sy
 8008510:	f7fe fde8 	bl	80070e4 <vTaskSwitchContext>
 8008514:	f04f 0000 	mov.w	r0, #0
 8008518:	f380 8811 	msr	BASEPRI, r0
 800851c:	bc09      	pop	{r0, r3}
 800851e:	6819      	ldr	r1, [r3, #0]
 8008520:	6808      	ldr	r0, [r1, #0]
 8008522:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008526:	f01e 0f10 	tst.w	lr, #16
 800852a:	bf08      	it	eq
 800852c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008530:	f380 8809 	msr	PSP, r0
 8008534:	f3bf 8f6f 	isb	sy
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	f3af 8000 	nop.w

08008540 <pxCurrentTCBConst>:
 8008540:	20000e4c 	.word	0x20000e4c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008544:	bf00      	nop
 8008546:	bf00      	nop

08008548 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b082      	sub	sp, #8
 800854c:	af00      	add	r7, sp, #0
	__asm volatile
 800854e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008552:	f383 8811 	msr	BASEPRI, r3
 8008556:	f3bf 8f6f 	isb	sy
 800855a:	f3bf 8f4f 	dsb	sy
 800855e:	607b      	str	r3, [r7, #4]
}
 8008560:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008562:	f7fe fd05 	bl	8006f70 <xTaskIncrementTick>
 8008566:	4603      	mov	r3, r0
 8008568:	2b00      	cmp	r3, #0
 800856a:	d003      	beq.n	8008574 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800856c:	4b06      	ldr	r3, [pc, #24]	@ (8008588 <xPortSysTickHandler+0x40>)
 800856e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008572:	601a      	str	r2, [r3, #0]
 8008574:	2300      	movs	r3, #0
 8008576:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	f383 8811 	msr	BASEPRI, r3
}
 800857e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008580:	bf00      	nop
 8008582:	3708      	adds	r7, #8
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}
 8008588:	e000ed04 	.word	0xe000ed04

0800858c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800858c:	b480      	push	{r7}
 800858e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008590:	4b0b      	ldr	r3, [pc, #44]	@ (80085c0 <vPortSetupTimerInterrupt+0x34>)
 8008592:	2200      	movs	r2, #0
 8008594:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008596:	4b0b      	ldr	r3, [pc, #44]	@ (80085c4 <vPortSetupTimerInterrupt+0x38>)
 8008598:	2200      	movs	r2, #0
 800859a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800859c:	4b0a      	ldr	r3, [pc, #40]	@ (80085c8 <vPortSetupTimerInterrupt+0x3c>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a0a      	ldr	r2, [pc, #40]	@ (80085cc <vPortSetupTimerInterrupt+0x40>)
 80085a2:	fba2 2303 	umull	r2, r3, r2, r3
 80085a6:	099b      	lsrs	r3, r3, #6
 80085a8:	4a09      	ldr	r2, [pc, #36]	@ (80085d0 <vPortSetupTimerInterrupt+0x44>)
 80085aa:	3b01      	subs	r3, #1
 80085ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80085ae:	4b04      	ldr	r3, [pc, #16]	@ (80085c0 <vPortSetupTimerInterrupt+0x34>)
 80085b0:	2207      	movs	r2, #7
 80085b2:	601a      	str	r2, [r3, #0]
}
 80085b4:	bf00      	nop
 80085b6:	46bd      	mov	sp, r7
 80085b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085bc:	4770      	bx	lr
 80085be:	bf00      	nop
 80085c0:	e000e010 	.word	0xe000e010
 80085c4:	e000e018 	.word	0xe000e018
 80085c8:	20000000 	.word	0x20000000
 80085cc:	10624dd3 	.word	0x10624dd3
 80085d0:	e000e014 	.word	0xe000e014

080085d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80085d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80085e4 <vPortEnableVFP+0x10>
 80085d8:	6801      	ldr	r1, [r0, #0]
 80085da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80085de:	6001      	str	r1, [r0, #0]
 80085e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80085e2:	bf00      	nop
 80085e4:	e000ed88 	.word	0xe000ed88

080085e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80085e8:	b480      	push	{r7}
 80085ea:	b085      	sub	sp, #20
 80085ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80085ee:	f3ef 8305 	mrs	r3, IPSR
 80085f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2b0f      	cmp	r3, #15
 80085f8:	d915      	bls.n	8008626 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80085fa:	4a18      	ldr	r2, [pc, #96]	@ (800865c <vPortValidateInterruptPriority+0x74>)
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	4413      	add	r3, r2
 8008600:	781b      	ldrb	r3, [r3, #0]
 8008602:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008604:	4b16      	ldr	r3, [pc, #88]	@ (8008660 <vPortValidateInterruptPriority+0x78>)
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	7afa      	ldrb	r2, [r7, #11]
 800860a:	429a      	cmp	r2, r3
 800860c:	d20b      	bcs.n	8008626 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800860e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008612:	f383 8811 	msr	BASEPRI, r3
 8008616:	f3bf 8f6f 	isb	sy
 800861a:	f3bf 8f4f 	dsb	sy
 800861e:	607b      	str	r3, [r7, #4]
}
 8008620:	bf00      	nop
 8008622:	bf00      	nop
 8008624:	e7fd      	b.n	8008622 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008626:	4b0f      	ldr	r3, [pc, #60]	@ (8008664 <vPortValidateInterruptPriority+0x7c>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800862e:	4b0e      	ldr	r3, [pc, #56]	@ (8008668 <vPortValidateInterruptPriority+0x80>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	429a      	cmp	r2, r3
 8008634:	d90b      	bls.n	800864e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800863a:	f383 8811 	msr	BASEPRI, r3
 800863e:	f3bf 8f6f 	isb	sy
 8008642:	f3bf 8f4f 	dsb	sy
 8008646:	603b      	str	r3, [r7, #0]
}
 8008648:	bf00      	nop
 800864a:	bf00      	nop
 800864c:	e7fd      	b.n	800864a <vPortValidateInterruptPriority+0x62>
	}
 800864e:	bf00      	nop
 8008650:	3714      	adds	r7, #20
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop
 800865c:	e000e3f0 	.word	0xe000e3f0
 8008660:	20001478 	.word	0x20001478
 8008664:	e000ed0c 	.word	0xe000ed0c
 8008668:	2000147c 	.word	0x2000147c

0800866c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b08a      	sub	sp, #40	@ 0x28
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008674:	2300      	movs	r3, #0
 8008676:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008678:	f7fe fbbe 	bl	8006df8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800867c:	4b5c      	ldr	r3, [pc, #368]	@ (80087f0 <pvPortMalloc+0x184>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d101      	bne.n	8008688 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008684:	f000 f924 	bl	80088d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008688:	4b5a      	ldr	r3, [pc, #360]	@ (80087f4 <pvPortMalloc+0x188>)
 800868a:	681a      	ldr	r2, [r3, #0]
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	4013      	ands	r3, r2
 8008690:	2b00      	cmp	r3, #0
 8008692:	f040 8095 	bne.w	80087c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d01e      	beq.n	80086da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800869c:	2208      	movs	r2, #8
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	4413      	add	r3, r2
 80086a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f003 0307 	and.w	r3, r3, #7
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d015      	beq.n	80086da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f023 0307 	bic.w	r3, r3, #7
 80086b4:	3308      	adds	r3, #8
 80086b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f003 0307 	and.w	r3, r3, #7
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d00b      	beq.n	80086da <pvPortMalloc+0x6e>
	__asm volatile
 80086c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086c6:	f383 8811 	msr	BASEPRI, r3
 80086ca:	f3bf 8f6f 	isb	sy
 80086ce:	f3bf 8f4f 	dsb	sy
 80086d2:	617b      	str	r3, [r7, #20]
}
 80086d4:	bf00      	nop
 80086d6:	bf00      	nop
 80086d8:	e7fd      	b.n	80086d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d06f      	beq.n	80087c0 <pvPortMalloc+0x154>
 80086e0:	4b45      	ldr	r3, [pc, #276]	@ (80087f8 <pvPortMalloc+0x18c>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	687a      	ldr	r2, [r7, #4]
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d86a      	bhi.n	80087c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80086ea:	4b44      	ldr	r3, [pc, #272]	@ (80087fc <pvPortMalloc+0x190>)
 80086ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80086ee:	4b43      	ldr	r3, [pc, #268]	@ (80087fc <pvPortMalloc+0x190>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086f4:	e004      	b.n	8008700 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80086f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80086fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	687a      	ldr	r2, [r7, #4]
 8008706:	429a      	cmp	r2, r3
 8008708:	d903      	bls.n	8008712 <pvPortMalloc+0xa6>
 800870a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1f1      	bne.n	80086f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008712:	4b37      	ldr	r3, [pc, #220]	@ (80087f0 <pvPortMalloc+0x184>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008718:	429a      	cmp	r2, r3
 800871a:	d051      	beq.n	80087c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800871c:	6a3b      	ldr	r3, [r7, #32]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	2208      	movs	r2, #8
 8008722:	4413      	add	r3, r2
 8008724:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	6a3b      	ldr	r3, [r7, #32]
 800872c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800872e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008730:	685a      	ldr	r2, [r3, #4]
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	1ad2      	subs	r2, r2, r3
 8008736:	2308      	movs	r3, #8
 8008738:	005b      	lsls	r3, r3, #1
 800873a:	429a      	cmp	r2, r3
 800873c:	d920      	bls.n	8008780 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800873e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	4413      	add	r3, r2
 8008744:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008746:	69bb      	ldr	r3, [r7, #24]
 8008748:	f003 0307 	and.w	r3, r3, #7
 800874c:	2b00      	cmp	r3, #0
 800874e:	d00b      	beq.n	8008768 <pvPortMalloc+0xfc>
	__asm volatile
 8008750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008754:	f383 8811 	msr	BASEPRI, r3
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	613b      	str	r3, [r7, #16]
}
 8008762:	bf00      	nop
 8008764:	bf00      	nop
 8008766:	e7fd      	b.n	8008764 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800876a:	685a      	ldr	r2, [r3, #4]
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	1ad2      	subs	r2, r2, r3
 8008770:	69bb      	ldr	r3, [r7, #24]
 8008772:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008776:	687a      	ldr	r2, [r7, #4]
 8008778:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800877a:	69b8      	ldr	r0, [r7, #24]
 800877c:	f000 f90a 	bl	8008994 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008780:	4b1d      	ldr	r3, [pc, #116]	@ (80087f8 <pvPortMalloc+0x18c>)
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	1ad3      	subs	r3, r2, r3
 800878a:	4a1b      	ldr	r2, [pc, #108]	@ (80087f8 <pvPortMalloc+0x18c>)
 800878c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800878e:	4b1a      	ldr	r3, [pc, #104]	@ (80087f8 <pvPortMalloc+0x18c>)
 8008790:	681a      	ldr	r2, [r3, #0]
 8008792:	4b1b      	ldr	r3, [pc, #108]	@ (8008800 <pvPortMalloc+0x194>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	429a      	cmp	r2, r3
 8008798:	d203      	bcs.n	80087a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800879a:	4b17      	ldr	r3, [pc, #92]	@ (80087f8 <pvPortMalloc+0x18c>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4a18      	ldr	r2, [pc, #96]	@ (8008800 <pvPortMalloc+0x194>)
 80087a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80087a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a4:	685a      	ldr	r2, [r3, #4]
 80087a6:	4b13      	ldr	r3, [pc, #76]	@ (80087f4 <pvPortMalloc+0x188>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	431a      	orrs	r2, r3
 80087ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80087b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b2:	2200      	movs	r2, #0
 80087b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80087b6:	4b13      	ldr	r3, [pc, #76]	@ (8008804 <pvPortMalloc+0x198>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	3301      	adds	r3, #1
 80087bc:	4a11      	ldr	r2, [pc, #68]	@ (8008804 <pvPortMalloc+0x198>)
 80087be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80087c0:	f7fe fb28 	bl	8006e14 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80087c4:	69fb      	ldr	r3, [r7, #28]
 80087c6:	f003 0307 	and.w	r3, r3, #7
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d00b      	beq.n	80087e6 <pvPortMalloc+0x17a>
	__asm volatile
 80087ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087d2:	f383 8811 	msr	BASEPRI, r3
 80087d6:	f3bf 8f6f 	isb	sy
 80087da:	f3bf 8f4f 	dsb	sy
 80087de:	60fb      	str	r3, [r7, #12]
}
 80087e0:	bf00      	nop
 80087e2:	bf00      	nop
 80087e4:	e7fd      	b.n	80087e2 <pvPortMalloc+0x176>
	return pvReturn;
 80087e6:	69fb      	ldr	r3, [r7, #28]
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3728      	adds	r7, #40	@ 0x28
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}
 80087f0:	20002bf8 	.word	0x20002bf8
 80087f4:	20002c0c 	.word	0x20002c0c
 80087f8:	20002bfc 	.word	0x20002bfc
 80087fc:	20002bf0 	.word	0x20002bf0
 8008800:	20002c00 	.word	0x20002c00
 8008804:	20002c04 	.word	0x20002c04

08008808 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b086      	sub	sp, #24
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d04f      	beq.n	80088ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800881a:	2308      	movs	r3, #8
 800881c:	425b      	negs	r3, r3
 800881e:	697a      	ldr	r2, [r7, #20]
 8008820:	4413      	add	r3, r2
 8008822:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	685a      	ldr	r2, [r3, #4]
 800882c:	4b25      	ldr	r3, [pc, #148]	@ (80088c4 <vPortFree+0xbc>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4013      	ands	r3, r2
 8008832:	2b00      	cmp	r3, #0
 8008834:	d10b      	bne.n	800884e <vPortFree+0x46>
	__asm volatile
 8008836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800883a:	f383 8811 	msr	BASEPRI, r3
 800883e:	f3bf 8f6f 	isb	sy
 8008842:	f3bf 8f4f 	dsb	sy
 8008846:	60fb      	str	r3, [r7, #12]
}
 8008848:	bf00      	nop
 800884a:	bf00      	nop
 800884c:	e7fd      	b.n	800884a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d00b      	beq.n	800886e <vPortFree+0x66>
	__asm volatile
 8008856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800885a:	f383 8811 	msr	BASEPRI, r3
 800885e:	f3bf 8f6f 	isb	sy
 8008862:	f3bf 8f4f 	dsb	sy
 8008866:	60bb      	str	r3, [r7, #8]
}
 8008868:	bf00      	nop
 800886a:	bf00      	nop
 800886c:	e7fd      	b.n	800886a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	685a      	ldr	r2, [r3, #4]
 8008872:	4b14      	ldr	r3, [pc, #80]	@ (80088c4 <vPortFree+0xbc>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4013      	ands	r3, r2
 8008878:	2b00      	cmp	r3, #0
 800887a:	d01e      	beq.n	80088ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d11a      	bne.n	80088ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	685a      	ldr	r2, [r3, #4]
 8008888:	4b0e      	ldr	r3, [pc, #56]	@ (80088c4 <vPortFree+0xbc>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	43db      	mvns	r3, r3
 800888e:	401a      	ands	r2, r3
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008894:	f7fe fab0 	bl	8006df8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	685a      	ldr	r2, [r3, #4]
 800889c:	4b0a      	ldr	r3, [pc, #40]	@ (80088c8 <vPortFree+0xc0>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4413      	add	r3, r2
 80088a2:	4a09      	ldr	r2, [pc, #36]	@ (80088c8 <vPortFree+0xc0>)
 80088a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80088a6:	6938      	ldr	r0, [r7, #16]
 80088a8:	f000 f874 	bl	8008994 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80088ac:	4b07      	ldr	r3, [pc, #28]	@ (80088cc <vPortFree+0xc4>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	3301      	adds	r3, #1
 80088b2:	4a06      	ldr	r2, [pc, #24]	@ (80088cc <vPortFree+0xc4>)
 80088b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80088b6:	f7fe faad 	bl	8006e14 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80088ba:	bf00      	nop
 80088bc:	3718      	adds	r7, #24
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}
 80088c2:	bf00      	nop
 80088c4:	20002c0c 	.word	0x20002c0c
 80088c8:	20002bfc 	.word	0x20002bfc
 80088cc:	20002c08 	.word	0x20002c08

080088d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80088d0:	b480      	push	{r7}
 80088d2:	b085      	sub	sp, #20
 80088d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80088d6:	f241 7370 	movw	r3, #6000	@ 0x1770
 80088da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80088dc:	4b27      	ldr	r3, [pc, #156]	@ (800897c <prvHeapInit+0xac>)
 80088de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f003 0307 	and.w	r3, r3, #7
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d00c      	beq.n	8008904 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	3307      	adds	r3, #7
 80088ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f023 0307 	bic.w	r3, r3, #7
 80088f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80088f8:	68ba      	ldr	r2, [r7, #8]
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	1ad3      	subs	r3, r2, r3
 80088fe:	4a1f      	ldr	r2, [pc, #124]	@ (800897c <prvHeapInit+0xac>)
 8008900:	4413      	add	r3, r2
 8008902:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008908:	4a1d      	ldr	r2, [pc, #116]	@ (8008980 <prvHeapInit+0xb0>)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800890e:	4b1c      	ldr	r3, [pc, #112]	@ (8008980 <prvHeapInit+0xb0>)
 8008910:	2200      	movs	r2, #0
 8008912:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	68ba      	ldr	r2, [r7, #8]
 8008918:	4413      	add	r3, r2
 800891a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800891c:	2208      	movs	r2, #8
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	1a9b      	subs	r3, r3, r2
 8008922:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f023 0307 	bic.w	r3, r3, #7
 800892a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	4a15      	ldr	r2, [pc, #84]	@ (8008984 <prvHeapInit+0xb4>)
 8008930:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008932:	4b14      	ldr	r3, [pc, #80]	@ (8008984 <prvHeapInit+0xb4>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	2200      	movs	r2, #0
 8008938:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800893a:	4b12      	ldr	r3, [pc, #72]	@ (8008984 <prvHeapInit+0xb4>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	2200      	movs	r2, #0
 8008940:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	68fa      	ldr	r2, [r7, #12]
 800894a:	1ad2      	subs	r2, r2, r3
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008950:	4b0c      	ldr	r3, [pc, #48]	@ (8008984 <prvHeapInit+0xb4>)
 8008952:	681a      	ldr	r2, [r3, #0]
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	4a0a      	ldr	r2, [pc, #40]	@ (8008988 <prvHeapInit+0xb8>)
 800895e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	4a09      	ldr	r2, [pc, #36]	@ (800898c <prvHeapInit+0xbc>)
 8008966:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008968:	4b09      	ldr	r3, [pc, #36]	@ (8008990 <prvHeapInit+0xc0>)
 800896a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800896e:	601a      	str	r2, [r3, #0]
}
 8008970:	bf00      	nop
 8008972:	3714      	adds	r7, #20
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr
 800897c:	20001480 	.word	0x20001480
 8008980:	20002bf0 	.word	0x20002bf0
 8008984:	20002bf8 	.word	0x20002bf8
 8008988:	20002c00 	.word	0x20002c00
 800898c:	20002bfc 	.word	0x20002bfc
 8008990:	20002c0c 	.word	0x20002c0c

08008994 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008994:	b480      	push	{r7}
 8008996:	b085      	sub	sp, #20
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800899c:	4b28      	ldr	r3, [pc, #160]	@ (8008a40 <prvInsertBlockIntoFreeList+0xac>)
 800899e:	60fb      	str	r3, [r7, #12]
 80089a0:	e002      	b.n	80089a8 <prvInsertBlockIntoFreeList+0x14>
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	60fb      	str	r3, [r7, #12]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	687a      	ldr	r2, [r7, #4]
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d8f7      	bhi.n	80089a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	68ba      	ldr	r2, [r7, #8]
 80089bc:	4413      	add	r3, r2
 80089be:	687a      	ldr	r2, [r7, #4]
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d108      	bne.n	80089d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	685a      	ldr	r2, [r3, #4]
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	441a      	add	r2, r3
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	68ba      	ldr	r2, [r7, #8]
 80089e0:	441a      	add	r2, r3
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d118      	bne.n	8008a1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681a      	ldr	r2, [r3, #0]
 80089ee:	4b15      	ldr	r3, [pc, #84]	@ (8008a44 <prvInsertBlockIntoFreeList+0xb0>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	429a      	cmp	r2, r3
 80089f4:	d00d      	beq.n	8008a12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	685a      	ldr	r2, [r3, #4]
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	685b      	ldr	r3, [r3, #4]
 8008a00:	441a      	add	r2, r3
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	681a      	ldr	r2, [r3, #0]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	601a      	str	r2, [r3, #0]
 8008a10:	e008      	b.n	8008a24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008a12:	4b0c      	ldr	r3, [pc, #48]	@ (8008a44 <prvInsertBlockIntoFreeList+0xb0>)
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	601a      	str	r2, [r3, #0]
 8008a1a:	e003      	b.n	8008a24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681a      	ldr	r2, [r3, #0]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008a24:	68fa      	ldr	r2, [r7, #12]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	d002      	beq.n	8008a32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	687a      	ldr	r2, [r7, #4]
 8008a30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a32:	bf00      	nop
 8008a34:	3714      	adds	r7, #20
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop
 8008a40:	20002bf0 	.word	0x20002bf0
 8008a44:	20002bf8 	.word	0x20002bf8

08008a48 <malloc>:
 8008a48:	4b02      	ldr	r3, [pc, #8]	@ (8008a54 <malloc+0xc>)
 8008a4a:	4601      	mov	r1, r0
 8008a4c:	6818      	ldr	r0, [r3, #0]
 8008a4e:	f000 b82d 	b.w	8008aac <_malloc_r>
 8008a52:	bf00      	nop
 8008a54:	20000010 	.word	0x20000010

08008a58 <free>:
 8008a58:	4b02      	ldr	r3, [pc, #8]	@ (8008a64 <free+0xc>)
 8008a5a:	4601      	mov	r1, r0
 8008a5c:	6818      	ldr	r0, [r3, #0]
 8008a5e:	f000 b95b 	b.w	8008d18 <_free_r>
 8008a62:	bf00      	nop
 8008a64:	20000010 	.word	0x20000010

08008a68 <sbrk_aligned>:
 8008a68:	b570      	push	{r4, r5, r6, lr}
 8008a6a:	4e0f      	ldr	r6, [pc, #60]	@ (8008aa8 <sbrk_aligned+0x40>)
 8008a6c:	460c      	mov	r4, r1
 8008a6e:	6831      	ldr	r1, [r6, #0]
 8008a70:	4605      	mov	r5, r0
 8008a72:	b911      	cbnz	r1, 8008a7a <sbrk_aligned+0x12>
 8008a74:	f000 f8ae 	bl	8008bd4 <_sbrk_r>
 8008a78:	6030      	str	r0, [r6, #0]
 8008a7a:	4621      	mov	r1, r4
 8008a7c:	4628      	mov	r0, r5
 8008a7e:	f000 f8a9 	bl	8008bd4 <_sbrk_r>
 8008a82:	1c43      	adds	r3, r0, #1
 8008a84:	d103      	bne.n	8008a8e <sbrk_aligned+0x26>
 8008a86:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	bd70      	pop	{r4, r5, r6, pc}
 8008a8e:	1cc4      	adds	r4, r0, #3
 8008a90:	f024 0403 	bic.w	r4, r4, #3
 8008a94:	42a0      	cmp	r0, r4
 8008a96:	d0f8      	beq.n	8008a8a <sbrk_aligned+0x22>
 8008a98:	1a21      	subs	r1, r4, r0
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	f000 f89a 	bl	8008bd4 <_sbrk_r>
 8008aa0:	3001      	adds	r0, #1
 8008aa2:	d1f2      	bne.n	8008a8a <sbrk_aligned+0x22>
 8008aa4:	e7ef      	b.n	8008a86 <sbrk_aligned+0x1e>
 8008aa6:	bf00      	nop
 8008aa8:	20002c10 	.word	0x20002c10

08008aac <_malloc_r>:
 8008aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ab0:	1ccd      	adds	r5, r1, #3
 8008ab2:	f025 0503 	bic.w	r5, r5, #3
 8008ab6:	3508      	adds	r5, #8
 8008ab8:	2d0c      	cmp	r5, #12
 8008aba:	bf38      	it	cc
 8008abc:	250c      	movcc	r5, #12
 8008abe:	2d00      	cmp	r5, #0
 8008ac0:	4606      	mov	r6, r0
 8008ac2:	db01      	blt.n	8008ac8 <_malloc_r+0x1c>
 8008ac4:	42a9      	cmp	r1, r5
 8008ac6:	d904      	bls.n	8008ad2 <_malloc_r+0x26>
 8008ac8:	230c      	movs	r3, #12
 8008aca:	6033      	str	r3, [r6, #0]
 8008acc:	2000      	movs	r0, #0
 8008ace:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ad2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ba8 <_malloc_r+0xfc>
 8008ad6:	f000 f869 	bl	8008bac <__malloc_lock>
 8008ada:	f8d8 3000 	ldr.w	r3, [r8]
 8008ade:	461c      	mov	r4, r3
 8008ae0:	bb44      	cbnz	r4, 8008b34 <_malloc_r+0x88>
 8008ae2:	4629      	mov	r1, r5
 8008ae4:	4630      	mov	r0, r6
 8008ae6:	f7ff ffbf 	bl	8008a68 <sbrk_aligned>
 8008aea:	1c43      	adds	r3, r0, #1
 8008aec:	4604      	mov	r4, r0
 8008aee:	d158      	bne.n	8008ba2 <_malloc_r+0xf6>
 8008af0:	f8d8 4000 	ldr.w	r4, [r8]
 8008af4:	4627      	mov	r7, r4
 8008af6:	2f00      	cmp	r7, #0
 8008af8:	d143      	bne.n	8008b82 <_malloc_r+0xd6>
 8008afa:	2c00      	cmp	r4, #0
 8008afc:	d04b      	beq.n	8008b96 <_malloc_r+0xea>
 8008afe:	6823      	ldr	r3, [r4, #0]
 8008b00:	4639      	mov	r1, r7
 8008b02:	4630      	mov	r0, r6
 8008b04:	eb04 0903 	add.w	r9, r4, r3
 8008b08:	f000 f864 	bl	8008bd4 <_sbrk_r>
 8008b0c:	4581      	cmp	r9, r0
 8008b0e:	d142      	bne.n	8008b96 <_malloc_r+0xea>
 8008b10:	6821      	ldr	r1, [r4, #0]
 8008b12:	1a6d      	subs	r5, r5, r1
 8008b14:	4629      	mov	r1, r5
 8008b16:	4630      	mov	r0, r6
 8008b18:	f7ff ffa6 	bl	8008a68 <sbrk_aligned>
 8008b1c:	3001      	adds	r0, #1
 8008b1e:	d03a      	beq.n	8008b96 <_malloc_r+0xea>
 8008b20:	6823      	ldr	r3, [r4, #0]
 8008b22:	442b      	add	r3, r5
 8008b24:	6023      	str	r3, [r4, #0]
 8008b26:	f8d8 3000 	ldr.w	r3, [r8]
 8008b2a:	685a      	ldr	r2, [r3, #4]
 8008b2c:	bb62      	cbnz	r2, 8008b88 <_malloc_r+0xdc>
 8008b2e:	f8c8 7000 	str.w	r7, [r8]
 8008b32:	e00f      	b.n	8008b54 <_malloc_r+0xa8>
 8008b34:	6822      	ldr	r2, [r4, #0]
 8008b36:	1b52      	subs	r2, r2, r5
 8008b38:	d420      	bmi.n	8008b7c <_malloc_r+0xd0>
 8008b3a:	2a0b      	cmp	r2, #11
 8008b3c:	d917      	bls.n	8008b6e <_malloc_r+0xc2>
 8008b3e:	1961      	adds	r1, r4, r5
 8008b40:	42a3      	cmp	r3, r4
 8008b42:	6025      	str	r5, [r4, #0]
 8008b44:	bf18      	it	ne
 8008b46:	6059      	strne	r1, [r3, #4]
 8008b48:	6863      	ldr	r3, [r4, #4]
 8008b4a:	bf08      	it	eq
 8008b4c:	f8c8 1000 	streq.w	r1, [r8]
 8008b50:	5162      	str	r2, [r4, r5]
 8008b52:	604b      	str	r3, [r1, #4]
 8008b54:	4630      	mov	r0, r6
 8008b56:	f000 f82f 	bl	8008bb8 <__malloc_unlock>
 8008b5a:	f104 000b 	add.w	r0, r4, #11
 8008b5e:	1d23      	adds	r3, r4, #4
 8008b60:	f020 0007 	bic.w	r0, r0, #7
 8008b64:	1ac2      	subs	r2, r0, r3
 8008b66:	bf1c      	itt	ne
 8008b68:	1a1b      	subne	r3, r3, r0
 8008b6a:	50a3      	strne	r3, [r4, r2]
 8008b6c:	e7af      	b.n	8008ace <_malloc_r+0x22>
 8008b6e:	6862      	ldr	r2, [r4, #4]
 8008b70:	42a3      	cmp	r3, r4
 8008b72:	bf0c      	ite	eq
 8008b74:	f8c8 2000 	streq.w	r2, [r8]
 8008b78:	605a      	strne	r2, [r3, #4]
 8008b7a:	e7eb      	b.n	8008b54 <_malloc_r+0xa8>
 8008b7c:	4623      	mov	r3, r4
 8008b7e:	6864      	ldr	r4, [r4, #4]
 8008b80:	e7ae      	b.n	8008ae0 <_malloc_r+0x34>
 8008b82:	463c      	mov	r4, r7
 8008b84:	687f      	ldr	r7, [r7, #4]
 8008b86:	e7b6      	b.n	8008af6 <_malloc_r+0x4a>
 8008b88:	461a      	mov	r2, r3
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	42a3      	cmp	r3, r4
 8008b8e:	d1fb      	bne.n	8008b88 <_malloc_r+0xdc>
 8008b90:	2300      	movs	r3, #0
 8008b92:	6053      	str	r3, [r2, #4]
 8008b94:	e7de      	b.n	8008b54 <_malloc_r+0xa8>
 8008b96:	230c      	movs	r3, #12
 8008b98:	6033      	str	r3, [r6, #0]
 8008b9a:	4630      	mov	r0, r6
 8008b9c:	f000 f80c 	bl	8008bb8 <__malloc_unlock>
 8008ba0:	e794      	b.n	8008acc <_malloc_r+0x20>
 8008ba2:	6005      	str	r5, [r0, #0]
 8008ba4:	e7d6      	b.n	8008b54 <_malloc_r+0xa8>
 8008ba6:	bf00      	nop
 8008ba8:	20002c14 	.word	0x20002c14

08008bac <__malloc_lock>:
 8008bac:	4801      	ldr	r0, [pc, #4]	@ (8008bb4 <__malloc_lock+0x8>)
 8008bae:	f000 b845 	b.w	8008c3c <__retarget_lock_acquire_recursive>
 8008bb2:	bf00      	nop
 8008bb4:	20002d50 	.word	0x20002d50

08008bb8 <__malloc_unlock>:
 8008bb8:	4801      	ldr	r0, [pc, #4]	@ (8008bc0 <__malloc_unlock+0x8>)
 8008bba:	f000 b840 	b.w	8008c3e <__retarget_lock_release_recursive>
 8008bbe:	bf00      	nop
 8008bc0:	20002d50 	.word	0x20002d50

08008bc4 <memset>:
 8008bc4:	4402      	add	r2, r0
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d100      	bne.n	8008bce <memset+0xa>
 8008bcc:	4770      	bx	lr
 8008bce:	f803 1b01 	strb.w	r1, [r3], #1
 8008bd2:	e7f9      	b.n	8008bc8 <memset+0x4>

08008bd4 <_sbrk_r>:
 8008bd4:	b538      	push	{r3, r4, r5, lr}
 8008bd6:	4d06      	ldr	r5, [pc, #24]	@ (8008bf0 <_sbrk_r+0x1c>)
 8008bd8:	2300      	movs	r3, #0
 8008bda:	4604      	mov	r4, r0
 8008bdc:	4608      	mov	r0, r1
 8008bde:	602b      	str	r3, [r5, #0]
 8008be0:	f000 f8e4 	bl	8008dac <_sbrk>
 8008be4:	1c43      	adds	r3, r0, #1
 8008be6:	d102      	bne.n	8008bee <_sbrk_r+0x1a>
 8008be8:	682b      	ldr	r3, [r5, #0]
 8008bea:	b103      	cbz	r3, 8008bee <_sbrk_r+0x1a>
 8008bec:	6023      	str	r3, [r4, #0]
 8008bee:	bd38      	pop	{r3, r4, r5, pc}
 8008bf0:	20002d54 	.word	0x20002d54

08008bf4 <__libc_init_array>:
 8008bf4:	b570      	push	{r4, r5, r6, lr}
 8008bf6:	4d0d      	ldr	r5, [pc, #52]	@ (8008c2c <__libc_init_array+0x38>)
 8008bf8:	4c0d      	ldr	r4, [pc, #52]	@ (8008c30 <__libc_init_array+0x3c>)
 8008bfa:	1b64      	subs	r4, r4, r5
 8008bfc:	10a4      	asrs	r4, r4, #2
 8008bfe:	2600      	movs	r6, #0
 8008c00:	42a6      	cmp	r6, r4
 8008c02:	d109      	bne.n	8008c18 <__libc_init_array+0x24>
 8008c04:	4d0b      	ldr	r5, [pc, #44]	@ (8008c34 <__libc_init_array+0x40>)
 8008c06:	4c0c      	ldr	r4, [pc, #48]	@ (8008c38 <__libc_init_array+0x44>)
 8008c08:	f000 f8de 	bl	8008dc8 <_init>
 8008c0c:	1b64      	subs	r4, r4, r5
 8008c0e:	10a4      	asrs	r4, r4, #2
 8008c10:	2600      	movs	r6, #0
 8008c12:	42a6      	cmp	r6, r4
 8008c14:	d105      	bne.n	8008c22 <__libc_init_array+0x2e>
 8008c16:	bd70      	pop	{r4, r5, r6, pc}
 8008c18:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c1c:	4798      	blx	r3
 8008c1e:	3601      	adds	r6, #1
 8008c20:	e7ee      	b.n	8008c00 <__libc_init_array+0xc>
 8008c22:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c26:	4798      	blx	r3
 8008c28:	3601      	adds	r6, #1
 8008c2a:	e7f2      	b.n	8008c12 <__libc_init_array+0x1e>
 8008c2c:	08009598 	.word	0x08009598
 8008c30:	08009598 	.word	0x08009598
 8008c34:	08009598 	.word	0x08009598
 8008c38:	0800959c 	.word	0x0800959c

08008c3c <__retarget_lock_acquire_recursive>:
 8008c3c:	4770      	bx	lr

08008c3e <__retarget_lock_release_recursive>:
 8008c3e:	4770      	bx	lr

08008c40 <_reclaim_reent>:
 8008c40:	4b2d      	ldr	r3, [pc, #180]	@ (8008cf8 <_reclaim_reent+0xb8>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4283      	cmp	r3, r0
 8008c46:	b570      	push	{r4, r5, r6, lr}
 8008c48:	4604      	mov	r4, r0
 8008c4a:	d053      	beq.n	8008cf4 <_reclaim_reent+0xb4>
 8008c4c:	69c3      	ldr	r3, [r0, #28]
 8008c4e:	b31b      	cbz	r3, 8008c98 <_reclaim_reent+0x58>
 8008c50:	68db      	ldr	r3, [r3, #12]
 8008c52:	b163      	cbz	r3, 8008c6e <_reclaim_reent+0x2e>
 8008c54:	2500      	movs	r5, #0
 8008c56:	69e3      	ldr	r3, [r4, #28]
 8008c58:	68db      	ldr	r3, [r3, #12]
 8008c5a:	5959      	ldr	r1, [r3, r5]
 8008c5c:	b9b1      	cbnz	r1, 8008c8c <_reclaim_reent+0x4c>
 8008c5e:	3504      	adds	r5, #4
 8008c60:	2d80      	cmp	r5, #128	@ 0x80
 8008c62:	d1f8      	bne.n	8008c56 <_reclaim_reent+0x16>
 8008c64:	69e3      	ldr	r3, [r4, #28]
 8008c66:	4620      	mov	r0, r4
 8008c68:	68d9      	ldr	r1, [r3, #12]
 8008c6a:	f000 f855 	bl	8008d18 <_free_r>
 8008c6e:	69e3      	ldr	r3, [r4, #28]
 8008c70:	6819      	ldr	r1, [r3, #0]
 8008c72:	b111      	cbz	r1, 8008c7a <_reclaim_reent+0x3a>
 8008c74:	4620      	mov	r0, r4
 8008c76:	f000 f84f 	bl	8008d18 <_free_r>
 8008c7a:	69e3      	ldr	r3, [r4, #28]
 8008c7c:	689d      	ldr	r5, [r3, #8]
 8008c7e:	b15d      	cbz	r5, 8008c98 <_reclaim_reent+0x58>
 8008c80:	4629      	mov	r1, r5
 8008c82:	4620      	mov	r0, r4
 8008c84:	682d      	ldr	r5, [r5, #0]
 8008c86:	f000 f847 	bl	8008d18 <_free_r>
 8008c8a:	e7f8      	b.n	8008c7e <_reclaim_reent+0x3e>
 8008c8c:	680e      	ldr	r6, [r1, #0]
 8008c8e:	4620      	mov	r0, r4
 8008c90:	f000 f842 	bl	8008d18 <_free_r>
 8008c94:	4631      	mov	r1, r6
 8008c96:	e7e1      	b.n	8008c5c <_reclaim_reent+0x1c>
 8008c98:	6961      	ldr	r1, [r4, #20]
 8008c9a:	b111      	cbz	r1, 8008ca2 <_reclaim_reent+0x62>
 8008c9c:	4620      	mov	r0, r4
 8008c9e:	f000 f83b 	bl	8008d18 <_free_r>
 8008ca2:	69e1      	ldr	r1, [r4, #28]
 8008ca4:	b111      	cbz	r1, 8008cac <_reclaim_reent+0x6c>
 8008ca6:	4620      	mov	r0, r4
 8008ca8:	f000 f836 	bl	8008d18 <_free_r>
 8008cac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008cae:	b111      	cbz	r1, 8008cb6 <_reclaim_reent+0x76>
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	f000 f831 	bl	8008d18 <_free_r>
 8008cb6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008cb8:	b111      	cbz	r1, 8008cc0 <_reclaim_reent+0x80>
 8008cba:	4620      	mov	r0, r4
 8008cbc:	f000 f82c 	bl	8008d18 <_free_r>
 8008cc0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008cc2:	b111      	cbz	r1, 8008cca <_reclaim_reent+0x8a>
 8008cc4:	4620      	mov	r0, r4
 8008cc6:	f000 f827 	bl	8008d18 <_free_r>
 8008cca:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008ccc:	b111      	cbz	r1, 8008cd4 <_reclaim_reent+0x94>
 8008cce:	4620      	mov	r0, r4
 8008cd0:	f000 f822 	bl	8008d18 <_free_r>
 8008cd4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008cd6:	b111      	cbz	r1, 8008cde <_reclaim_reent+0x9e>
 8008cd8:	4620      	mov	r0, r4
 8008cda:	f000 f81d 	bl	8008d18 <_free_r>
 8008cde:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008ce0:	b111      	cbz	r1, 8008ce8 <_reclaim_reent+0xa8>
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	f000 f818 	bl	8008d18 <_free_r>
 8008ce8:	6a23      	ldr	r3, [r4, #32]
 8008cea:	b11b      	cbz	r3, 8008cf4 <_reclaim_reent+0xb4>
 8008cec:	4620      	mov	r0, r4
 8008cee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008cf2:	4718      	bx	r3
 8008cf4:	bd70      	pop	{r4, r5, r6, pc}
 8008cf6:	bf00      	nop
 8008cf8:	20000010 	.word	0x20000010

08008cfc <memcpy>:
 8008cfc:	440a      	add	r2, r1
 8008cfe:	4291      	cmp	r1, r2
 8008d00:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008d04:	d100      	bne.n	8008d08 <memcpy+0xc>
 8008d06:	4770      	bx	lr
 8008d08:	b510      	push	{r4, lr}
 8008d0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d12:	4291      	cmp	r1, r2
 8008d14:	d1f9      	bne.n	8008d0a <memcpy+0xe>
 8008d16:	bd10      	pop	{r4, pc}

08008d18 <_free_r>:
 8008d18:	b538      	push	{r3, r4, r5, lr}
 8008d1a:	4605      	mov	r5, r0
 8008d1c:	2900      	cmp	r1, #0
 8008d1e:	d041      	beq.n	8008da4 <_free_r+0x8c>
 8008d20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d24:	1f0c      	subs	r4, r1, #4
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	bfb8      	it	lt
 8008d2a:	18e4      	addlt	r4, r4, r3
 8008d2c:	f7ff ff3e 	bl	8008bac <__malloc_lock>
 8008d30:	4a1d      	ldr	r2, [pc, #116]	@ (8008da8 <_free_r+0x90>)
 8008d32:	6813      	ldr	r3, [r2, #0]
 8008d34:	b933      	cbnz	r3, 8008d44 <_free_r+0x2c>
 8008d36:	6063      	str	r3, [r4, #4]
 8008d38:	6014      	str	r4, [r2, #0]
 8008d3a:	4628      	mov	r0, r5
 8008d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d40:	f7ff bf3a 	b.w	8008bb8 <__malloc_unlock>
 8008d44:	42a3      	cmp	r3, r4
 8008d46:	d908      	bls.n	8008d5a <_free_r+0x42>
 8008d48:	6820      	ldr	r0, [r4, #0]
 8008d4a:	1821      	adds	r1, r4, r0
 8008d4c:	428b      	cmp	r3, r1
 8008d4e:	bf01      	itttt	eq
 8008d50:	6819      	ldreq	r1, [r3, #0]
 8008d52:	685b      	ldreq	r3, [r3, #4]
 8008d54:	1809      	addeq	r1, r1, r0
 8008d56:	6021      	streq	r1, [r4, #0]
 8008d58:	e7ed      	b.n	8008d36 <_free_r+0x1e>
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	685b      	ldr	r3, [r3, #4]
 8008d5e:	b10b      	cbz	r3, 8008d64 <_free_r+0x4c>
 8008d60:	42a3      	cmp	r3, r4
 8008d62:	d9fa      	bls.n	8008d5a <_free_r+0x42>
 8008d64:	6811      	ldr	r1, [r2, #0]
 8008d66:	1850      	adds	r0, r2, r1
 8008d68:	42a0      	cmp	r0, r4
 8008d6a:	d10b      	bne.n	8008d84 <_free_r+0x6c>
 8008d6c:	6820      	ldr	r0, [r4, #0]
 8008d6e:	4401      	add	r1, r0
 8008d70:	1850      	adds	r0, r2, r1
 8008d72:	4283      	cmp	r3, r0
 8008d74:	6011      	str	r1, [r2, #0]
 8008d76:	d1e0      	bne.n	8008d3a <_free_r+0x22>
 8008d78:	6818      	ldr	r0, [r3, #0]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	6053      	str	r3, [r2, #4]
 8008d7e:	4408      	add	r0, r1
 8008d80:	6010      	str	r0, [r2, #0]
 8008d82:	e7da      	b.n	8008d3a <_free_r+0x22>
 8008d84:	d902      	bls.n	8008d8c <_free_r+0x74>
 8008d86:	230c      	movs	r3, #12
 8008d88:	602b      	str	r3, [r5, #0]
 8008d8a:	e7d6      	b.n	8008d3a <_free_r+0x22>
 8008d8c:	6820      	ldr	r0, [r4, #0]
 8008d8e:	1821      	adds	r1, r4, r0
 8008d90:	428b      	cmp	r3, r1
 8008d92:	bf04      	itt	eq
 8008d94:	6819      	ldreq	r1, [r3, #0]
 8008d96:	685b      	ldreq	r3, [r3, #4]
 8008d98:	6063      	str	r3, [r4, #4]
 8008d9a:	bf04      	itt	eq
 8008d9c:	1809      	addeq	r1, r1, r0
 8008d9e:	6021      	streq	r1, [r4, #0]
 8008da0:	6054      	str	r4, [r2, #4]
 8008da2:	e7ca      	b.n	8008d3a <_free_r+0x22>
 8008da4:	bd38      	pop	{r3, r4, r5, pc}
 8008da6:	bf00      	nop
 8008da8:	20002c14 	.word	0x20002c14

08008dac <_sbrk>:
 8008dac:	4a04      	ldr	r2, [pc, #16]	@ (8008dc0 <_sbrk+0x14>)
 8008dae:	6811      	ldr	r1, [r2, #0]
 8008db0:	4603      	mov	r3, r0
 8008db2:	b909      	cbnz	r1, 8008db8 <_sbrk+0xc>
 8008db4:	4903      	ldr	r1, [pc, #12]	@ (8008dc4 <_sbrk+0x18>)
 8008db6:	6011      	str	r1, [r2, #0]
 8008db8:	6810      	ldr	r0, [r2, #0]
 8008dba:	4403      	add	r3, r0
 8008dbc:	6013      	str	r3, [r2, #0]
 8008dbe:	4770      	bx	lr
 8008dc0:	20002d58 	.word	0x20002d58
 8008dc4:	20002d60 	.word	0x20002d60

08008dc8 <_init>:
 8008dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dca:	bf00      	nop
 8008dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dce:	bc08      	pop	{r3}
 8008dd0:	469e      	mov	lr, r3
 8008dd2:	4770      	bx	lr

08008dd4 <_fini>:
 8008dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dd6:	bf00      	nop
 8008dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dda:	bc08      	pop	{r3}
 8008ddc:	469e      	mov	lr, r3
 8008dde:	4770      	bx	lr
