

================================================================
== Vitis HLS Report for 'kernel_stage0_Pipeline_VITIS_LOOP_8_11'
================================================================
* Date:           Thu Oct 26 04:37:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  9.312 ns|     4.05 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   301070|   301070|  4.516 ms|  4.516 ms|  301070|  301070|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_8_1  |   301068|   301068|        14|          1|          1|  301056|       yes|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       62|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|      323|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      323|      162|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_106_p2   |         +|   0|  0|  27|          20|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_fu_121_p2  |       xor|   0|  0|  33|          32|          33|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  62|          53|          37|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   20|         40|
    |i_2_fu_44                |   9|          2|   20|         40|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   42|         84|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_i_reg_164                      |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |div_i_reg_169                      |  32|   0|   32|          0|
    |i_2_fu_44                          |  20|   0|   20|          0|
    |img_1_addr_reg_143                 |  20|   0|   20|          0|
    |tmp_reg_159                        |  32|   0|   32|          0|
    |x_reg_149                          |  32|   0|   32|          0|
    |img_1_addr_reg_143                 |  64|  32|   20|          0|
    |x_reg_149                          |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 323|  64|  247|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_818_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_818_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_818_p_opcode  |  out|    2|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_818_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_818_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_814_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_814_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_814_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_814_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_547_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_547_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_547_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_547_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_822_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_822_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_822_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|grp_fu_822_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_11|  return value|
|img_1_address0       |  out|   20|   ap_memory|                                   img_1|         array|
|img_1_ce0            |  out|    1|   ap_memory|                                   img_1|         array|
|img_1_we0            |  out|    1|   ap_memory|                                   img_1|         array|
|img_1_d0             |  out|   32|   ap_memory|                                   img_1|         array|
|img_1_address1       |  out|   20|   ap_memory|                                   img_1|         array|
|img_1_ce1            |  out|    1|   ap_memory|                                   img_1|         array|
|img_1_q1             |   in|   32|   ap_memory|                                   img_1|         array|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

