library ieee;
use ieee.std_logic_1164.all;

ENTITY slow_counter IS
 GENERIC (fclk: INTEGER := 50_000_000); --50MHz
 PORT (clk, rst: IN BIT;

ssd: OUT BIT_VECTOR(6 DOWNTO 0));
 END ENTITY;