<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-slitb-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-slitb-defs.h</h1><a href="cvmx-slitb-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-slitb-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon slitb.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_SLITB_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_SLITB_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-slitb-defs_8h.html#a00c1de5a7eab7f042ffdf075df69b1c0" title="cvmx-slitb-defs.h">CVMX_SLITB_MSIXX_TABLE_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 127))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 127))) ||
<a name="l00061"></a>00061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 127)))))
<a name="l00062"></a>00062         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLITB_MSIXX_TABLE_ADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00063"></a>00063     <span class="keywordflow">return</span> 0x0000000000004000ull + ((offset) &amp; 127) * 16;
<a name="l00064"></a>00064 }
<a name="l00065"></a>00065 <span class="preprocessor">#else</span>
<a name="l00066"></a><a class="code" href="cvmx-slitb-defs_8h.html#a00c1de5a7eab7f042ffdf075df69b1c0">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLITB_MSIXX_TABLE_ADDR(offset) (0x0000000000004000ull + ((offset) &amp; 127) * 16)</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-slitb-defs_8h.html#a19784556f2ae8bb7df32eba006e718ec">CVMX_SLITB_MSIXX_TABLE_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <span class="keywordflow">if</span> (!(
<a name="l00072"></a>00072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 127))) ||
<a name="l00073"></a>00073           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 127))) ||
<a name="l00074"></a>00074           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 127)))))
<a name="l00075"></a>00075         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLITB_MSIXX_TABLE_DATA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00076"></a>00076     <span class="keywordflow">return</span> 0x0000000000004008ull + ((offset) &amp; 127) * 16;
<a name="l00077"></a>00077 }
<a name="l00078"></a>00078 <span class="preprocessor">#else</span>
<a name="l00079"></a><a class="code" href="cvmx-slitb-defs_8h.html#a19784556f2ae8bb7df32eba006e718ec">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLITB_MSIXX_TABLE_DATA(offset) (0x0000000000004008ull + ((offset) &amp; 127) * 16)</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-slitb-defs_8h.html#a6e6936bbed94eec23f9d92d616cce517">CVMX_SLITB_MSIX_MACX_PFX_TABLE_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00083"></a>00083 {
<a name="l00084"></a>00084     <span class="keywordflow">if</span> (!(
<a name="l00085"></a>00085           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00086"></a>00086           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00087"></a>00087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l00088"></a>00088         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLITB_MSIX_MACX_PFX_TABLE_ADDR(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00089"></a>00089     <span class="keywordflow">return</span> 0x0000000000002000ull + ((offset) &amp; 1) * 4096 + ((block_id) &amp; 3) * 0x10ull;
<a name="l00090"></a>00090 }
<a name="l00091"></a>00091 <span class="preprocessor">#else</span>
<a name="l00092"></a><a class="code" href="cvmx-slitb-defs_8h.html#a6e6936bbed94eec23f9d92d616cce517">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLITB_MSIX_MACX_PFX_TABLE_ADDR(offset, block_id) (0x0000000000002000ull + ((offset) &amp; 1) * 4096 + ((block_id) &amp; 3) * 0x10ull)</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-slitb-defs_8h.html#af43a02f93b0b994c058538f4b657d7c3">CVMX_SLITB_MSIX_MACX_PFX_TABLE_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00096"></a>00096 {
<a name="l00097"></a>00097     <span class="keywordflow">if</span> (!(
<a name="l00098"></a>00098           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00099"></a>00099           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00100"></a>00100           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l00101"></a>00101         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLITB_MSIX_MACX_PFX_TABLE_DATA(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00102"></a>00102     <span class="keywordflow">return</span> 0x0000000000002008ull + ((offset) &amp; 1) * 4096 + ((block_id) &amp; 3) * 0x10ull;
<a name="l00103"></a>00103 }
<a name="l00104"></a>00104 <span class="preprocessor">#else</span>
<a name="l00105"></a><a class="code" href="cvmx-slitb-defs_8h.html#af43a02f93b0b994c058538f4b657d7c3">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLITB_MSIX_MACX_PFX_TABLE_DATA(offset, block_id) (0x0000000000002008ull + ((offset) &amp; 1) * 4096 + ((block_id) &amp; 3) * 0x10ull)</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-slitb-defs_8h.html#a51505157028e18db9baf295e1f777464">CVMX_SLITB_PFX_PKT_CNT_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00109"></a>00109 {
<a name="l00110"></a>00110     <span class="keywordflow">if</span> (!(
<a name="l00111"></a>00111           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00112"></a>00112           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00113"></a>00113           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 4)))))
<a name="l00114"></a>00114         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLITB_PFX_PKT_CNT_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00115"></a>00115     <span class="keywordflow">return</span> 0x0000000000008000ull + ((offset) &amp; 7) * 16;
<a name="l00116"></a>00116 }
<a name="l00117"></a>00117 <span class="preprocessor">#else</span>
<a name="l00118"></a><a class="code" href="cvmx-slitb-defs_8h.html#a51505157028e18db9baf295e1f777464">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLITB_PFX_PKT_CNT_INT(offset) (0x0000000000008000ull + ((offset) &amp; 7) * 16)</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-slitb-defs_8h.html#ae2670e15ce76bffefb7fa711cd8b13eb">CVMX_SLITB_PFX_PKT_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00122"></a>00122 {
<a name="l00123"></a>00123     <span class="keywordflow">if</span> (!(
<a name="l00124"></a>00124           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00126"></a>00126           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 4)))))
<a name="l00127"></a>00127         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLITB_PFX_PKT_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00128"></a>00128     <span class="keywordflow">return</span> 0x0000000000008300ull + ((offset) &amp; 7) * 16;
<a name="l00129"></a>00129 }
<a name="l00130"></a>00130 <span class="preprocessor">#else</span>
<a name="l00131"></a><a class="code" href="cvmx-slitb-defs_8h.html#ae2670e15ce76bffefb7fa711cd8b13eb">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLITB_PFX_PKT_INT(offset) (0x0000000000008300ull + ((offset) &amp; 7) * 16)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-slitb-defs_8h.html#ad9a9d069da7fb9f29a927cbd5b625b3d">CVMX_SLITB_PFX_PKT_IN_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(
<a name="l00137"></a>00137           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00138"></a>00138           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00139"></a>00139           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 4)))))
<a name="l00140"></a>00140         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLITB_PFX_PKT_IN_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00141"></a>00141     <span class="keywordflow">return</span> 0x0000000000008200ull + ((offset) &amp; 7) * 16;
<a name="l00142"></a>00142 }
<a name="l00143"></a>00143 <span class="preprocessor">#else</span>
<a name="l00144"></a><a class="code" href="cvmx-slitb-defs_8h.html#ad9a9d069da7fb9f29a927cbd5b625b3d">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLITB_PFX_PKT_IN_INT(offset) (0x0000000000008200ull + ((offset) &amp; 7) * 16)</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-slitb-defs_8h.html#af9704188555c55d6012f6c49d4a75c3f">CVMX_SLITB_PFX_PKT_RING_RST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00148"></a>00148 {
<a name="l00149"></a>00149     <span class="keywordflow">if</span> (!(
<a name="l00150"></a>00150           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00151"></a>00151           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00152"></a>00152           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 4)))))
<a name="l00153"></a>00153         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLITB_PFX_PKT_RING_RST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00154"></a>00154     <span class="keywordflow">return</span> 0x0000000000008400ull + ((offset) &amp; 7) * 16;
<a name="l00155"></a>00155 }
<a name="l00156"></a>00156 <span class="preprocessor">#else</span>
<a name="l00157"></a><a class="code" href="cvmx-slitb-defs_8h.html#af9704188555c55d6012f6c49d4a75c3f">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLITB_PFX_PKT_RING_RST(offset) (0x0000000000008400ull + ((offset) &amp; 7) * 16)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-slitb-defs_8h.html#a4f54a942f94266106e05a5970885a76f">CVMX_SLITB_PFX_PKT_TIME_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00161"></a>00161 {
<a name="l00162"></a>00162     <span class="keywordflow">if</span> (!(
<a name="l00163"></a>00163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00164"></a>00164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l00165"></a>00165           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 4)))))
<a name="l00166"></a>00166         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLITB_PFX_PKT_TIME_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00167"></a>00167     <span class="keywordflow">return</span> 0x0000000000008100ull + ((offset) &amp; 7) * 16;
<a name="l00168"></a>00168 }
<a name="l00169"></a>00169 <span class="preprocessor">#else</span>
<a name="l00170"></a><a class="code" href="cvmx-slitb-defs_8h.html#a4f54a942f94266106e05a5970885a76f">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLITB_PFX_PKT_TIME_INT(offset) (0x0000000000008100ull + ((offset) &amp; 7) * 16)</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-slitb-defs_8h.html#a9993d1230713f24d9a218ab467d0dea7">CVMX_SLITB_PKTX_PF_VF_MBOX_SIGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00174"></a>00174 {
<a name="l00175"></a>00175     <span class="keywordflow">if</span> (!(
<a name="l00176"></a>00176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 127)))) ||
<a name="l00177"></a>00177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 127)))) ||
<a name="l00178"></a>00178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 127))))))
<a name="l00179"></a>00179         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLITB_PKTX_PF_VF_MBOX_SIGX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00180"></a>00180     <span class="keywordflow">return</span> 0x0000000000011000ull + (((offset) &amp; 1) + ((block_id) &amp; 127) * 0x4000ull) * 8;
<a name="l00181"></a>00181 }
<a name="l00182"></a>00182 <span class="preprocessor">#else</span>
<a name="l00183"></a><a class="code" href="cvmx-slitb-defs_8h.html#a9993d1230713f24d9a218ab467d0dea7">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLITB_PKTX_PF_VF_MBOX_SIGX(offset, block_id) (0x0000000000011000ull + (((offset) &amp; 1) + ((block_id) &amp; 127) * 0x4000ull) * 8)</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00186"></a>00186 <span class="comment">/**</span>
<a name="l00187"></a>00187 <span class="comment"> * cvmx_slitb_msix#_table_addr</span>
<a name="l00188"></a>00188 <span class="comment"> *</span>
<a name="l00189"></a>00189 <span class="comment"> * See SLI_MSIX()_TABLE_ADDR.</span>
<a name="l00190"></a>00190 <span class="comment"> * These registers shadow the 128 physical MSIX RING entries.</span>
<a name="l00191"></a>00191 <span class="comment"> * Each MAC accesses its RING entries using the PVF and a MSIX TABLE ADDR offset &lt; 65.</span>
<a name="l00192"></a>00192 <span class="comment"> */</span>
<a name="l00193"></a><a class="code" href="unioncvmx__slitb__msixx__table__addr.html">00193</a> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__msixx__table__addr.html" title="cvmx_slitb_msix::_table_addr">cvmx_slitb_msixx_table_addr</a> {
<a name="l00194"></a><a class="code" href="unioncvmx__slitb__msixx__table__addr.html#a033ae67853523a5c826c38a534182d0f">00194</a>     uint64_t <a class="code" href="unioncvmx__slitb__msixx__table__addr.html#a033ae67853523a5c826c38a534182d0f">u64</a>;
<a name="l00195"></a><a class="code" href="structcvmx__slitb__msixx__table__addr_1_1cvmx__slitb__msixx__table__addr__s.html">00195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msixx__table__addr_1_1cvmx__slitb__msixx__table__addr__s.html">cvmx_slitb_msixx_table_addr_s</a> {
<a name="l00196"></a>00196 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__msixx__table__addr_1_1cvmx__slitb__msixx__table__addr__s.html#ac10652711f7670566c5af6aa1ba9d062">addr</a>                         : 64; <span class="comment">/**&lt; Message address. */</span>
<a name="l00198"></a>00198 <span class="preprocessor">#else</span>
<a name="l00199"></a><a class="code" href="structcvmx__slitb__msixx__table__addr_1_1cvmx__slitb__msixx__table__addr__s.html#ac10652711f7670566c5af6aa1ba9d062">00199</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__msixx__table__addr_1_1cvmx__slitb__msixx__table__addr__s.html#ac10652711f7670566c5af6aa1ba9d062">addr</a>                         : 64;
<a name="l00200"></a>00200 <span class="preprocessor">#endif</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__slitb__msixx__table__addr.html#a99ad79a24031820325eb68eb56bc161a">s</a>;
<a name="l00202"></a><a class="code" href="unioncvmx__slitb__msixx__table__addr.html#a146af19473f9d938d76996e0ee6d757a">00202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msixx__table__addr_1_1cvmx__slitb__msixx__table__addr__s.html">cvmx_slitb_msixx_table_addr_s</a>  <a class="code" href="unioncvmx__slitb__msixx__table__addr.html#a146af19473f9d938d76996e0ee6d757a">cn73xx</a>;
<a name="l00203"></a><a class="code" href="unioncvmx__slitb__msixx__table__addr.html#a5599df2877462d44328751685f2e397a">00203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msixx__table__addr_1_1cvmx__slitb__msixx__table__addr__s.html">cvmx_slitb_msixx_table_addr_s</a>  <a class="code" href="unioncvmx__slitb__msixx__table__addr.html#a5599df2877462d44328751685f2e397a">cn78xx</a>;
<a name="l00204"></a><a class="code" href="unioncvmx__slitb__msixx__table__addr.html#afecbbf7cef099ba3fd742842eeae9376">00204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msixx__table__addr_1_1cvmx__slitb__msixx__table__addr__s.html">cvmx_slitb_msixx_table_addr_s</a>  <a class="code" href="unioncvmx__slitb__msixx__table__addr.html#afecbbf7cef099ba3fd742842eeae9376">cnf75xx</a>;
<a name="l00205"></a>00205 };
<a name="l00206"></a><a class="code" href="cvmx-slitb-defs_8h.html#a8f4d6f868429ff058d9ac51f09cc27af">00206</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__msixx__table__addr.html" title="cvmx_slitb_msix::_table_addr">cvmx_slitb_msixx_table_addr</a> <a class="code" href="unioncvmx__slitb__msixx__table__addr.html" title="cvmx_slitb_msix::_table_addr">cvmx_slitb_msixx_table_addr_t</a>;
<a name="l00207"></a>00207 <span class="comment"></span>
<a name="l00208"></a>00208 <span class="comment">/**</span>
<a name="l00209"></a>00209 <span class="comment"> * cvmx_slitb_msix#_table_data</span>
<a name="l00210"></a>00210 <span class="comment"> *</span>
<a name="l00211"></a>00211 <span class="comment"> * See SLI_MSIX()_TABLE_DATA.</span>
<a name="l00212"></a>00212 <span class="comment"> * These registers shadow the 128 physical MSIX RING entries.</span>
<a name="l00213"></a>00213 <span class="comment"> * Each MAC accesses its RING entries using the PVF and a MSIX TABLE DATA offset &lt; 65.</span>
<a name="l00214"></a>00214 <span class="comment"> */</span>
<a name="l00215"></a><a class="code" href="unioncvmx__slitb__msixx__table__data.html">00215</a> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__msixx__table__data.html" title="cvmx_slitb_msix::_table_data">cvmx_slitb_msixx_table_data</a> {
<a name="l00216"></a><a class="code" href="unioncvmx__slitb__msixx__table__data.html#a1b0e44b5f06e10f53c813a55429a1a83">00216</a>     uint64_t <a class="code" href="unioncvmx__slitb__msixx__table__data.html#a1b0e44b5f06e10f53c813a55429a1a83">u64</a>;
<a name="l00217"></a><a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html">00217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html">cvmx_slitb_msixx_table_data_s</a> {
<a name="l00218"></a>00218 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html#a89825e2b635c4d7de142849eb6a157fa">reserved_33_63</a>               : 31;
<a name="l00220"></a>00220     uint64_t <a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html#a3cb36503f5b885b8c3dae6a1ed4b6c54">vector_ctl</a>                   : 1;  <span class="comment">/**&lt; Message mask. */</span>
<a name="l00221"></a>00221     uint64_t <a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html#a5fc78f3956f47f68a0fa5461ceb0128c">data</a>                         : 32; <span class="comment">/**&lt; Message data. */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#else</span>
<a name="l00223"></a><a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html#a5fc78f3956f47f68a0fa5461ceb0128c">00223</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html#a5fc78f3956f47f68a0fa5461ceb0128c">data</a>                         : 32;
<a name="l00224"></a><a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html#a3cb36503f5b885b8c3dae6a1ed4b6c54">00224</a>     uint64_t <a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html#a3cb36503f5b885b8c3dae6a1ed4b6c54">vector_ctl</a>                   : 1;
<a name="l00225"></a><a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html#a89825e2b635c4d7de142849eb6a157fa">00225</a>     uint64_t <a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html#a89825e2b635c4d7de142849eb6a157fa">reserved_33_63</a>               : 31;
<a name="l00226"></a>00226 <span class="preprocessor">#endif</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__slitb__msixx__table__data.html#a97ac7a4213af23e572b66f9d4784189c">s</a>;
<a name="l00228"></a><a class="code" href="unioncvmx__slitb__msixx__table__data.html#ad4e15ab72acf44286e6b1a29ac2a429e">00228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html">cvmx_slitb_msixx_table_data_s</a>  <a class="code" href="unioncvmx__slitb__msixx__table__data.html#ad4e15ab72acf44286e6b1a29ac2a429e">cn73xx</a>;
<a name="l00229"></a><a class="code" href="unioncvmx__slitb__msixx__table__data.html#aaed2db28e1daed65a51727c49f3426a3">00229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html">cvmx_slitb_msixx_table_data_s</a>  <a class="code" href="unioncvmx__slitb__msixx__table__data.html#aaed2db28e1daed65a51727c49f3426a3">cn78xx</a>;
<a name="l00230"></a><a class="code" href="unioncvmx__slitb__msixx__table__data.html#af80c9b4a10210ba3c7fe2d8b2fd12bd7">00230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msixx__table__data_1_1cvmx__slitb__msixx__table__data__s.html">cvmx_slitb_msixx_table_data_s</a>  <a class="code" href="unioncvmx__slitb__msixx__table__data.html#af80c9b4a10210ba3c7fe2d8b2fd12bd7">cnf75xx</a>;
<a name="l00231"></a>00231 };
<a name="l00232"></a><a class="code" href="cvmx-slitb-defs_8h.html#a2c020267d998f219bae5a6be2f8ea334">00232</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__msixx__table__data.html" title="cvmx_slitb_msix::_table_data">cvmx_slitb_msixx_table_data</a> <a class="code" href="unioncvmx__slitb__msixx__table__data.html" title="cvmx_slitb_msix::_table_data">cvmx_slitb_msixx_table_data_t</a>;
<a name="l00233"></a>00233 <span class="comment"></span>
<a name="l00234"></a>00234 <span class="comment">/**</span>
<a name="l00235"></a>00235 <span class="comment"> * cvmx_slitb_msix_mac#_pf#_table_addr</span>
<a name="l00236"></a>00236 <span class="comment"> *</span>
<a name="l00237"></a>00237 <span class="comment"> * These registers shadow the five physical MSIX PF ERR entries.</span>
<a name="l00238"></a>00238 <span class="comment"> * Each MAC sees its ERR entry at its own TRS offset for its PF number.</span>
<a name="l00239"></a>00239 <span class="comment"> */</span>
<a name="l00240"></a><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__addr.html">00240</a> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__addr.html" title="cvmx_slitb_msix_mac::_pf::_table_addr">cvmx_slitb_msix_macx_pfx_table_addr</a> {
<a name="l00241"></a><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__addr.html#a5a1c325709ca4f5b8933bea093af6f39">00241</a>     uint64_t <a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__addr.html#a5a1c325709ca4f5b8933bea093af6f39">u64</a>;
<a name="l00242"></a><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__addr_1_1cvmx__slitb__msix__macx__pfx__table__addr__s.html">00242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__addr_1_1cvmx__slitb__msix__macx__pfx__table__addr__s.html">cvmx_slitb_msix_macx_pfx_table_addr_s</a> {
<a name="l00243"></a>00243 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__msix__macx__pfx__table__addr_1_1cvmx__slitb__msix__macx__pfx__table__addr__s.html#a29b8d829b10ddbf5c2398452fd6344eb">addr</a>                         : 64; <span class="comment">/**&lt; Message address. */</span>
<a name="l00245"></a>00245 <span class="preprocessor">#else</span>
<a name="l00246"></a><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__addr_1_1cvmx__slitb__msix__macx__pfx__table__addr__s.html#a29b8d829b10ddbf5c2398452fd6344eb">00246</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__msix__macx__pfx__table__addr_1_1cvmx__slitb__msix__macx__pfx__table__addr__s.html#a29b8d829b10ddbf5c2398452fd6344eb">addr</a>                         : 64;
<a name="l00247"></a>00247 <span class="preprocessor">#endif</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__addr.html#a1584908179283b0c612f30d938542f89">s</a>;
<a name="l00249"></a><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__addr.html#a5c9af0ff5bf4a8d08e90b6f8c9f41c38">00249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__addr_1_1cvmx__slitb__msix__macx__pfx__table__addr__s.html">cvmx_slitb_msix_macx_pfx_table_addr_s</a> <a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__addr.html#a5c9af0ff5bf4a8d08e90b6f8c9f41c38">cn73xx</a>;
<a name="l00250"></a><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__addr.html#a7d8b06441a0378f558ca4170d049869d">00250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__addr_1_1cvmx__slitb__msix__macx__pfx__table__addr__s.html">cvmx_slitb_msix_macx_pfx_table_addr_s</a> <a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__addr.html#a7d8b06441a0378f558ca4170d049869d">cn78xx</a>;
<a name="l00251"></a><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__addr.html#aa508c2e5dd926d638cee9a3c684f4149">00251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__addr_1_1cvmx__slitb__msix__macx__pfx__table__addr__s.html">cvmx_slitb_msix_macx_pfx_table_addr_s</a> <a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__addr.html#aa508c2e5dd926d638cee9a3c684f4149">cnf75xx</a>;
<a name="l00252"></a>00252 };
<a name="l00253"></a><a class="code" href="cvmx-slitb-defs_8h.html#ae9ba22391d81579a7b7481a60af182ea">00253</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__addr.html" title="cvmx_slitb_msix_mac::_pf::_table_addr">cvmx_slitb_msix_macx_pfx_table_addr</a> <a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__addr.html" title="cvmx_slitb_msix_mac::_pf::_table_addr">cvmx_slitb_msix_macx_pfx_table_addr_t</a>;
<a name="l00254"></a>00254 <span class="comment"></span>
<a name="l00255"></a>00255 <span class="comment">/**</span>
<a name="l00256"></a>00256 <span class="comment"> * cvmx_slitb_msix_mac#_pf#_table_data</span>
<a name="l00257"></a>00257 <span class="comment"> *</span>
<a name="l00258"></a>00258 <span class="comment"> * These registers shadow the five physical MSIX PF ERR entries.</span>
<a name="l00259"></a>00259 <span class="comment"> * Each MAC sees its ERR entry at its own TRS offset for its PF number.</span>
<a name="l00260"></a>00260 <span class="comment"> */</span>
<a name="l00261"></a><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__data.html">00261</a> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__data.html" title="cvmx_slitb_msix_mac::_pf::_table_data">cvmx_slitb_msix_macx_pfx_table_data</a> {
<a name="l00262"></a><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__data.html#a9e64c22cf6ba65923b30838819de52ec">00262</a>     uint64_t <a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__data.html#a9e64c22cf6ba65923b30838819de52ec">u64</a>;
<a name="l00263"></a><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html">00263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html">cvmx_slitb_msix_macx_pfx_table_data_s</a> {
<a name="l00264"></a>00264 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html#a8a17dda59ff265b2709e9270eb161567">reserved_33_63</a>               : 31;
<a name="l00266"></a>00266     uint64_t <a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html#a15bc9213407c162ee3bee0ef0d7366cf">vector_ctl</a>                   : 1;  <span class="comment">/**&lt; Message mask. */</span>
<a name="l00267"></a>00267     uint64_t <a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html#adb4e7c038eaf237ada60ec913e02a18a">data</a>                         : 32; <span class="comment">/**&lt; Message data. */</span>
<a name="l00268"></a>00268 <span class="preprocessor">#else</span>
<a name="l00269"></a><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html#adb4e7c038eaf237ada60ec913e02a18a">00269</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html#adb4e7c038eaf237ada60ec913e02a18a">data</a>                         : 32;
<a name="l00270"></a><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html#a15bc9213407c162ee3bee0ef0d7366cf">00270</a>     uint64_t <a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html#a15bc9213407c162ee3bee0ef0d7366cf">vector_ctl</a>                   : 1;
<a name="l00271"></a><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html#a8a17dda59ff265b2709e9270eb161567">00271</a>     uint64_t <a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html#a8a17dda59ff265b2709e9270eb161567">reserved_33_63</a>               : 31;
<a name="l00272"></a>00272 <span class="preprocessor">#endif</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__data.html#aba591591ebb762155a9a37b4c4c617ab">s</a>;
<a name="l00274"></a><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__data.html#a2bace3615c42d2542d4c5b59847e857e">00274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html">cvmx_slitb_msix_macx_pfx_table_data_s</a> <a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__data.html#a2bace3615c42d2542d4c5b59847e857e">cn73xx</a>;
<a name="l00275"></a><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__data.html#a75eadac6a25f4377277de94dd38ef71e">00275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html">cvmx_slitb_msix_macx_pfx_table_data_s</a> <a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__data.html#a75eadac6a25f4377277de94dd38ef71e">cn78xx</a>;
<a name="l00276"></a><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__data.html#ab5e8e33b6dcc454d0667d59d673c7889">00276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__msix__macx__pfx__table__data_1_1cvmx__slitb__msix__macx__pfx__table__data__s.html">cvmx_slitb_msix_macx_pfx_table_data_s</a> <a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__data.html#ab5e8e33b6dcc454d0667d59d673c7889">cnf75xx</a>;
<a name="l00277"></a>00277 };
<a name="l00278"></a><a class="code" href="cvmx-slitb-defs_8h.html#a345894db2bf2acfe75bbf8e5fe4a138a">00278</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__data.html" title="cvmx_slitb_msix_mac::_pf::_table_data">cvmx_slitb_msix_macx_pfx_table_data</a> <a class="code" href="unioncvmx__slitb__msix__macx__pfx__table__data.html" title="cvmx_slitb_msix_mac::_pf::_table_data">cvmx_slitb_msix_macx_pfx_table_data_t</a>;
<a name="l00279"></a>00279 <span class="comment"></span>
<a name="l00280"></a>00280 <span class="comment">/**</span>
<a name="l00281"></a>00281 <span class="comment"> * cvmx_slitb_pf#_pkt_cnt_int</span>
<a name="l00282"></a>00282 <span class="comment"> *</span>
<a name="l00283"></a>00283 <span class="comment"> * These registers shadow the five per-PF srn-based interrupt bits.</span>
<a name="l00284"></a>00284 <span class="comment"> * Each PF sees its own rings where ring[srn] is bit[0]. PF(4) means MAC0:PF1.</span>
<a name="l00285"></a>00285 <span class="comment"> */</span>
<a name="l00286"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__cnt__int.html">00286</a> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__pfx__pkt__cnt__int.html" title="cvmx_slitb_pf::_pkt_cnt_int">cvmx_slitb_pfx_pkt_cnt_int</a> {
<a name="l00287"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__cnt__int.html#a84c095e24d7353c24538ac52b89fd79b">00287</a>     uint64_t <a class="code" href="unioncvmx__slitb__pfx__pkt__cnt__int.html#a84c095e24d7353c24538ac52b89fd79b">u64</a>;
<a name="l00288"></a><a class="code" href="structcvmx__slitb__pfx__pkt__cnt__int_1_1cvmx__slitb__pfx__pkt__cnt__int__s.html">00288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__cnt__int_1_1cvmx__slitb__pfx__pkt__cnt__int__s.html">cvmx_slitb_pfx_pkt_cnt_int_s</a> {
<a name="l00289"></a>00289 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__pfx__pkt__cnt__int_1_1cvmx__slitb__pfx__pkt__cnt__int__s.html#a68977617f6112c36199e9e386459602a">ring</a>                         : 64; <span class="comment">/**&lt; Multi-ring output ring packet counter interrupt bits. RING&lt;i&gt; is one</span>
<a name="l00291"></a>00291 <span class="comment">                                                         whenever SLI_PKT(i)_CNTS[CNT] &gt; SLI_PKT(i)_INT_LEVELS[CNT].</span>
<a name="l00292"></a>00292 <span class="comment">                                                         RING&lt;i&gt; is the CNT component of SLI_PKT(i)_CNTS[PO_INT]</span>
<a name="l00293"></a>00293 <span class="comment">                                                         (and SLI_PKT_IN_DONE(i)_CNTS[PO_INT]), and one of the components</span>
<a name="l00294"></a>00294 <span class="comment">                                                         of SLI_PKT_INT[RING&lt;i&gt;]. Hardware may not update RING&lt;i&gt; when</span>
<a name="l00295"></a>00295 <span class="comment">                                                         software modifies SLI_PKT(i)_INT_LEVELS[CNT] - refer to the</span>
<a name="l00296"></a>00296 <span class="comment">                                                         description of SLI_PKT()_INT_LEVELS[CNT].</span>
<a name="l00297"></a>00297 <span class="comment">                                                         SLI_PKT(i)_OUTPUT_CONTROL[CENB] does not affect RING&lt;i&gt;. */</span>
<a name="l00298"></a>00298 <span class="preprocessor">#else</span>
<a name="l00299"></a><a class="code" href="structcvmx__slitb__pfx__pkt__cnt__int_1_1cvmx__slitb__pfx__pkt__cnt__int__s.html#a68977617f6112c36199e9e386459602a">00299</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__pfx__pkt__cnt__int_1_1cvmx__slitb__pfx__pkt__cnt__int__s.html#a68977617f6112c36199e9e386459602a">ring</a>                         : 64;
<a name="l00300"></a>00300 <span class="preprocessor">#endif</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__slitb__pfx__pkt__cnt__int.html#a00293f1b46d513fd46acd8b8d9b046f8">s</a>;
<a name="l00302"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__cnt__int.html#a400e40804fa0a504ceb78f7e0c601e67">00302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__cnt__int_1_1cvmx__slitb__pfx__pkt__cnt__int__s.html">cvmx_slitb_pfx_pkt_cnt_int_s</a>   <a class="code" href="unioncvmx__slitb__pfx__pkt__cnt__int.html#a400e40804fa0a504ceb78f7e0c601e67">cn73xx</a>;
<a name="l00303"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__cnt__int.html#aa5f6d50f8a1bf21f348392e6a81548a4">00303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__cnt__int_1_1cvmx__slitb__pfx__pkt__cnt__int__s.html">cvmx_slitb_pfx_pkt_cnt_int_s</a>   <a class="code" href="unioncvmx__slitb__pfx__pkt__cnt__int.html#aa5f6d50f8a1bf21f348392e6a81548a4">cn78xx</a>;
<a name="l00304"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__cnt__int.html#a362890b3aea8e6cd1fa85556eed3764b">00304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__cnt__int_1_1cvmx__slitb__pfx__pkt__cnt__int__s.html">cvmx_slitb_pfx_pkt_cnt_int_s</a>   <a class="code" href="unioncvmx__slitb__pfx__pkt__cnt__int.html#a362890b3aea8e6cd1fa85556eed3764b">cnf75xx</a>;
<a name="l00305"></a>00305 };
<a name="l00306"></a><a class="code" href="cvmx-slitb-defs_8h.html#a94199833263c149103b47b399d419e9a">00306</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__pfx__pkt__cnt__int.html" title="cvmx_slitb_pf::_pkt_cnt_int">cvmx_slitb_pfx_pkt_cnt_int</a> <a class="code" href="unioncvmx__slitb__pfx__pkt__cnt__int.html" title="cvmx_slitb_pf::_pkt_cnt_int">cvmx_slitb_pfx_pkt_cnt_int_t</a>;
<a name="l00307"></a>00307 <span class="comment"></span>
<a name="l00308"></a>00308 <span class="comment">/**</span>
<a name="l00309"></a>00309 <span class="comment"> * cvmx_slitb_pf#_pkt_in_int</span>
<a name="l00310"></a>00310 <span class="comment"> *</span>
<a name="l00311"></a>00311 <span class="comment"> * These registers shadow the five per-PF srn-based interrupt bits.</span>
<a name="l00312"></a>00312 <span class="comment"> * Each PF sees its own rings where ring[srn] is bit[0]</span>
<a name="l00313"></a>00313 <span class="comment"> */</span>
<a name="l00314"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__in__int.html">00314</a> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__pfx__pkt__in__int.html" title="cvmx_slitb_pf::_pkt_in_int">cvmx_slitb_pfx_pkt_in_int</a> {
<a name="l00315"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__in__int.html#a2a09e0f8b9dff41cf8138af24bc9afd2">00315</a>     uint64_t <a class="code" href="unioncvmx__slitb__pfx__pkt__in__int.html#a2a09e0f8b9dff41cf8138af24bc9afd2">u64</a>;
<a name="l00316"></a><a class="code" href="structcvmx__slitb__pfx__pkt__in__int_1_1cvmx__slitb__pfx__pkt__in__int__s.html">00316</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__in__int_1_1cvmx__slitb__pfx__pkt__in__int__s.html">cvmx_slitb_pfx_pkt_in_int_s</a> {
<a name="l00317"></a>00317 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__pfx__pkt__in__int_1_1cvmx__slitb__pfx__pkt__in__int__s.html#a68cff2597b63ac6b3a0f07035f706249">ring</a>                         : 64; <span class="comment">/**&lt; Multi-ring packet input interrupt register. Each RING&lt;i&gt; is a read-only copy of</span>
<a name="l00319"></a>00319 <span class="comment">                                                         SLI_PKT_IN_DONE(i)_CNTS[PI_INT]. */</span>
<a name="l00320"></a>00320 <span class="preprocessor">#else</span>
<a name="l00321"></a><a class="code" href="structcvmx__slitb__pfx__pkt__in__int_1_1cvmx__slitb__pfx__pkt__in__int__s.html#a68cff2597b63ac6b3a0f07035f706249">00321</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__pfx__pkt__in__int_1_1cvmx__slitb__pfx__pkt__in__int__s.html#a68cff2597b63ac6b3a0f07035f706249">ring</a>                         : 64;
<a name="l00322"></a>00322 <span class="preprocessor">#endif</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__slitb__pfx__pkt__in__int.html#ad4f7388852251631423ec7864c7cd68e">s</a>;
<a name="l00324"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__in__int.html#afaf2723ec31894a2616f62d2dd2654a1">00324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__in__int_1_1cvmx__slitb__pfx__pkt__in__int__s.html">cvmx_slitb_pfx_pkt_in_int_s</a>    <a class="code" href="unioncvmx__slitb__pfx__pkt__in__int.html#afaf2723ec31894a2616f62d2dd2654a1">cn73xx</a>;
<a name="l00325"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__in__int.html#abac84995091f2b4d41ea6c327015e371">00325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__in__int_1_1cvmx__slitb__pfx__pkt__in__int__s.html">cvmx_slitb_pfx_pkt_in_int_s</a>    <a class="code" href="unioncvmx__slitb__pfx__pkt__in__int.html#abac84995091f2b4d41ea6c327015e371">cn78xx</a>;
<a name="l00326"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__in__int.html#a0d1bf96e589c7e0ee7d2fd27a5d5b55c">00326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__in__int_1_1cvmx__slitb__pfx__pkt__in__int__s.html">cvmx_slitb_pfx_pkt_in_int_s</a>    <a class="code" href="unioncvmx__slitb__pfx__pkt__in__int.html#a0d1bf96e589c7e0ee7d2fd27a5d5b55c">cnf75xx</a>;
<a name="l00327"></a>00327 };
<a name="l00328"></a><a class="code" href="cvmx-slitb-defs_8h.html#a41a5af1210a583e31d3d965bf74740b9">00328</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__pfx__pkt__in__int.html" title="cvmx_slitb_pf::_pkt_in_int">cvmx_slitb_pfx_pkt_in_int</a> <a class="code" href="unioncvmx__slitb__pfx__pkt__in__int.html" title="cvmx_slitb_pf::_pkt_in_int">cvmx_slitb_pfx_pkt_in_int_t</a>;
<a name="l00329"></a>00329 <span class="comment"></span>
<a name="l00330"></a>00330 <span class="comment">/**</span>
<a name="l00331"></a>00331 <span class="comment"> * cvmx_slitb_pf#_pkt_int</span>
<a name="l00332"></a>00332 <span class="comment"> *</span>
<a name="l00333"></a>00333 <span class="comment"> * These registers shadow the five per-PF srn-based interrupt bits.</span>
<a name="l00334"></a>00334 <span class="comment"> * Each PF sees its own rings where ring[srn] is bit[0]</span>
<a name="l00335"></a>00335 <span class="comment"> */</span>
<a name="l00336"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__int.html">00336</a> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__pfx__pkt__int.html" title="cvmx_slitb_pf::_pkt_int">cvmx_slitb_pfx_pkt_int</a> {
<a name="l00337"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__int.html#ac57cadea030603808849bba2af7f6ee9">00337</a>     uint64_t <a class="code" href="unioncvmx__slitb__pfx__pkt__int.html#ac57cadea030603808849bba2af7f6ee9">u64</a>;
<a name="l00338"></a><a class="code" href="structcvmx__slitb__pfx__pkt__int_1_1cvmx__slitb__pfx__pkt__int__s.html">00338</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__int_1_1cvmx__slitb__pfx__pkt__int__s.html">cvmx_slitb_pfx_pkt_int_s</a> {
<a name="l00339"></a>00339 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__pfx__pkt__int_1_1cvmx__slitb__pfx__pkt__int__s.html#ac0a7c16ac4688807c3904ae09195fcf5">ring</a>                         : 64; <span class="comment">/**&lt; Multi-ring packet interrupt register. Each RING&lt;i&gt; is set whenever any</span>
<a name="l00341"></a>00341 <span class="comment">                                                         of these three conditions are true:</span>
<a name="l00342"></a>00342 <span class="comment">                                                          * SLI_PKT(i)_CNTS[CNT] &gt; SLI_PKT(i)_INT_LEVELS[CNT] (i.e. SLI_PKT_CNT_INT&lt;i&gt;</span>
<a name="l00343"></a>00343 <span class="comment">                                                            is set),</span>
<a name="l00344"></a>00344 <span class="comment">                                                          * Or, SLI_PKT(i)_CNTS[TIMER] &gt; SLI_PKT(i)_INT_LEVELS[TIME] (i.e. SLI_PKT_TIME_INT&lt;i&gt;</span>
<a name="l00345"></a>00345 <span class="comment">                                                            is set).</span>
<a name="l00346"></a>00346 <span class="comment">                                                          * Or, SLI_PKT_IN_DONE(i)_CNTS[PI_INT] (i.e. SLI_PKT_IN_INT&lt;i&gt;) is set.</span>
<a name="l00347"></a>00347 <span class="comment">                                                         Any of these three conditions can cause an MSI-X interrupt, but only</span>
<a name="l00348"></a>00348 <span class="comment">                                                         the first two (i.e. SLI_PKT_CNT_INT and SLI_PKT_TIME_INT) can cause</span>
<a name="l00349"></a>00349 <span class="comment">                                                         INTA/B/C/D and MSI interrupts.</span>
<a name="l00350"></a>00350 <span class="comment">                                                         SLI_PKT(i)_OUTPUT_CONTROL[CENB,TENB] have no effect on RING&lt;i&gt;. */</span>
<a name="l00351"></a>00351 <span class="preprocessor">#else</span>
<a name="l00352"></a><a class="code" href="structcvmx__slitb__pfx__pkt__int_1_1cvmx__slitb__pfx__pkt__int__s.html#ac0a7c16ac4688807c3904ae09195fcf5">00352</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__pfx__pkt__int_1_1cvmx__slitb__pfx__pkt__int__s.html#ac0a7c16ac4688807c3904ae09195fcf5">ring</a>                         : 64;
<a name="l00353"></a>00353 <span class="preprocessor">#endif</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__slitb__pfx__pkt__int.html#a1b6ac5c063a4f1fd5ce4fd795ec3d0a1">s</a>;
<a name="l00355"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__int.html#ac180294beca6500c9e7fc56e715e8b27">00355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__int_1_1cvmx__slitb__pfx__pkt__int__s.html">cvmx_slitb_pfx_pkt_int_s</a>       <a class="code" href="unioncvmx__slitb__pfx__pkt__int.html#ac180294beca6500c9e7fc56e715e8b27">cn73xx</a>;
<a name="l00356"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__int.html#a6d2cb481647b1f6a58ddf2b75ef3bcfc">00356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__int_1_1cvmx__slitb__pfx__pkt__int__s.html">cvmx_slitb_pfx_pkt_int_s</a>       <a class="code" href="unioncvmx__slitb__pfx__pkt__int.html#a6d2cb481647b1f6a58ddf2b75ef3bcfc">cn78xx</a>;
<a name="l00357"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__int.html#a79b7d3e60e1c70bc08ae84d80c4ace41">00357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__int_1_1cvmx__slitb__pfx__pkt__int__s.html">cvmx_slitb_pfx_pkt_int_s</a>       <a class="code" href="unioncvmx__slitb__pfx__pkt__int.html#a79b7d3e60e1c70bc08ae84d80c4ace41">cnf75xx</a>;
<a name="l00358"></a>00358 };
<a name="l00359"></a><a class="code" href="cvmx-slitb-defs_8h.html#a90f9d9353732d270e52199641261340b">00359</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__pfx__pkt__int.html" title="cvmx_slitb_pf::_pkt_int">cvmx_slitb_pfx_pkt_int</a> <a class="code" href="unioncvmx__slitb__pfx__pkt__int.html" title="cvmx_slitb_pf::_pkt_int">cvmx_slitb_pfx_pkt_int_t</a>;
<a name="l00360"></a>00360 <span class="comment"></span>
<a name="l00361"></a>00361 <span class="comment">/**</span>
<a name="l00362"></a>00362 <span class="comment"> * cvmx_slitb_pf#_pkt_ring_rst</span>
<a name="l00363"></a>00363 <span class="comment"> *</span>
<a name="l00364"></a>00364 <span class="comment"> * These registers shadow the five per-PF srn-based ring rst bits.</span>
<a name="l00365"></a>00365 <span class="comment"> * Each PF sees its own rings where ring[srn] is bit[0]</span>
<a name="l00366"></a>00366 <span class="comment"> */</span>
<a name="l00367"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__ring__rst.html">00367</a> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__pfx__pkt__ring__rst.html" title="cvmx_slitb_pf::_pkt_ring_rst">cvmx_slitb_pfx_pkt_ring_rst</a> {
<a name="l00368"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__ring__rst.html#abbf32f84072d7d7574dcba57e6be9f91">00368</a>     uint64_t <a class="code" href="unioncvmx__slitb__pfx__pkt__ring__rst.html#abbf32f84072d7d7574dcba57e6be9f91">u64</a>;
<a name="l00369"></a><a class="code" href="structcvmx__slitb__pfx__pkt__ring__rst_1_1cvmx__slitb__pfx__pkt__ring__rst__s.html">00369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__ring__rst_1_1cvmx__slitb__pfx__pkt__ring__rst__s.html">cvmx_slitb_pfx_pkt_ring_rst_s</a> {
<a name="l00370"></a>00370 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__pfx__pkt__ring__rst_1_1cvmx__slitb__pfx__pkt__ring__rst__s.html#aa4abc860efb817d1fef25ef5be52da9b">rst</a>                          : 64; <span class="comment">/**&lt; RST&lt;i&gt; is a read-only copy of SLI_PKT(i)_INPUT_CONTROL[RST]. */</span>
<a name="l00372"></a>00372 <span class="preprocessor">#else</span>
<a name="l00373"></a><a class="code" href="structcvmx__slitb__pfx__pkt__ring__rst_1_1cvmx__slitb__pfx__pkt__ring__rst__s.html#aa4abc860efb817d1fef25ef5be52da9b">00373</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__pfx__pkt__ring__rst_1_1cvmx__slitb__pfx__pkt__ring__rst__s.html#aa4abc860efb817d1fef25ef5be52da9b">rst</a>                          : 64;
<a name="l00374"></a>00374 <span class="preprocessor">#endif</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__slitb__pfx__pkt__ring__rst.html#ab8e56d07c5e619dc909eb64190a4ec32">s</a>;
<a name="l00376"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__ring__rst.html#a7132f42a62d08123f5a15739214f41c1">00376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__ring__rst_1_1cvmx__slitb__pfx__pkt__ring__rst__s.html">cvmx_slitb_pfx_pkt_ring_rst_s</a>  <a class="code" href="unioncvmx__slitb__pfx__pkt__ring__rst.html#a7132f42a62d08123f5a15739214f41c1">cn73xx</a>;
<a name="l00377"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__ring__rst.html#a67317473150e369e3f54ba47d4933aaf">00377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__ring__rst_1_1cvmx__slitb__pfx__pkt__ring__rst__s.html">cvmx_slitb_pfx_pkt_ring_rst_s</a>  <a class="code" href="unioncvmx__slitb__pfx__pkt__ring__rst.html#a67317473150e369e3f54ba47d4933aaf">cn78xx</a>;
<a name="l00378"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__ring__rst.html#a469443560af1a964d4a2ad6d6680793b">00378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__ring__rst_1_1cvmx__slitb__pfx__pkt__ring__rst__s.html">cvmx_slitb_pfx_pkt_ring_rst_s</a>  <a class="code" href="unioncvmx__slitb__pfx__pkt__ring__rst.html#a469443560af1a964d4a2ad6d6680793b">cnf75xx</a>;
<a name="l00379"></a>00379 };
<a name="l00380"></a><a class="code" href="cvmx-slitb-defs_8h.html#a888becda68ae7c0ab0b0b5ee2a9c8def">00380</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__pfx__pkt__ring__rst.html" title="cvmx_slitb_pf::_pkt_ring_rst">cvmx_slitb_pfx_pkt_ring_rst</a> <a class="code" href="unioncvmx__slitb__pfx__pkt__ring__rst.html" title="cvmx_slitb_pf::_pkt_ring_rst">cvmx_slitb_pfx_pkt_ring_rst_t</a>;
<a name="l00381"></a>00381 <span class="comment"></span>
<a name="l00382"></a>00382 <span class="comment">/**</span>
<a name="l00383"></a>00383 <span class="comment"> * cvmx_slitb_pf#_pkt_time_int</span>
<a name="l00384"></a>00384 <span class="comment"> *</span>
<a name="l00385"></a>00385 <span class="comment"> * These registers shadow the five per-PF srn-based interrupt bits.</span>
<a name="l00386"></a>00386 <span class="comment"> * Each PF sees its own rings where ring[srn] is bit[0]</span>
<a name="l00387"></a>00387 <span class="comment"> */</span>
<a name="l00388"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__time__int.html">00388</a> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__pfx__pkt__time__int.html" title="cvmx_slitb_pf::_pkt_time_int">cvmx_slitb_pfx_pkt_time_int</a> {
<a name="l00389"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__time__int.html#ad9273eac5404d2604591fcc19347ccf0">00389</a>     uint64_t <a class="code" href="unioncvmx__slitb__pfx__pkt__time__int.html#ad9273eac5404d2604591fcc19347ccf0">u64</a>;
<a name="l00390"></a><a class="code" href="structcvmx__slitb__pfx__pkt__time__int_1_1cvmx__slitb__pfx__pkt__time__int__s.html">00390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__time__int_1_1cvmx__slitb__pfx__pkt__time__int__s.html">cvmx_slitb_pfx_pkt_time_int_s</a> {
<a name="l00391"></a>00391 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__pfx__pkt__time__int_1_1cvmx__slitb__pfx__pkt__time__int__s.html#a33df9c68c1733b960ea4b29a00a6720f">ring</a>                         : 64; <span class="comment">/**&lt; Multi-ring output ring packet time interrupt bits. RING&lt;i&gt; reads as one</span>
<a name="l00393"></a>00393 <span class="comment">                                                         whenever SLI_PKT(i)_CNTS[TIMER] &gt; SLI_PKT(i)_INT_LEVELS[TIME].</span>
<a name="l00394"></a>00394 <span class="comment">                                                         RING&lt;i&gt; is the TIMER component of SLI_PKT(i)_CNTS[PO_INT]</span>
<a name="l00395"></a>00395 <span class="comment">                                                         (and SLI_PKT_IN_DONE(i)_CNTS[PO_INT]), and one of the components</span>
<a name="l00396"></a>00396 <span class="comment">                                                         of SLI_PKT_INT[RING&lt;i&gt;]. Hardware may not update RING&lt;i&gt; when</span>
<a name="l00397"></a>00397 <span class="comment">                                                         software modifies SLI_PKT(i)_INT_LEVELS[TIME] - refer to the</span>
<a name="l00398"></a>00398 <span class="comment">                                                         description of SLI_PKT()_INT_LEVELS[TIME].</span>
<a name="l00399"></a>00399 <span class="comment">                                                         SLI_PKT(i)_OUTPUT_CONTROL[TENB] does not affect RING&lt;i&gt;. */</span>
<a name="l00400"></a>00400 <span class="preprocessor">#else</span>
<a name="l00401"></a><a class="code" href="structcvmx__slitb__pfx__pkt__time__int_1_1cvmx__slitb__pfx__pkt__time__int__s.html#a33df9c68c1733b960ea4b29a00a6720f">00401</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__pfx__pkt__time__int_1_1cvmx__slitb__pfx__pkt__time__int__s.html#a33df9c68c1733b960ea4b29a00a6720f">ring</a>                         : 64;
<a name="l00402"></a>00402 <span class="preprocessor">#endif</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__slitb__pfx__pkt__time__int.html#aa54ad2e1c734b8fbae55816db8e80eeb">s</a>;
<a name="l00404"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__time__int.html#a9df45a3ec02c66a64920593a28d5fc9f">00404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__time__int_1_1cvmx__slitb__pfx__pkt__time__int__s.html">cvmx_slitb_pfx_pkt_time_int_s</a>  <a class="code" href="unioncvmx__slitb__pfx__pkt__time__int.html#a9df45a3ec02c66a64920593a28d5fc9f">cn73xx</a>;
<a name="l00405"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__time__int.html#a17a2a224c794bb244d64c2f9838ed69c">00405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__time__int_1_1cvmx__slitb__pfx__pkt__time__int__s.html">cvmx_slitb_pfx_pkt_time_int_s</a>  <a class="code" href="unioncvmx__slitb__pfx__pkt__time__int.html#a17a2a224c794bb244d64c2f9838ed69c">cn78xx</a>;
<a name="l00406"></a><a class="code" href="unioncvmx__slitb__pfx__pkt__time__int.html#a634f22745463148ff80b8ab80f349504">00406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pfx__pkt__time__int_1_1cvmx__slitb__pfx__pkt__time__int__s.html">cvmx_slitb_pfx_pkt_time_int_s</a>  <a class="code" href="unioncvmx__slitb__pfx__pkt__time__int.html#a634f22745463148ff80b8ab80f349504">cnf75xx</a>;
<a name="l00407"></a>00407 };
<a name="l00408"></a><a class="code" href="cvmx-slitb-defs_8h.html#ad9d3b6e7a19db9c923f56956b07dda92">00408</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__pfx__pkt__time__int.html" title="cvmx_slitb_pf::_pkt_time_int">cvmx_slitb_pfx_pkt_time_int</a> <a class="code" href="unioncvmx__slitb__pfx__pkt__time__int.html" title="cvmx_slitb_pf::_pkt_time_int">cvmx_slitb_pfx_pkt_time_int_t</a>;
<a name="l00409"></a>00409 <span class="comment"></span>
<a name="l00410"></a>00410 <span class="comment">/**</span>
<a name="l00411"></a>00411 <span class="comment"> * cvmx_slitb_pkt#_pf_vf_mbox_sig#</span>
<a name="l00412"></a>00412 <span class="comment"> *</span>
<a name="l00413"></a>00413 <span class="comment"> * see SLI_PKT(0..63)_PF_VF_MBOX_SIG(0..1)</span>
<a name="l00414"></a>00414 <span class="comment"> * These registers index MBOX_SIG vector RTL registers by pf-pkt-ring and direction for</span>
<a name="l00415"></a>00415 <span class="comment"> * Verification.</span>
<a name="l00416"></a>00416 <span class="comment"> */</span>
<a name="l00417"></a><a class="code" href="unioncvmx__slitb__pktx__pf__vf__mbox__sigx.html">00417</a> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__pktx__pf__vf__mbox__sigx.html" title="cvmx_slitb_pkt::_pf_vf_mbox_sig#">cvmx_slitb_pktx_pf_vf_mbox_sigx</a> {
<a name="l00418"></a><a class="code" href="unioncvmx__slitb__pktx__pf__vf__mbox__sigx.html#ad32bc2ab20de8951b41b0289f3b76603">00418</a>     uint64_t <a class="code" href="unioncvmx__slitb__pktx__pf__vf__mbox__sigx.html#ad32bc2ab20de8951b41b0289f3b76603">u64</a>;
<a name="l00419"></a><a class="code" href="structcvmx__slitb__pktx__pf__vf__mbox__sigx_1_1cvmx__slitb__pktx__pf__vf__mbox__sigx__s.html">00419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pktx__pf__vf__mbox__sigx_1_1cvmx__slitb__pktx__pf__vf__mbox__sigx__s.html">cvmx_slitb_pktx_pf_vf_mbox_sigx_s</a> {
<a name="l00420"></a>00420 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__pktx__pf__vf__mbox__sigx_1_1cvmx__slitb__pktx__pf__vf__mbox__sigx__s.html#a61a7094ec6f3827ca22cc0c769e89223">data</a>                         : 64; <span class="comment">/**&lt; Communication data from PF to VF. Writes to SLI_PKT()_PF_VF_MBOX_SIG(0)</span>
<a name="l00422"></a>00422 <span class="comment">                                                         in the corresponding VF. */</span>
<a name="l00423"></a>00423 <span class="preprocessor">#else</span>
<a name="l00424"></a><a class="code" href="structcvmx__slitb__pktx__pf__vf__mbox__sigx_1_1cvmx__slitb__pktx__pf__vf__mbox__sigx__s.html#a61a7094ec6f3827ca22cc0c769e89223">00424</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__slitb__pktx__pf__vf__mbox__sigx_1_1cvmx__slitb__pktx__pf__vf__mbox__sigx__s.html#a61a7094ec6f3827ca22cc0c769e89223">data</a>                         : 64;
<a name="l00425"></a>00425 <span class="preprocessor">#endif</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__slitb__pktx__pf__vf__mbox__sigx.html#a352f205542930ff352a60699381233da">s</a>;
<a name="l00427"></a><a class="code" href="unioncvmx__slitb__pktx__pf__vf__mbox__sigx.html#a05998e48b0f0090528684c14921cff27">00427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pktx__pf__vf__mbox__sigx_1_1cvmx__slitb__pktx__pf__vf__mbox__sigx__s.html">cvmx_slitb_pktx_pf_vf_mbox_sigx_s</a> <a class="code" href="unioncvmx__slitb__pktx__pf__vf__mbox__sigx.html#a05998e48b0f0090528684c14921cff27">cn73xx</a>;
<a name="l00428"></a><a class="code" href="unioncvmx__slitb__pktx__pf__vf__mbox__sigx.html#aa1bf3206e53192cb777c0bc13636e9cf">00428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pktx__pf__vf__mbox__sigx_1_1cvmx__slitb__pktx__pf__vf__mbox__sigx__s.html">cvmx_slitb_pktx_pf_vf_mbox_sigx_s</a> <a class="code" href="unioncvmx__slitb__pktx__pf__vf__mbox__sigx.html#aa1bf3206e53192cb777c0bc13636e9cf">cn78xx</a>;
<a name="l00429"></a><a class="code" href="unioncvmx__slitb__pktx__pf__vf__mbox__sigx.html#a219a0c1c0fc639689982345889acb51a">00429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__slitb__pktx__pf__vf__mbox__sigx_1_1cvmx__slitb__pktx__pf__vf__mbox__sigx__s.html">cvmx_slitb_pktx_pf_vf_mbox_sigx_s</a> <a class="code" href="unioncvmx__slitb__pktx__pf__vf__mbox__sigx.html#a219a0c1c0fc639689982345889acb51a">cnf75xx</a>;
<a name="l00430"></a>00430 };
<a name="l00431"></a><a class="code" href="cvmx-slitb-defs_8h.html#a1e75039aac2c001b9773403544026b8a">00431</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__slitb__pktx__pf__vf__mbox__sigx.html" title="cvmx_slitb_pkt::_pf_vf_mbox_sig#">cvmx_slitb_pktx_pf_vf_mbox_sigx</a> <a class="code" href="unioncvmx__slitb__pktx__pf__vf__mbox__sigx.html" title="cvmx_slitb_pkt::_pf_vf_mbox_sig#">cvmx_slitb_pktx_pf_vf_mbox_sigx_t</a>;
<a name="l00432"></a>00432 
<a name="l00433"></a>00433 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
