Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Mar 30 16:33:27 2021
| Host         : me4166-11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file eggtimer_control_sets_placed.rpt
| Design       : eggtimer
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           13 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              64 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |              34 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+-------------------------------+-------------------------------+------------------+----------------+
|          Clock Signal         |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------+-------------------------------+-------------------------------+------------------+----------------+
|  enable_cnt_reg_i_2_n_0       |                               |                               |                1 |              1 |
|  clk_500Hz/an_reg[1]          |                               | c[0]_i_1_n_0                  |                1 |              2 |
|  clk_500Hz/an_reg[1]          |                               | c[0]                          |                1 |              2 |
|  clk_1Hz/CLK                  |                               |                               |                2 |              2 |
|  clk_5MHz/inst/clk_out1       |                               | rst_IBUF                      |                1 |              3 |
|  cnt_down/seconds_counter/CLK | cnt_down/minutes_counter/E[0] | rst_IBUF                      |                2 |              6 |
|  dbm/minutes_reg[5]           |                               | increment/minutes[5]_i_1_n_0  |                1 |              6 |
|  dbs/CLK                      |                               | increment/clear               |                2 |              6 |
|  clk_500Hz/an_reg[1]          |                               |                               |                2 |              6 |
|  clk_1Hz/CLK                  | cnt_down/minutes_counter/E[0] | rst_IBUF                      |                2 |              6 |
|  clk_5MHz/inst/clk_out1       |                               |                               |                4 |              8 |
|  min_display_reg[5]_i_2_n_0   |                               |                               |                4 |             12 |
|  clk_5MHz/inst/clk_out1       | dbm/db_counter_i_1__0_n_0     | dbm/db_counter_i_2__0_n_0     |                5 |             17 |
|  clk_5MHz/inst/clk_out1       | dbs/db_counter_i_1_n_0        | dbs/db_counter_i_2_n_0        |                5 |             17 |
|  clk_5MHz/inst/clk_out1       |                               | clk_500Hz/count[0]_i_1__2_n_0 |                6 |             24 |
|  clk_5MHz/inst/clk_out1       |                               | clk_1Hz/count[0]_i_1__1_n_0   |                6 |             24 |
+-------------------------------+-------------------------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     3 |
| 3      |                     1 |
| 6      |                     5 |
| 8      |                     1 |
| 12     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


