<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\04_Pinout\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/04_Pinout/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="PCB_Floor_Planning_Diagram_d0e407" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="topic:1;2:127">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="title:1;3:10">Device PCB Floor Planning Diagram</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="body:1;5:9">
    <fig audience="META-600G" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="fig:1;6:31">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="title:2;7:14">Device PCB Floor Planning Diagram</title>

      <image href="../Graphics/pm6014_meta_600g_ballmap_regioning.svg" placement="break" width="4.5in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="image:1;9:105"/>
    </fig>

    <draft-comment author="bhardwaj" time="Fri 03/10/2017 02:43 PM" translate="no" class="- topic/draft-comment " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="draft-comment:1;12:69">META-600G
    Added the new image.</draft-comment>

    <fig audience="MSCCInternal" id="Device_PCB_Floor_Planning_Diagram_0gq2v02h6" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="fig:2;15:83">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="title:3;16:14">Device PCB Floor Planning Diagram (Internal)</title>

      <image href="../Graphics/pm6010_digi_g5_ballmap_regioning_MSCCInternal.svg" placement="break" width="4.5in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="image:2;18:116"/>
    </fig>

    <fig audience="DIGIG5-ZTE DIGIG5_ROW" id="Device_PCB_Floor_Planning_Diagram_Std_Cust_0gq2v02h6" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="fig:3;21:101">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="title:4;22:14">Device PCB Floor Planning Diagram</title>

      <image href="../Graphics/pm6010_digi_g5_ballmap_regioning_DIGIG5_ROW.svg" placement="break" width="4.5in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="image:3;24:114"/>
    </fig>

    <fig audience="DIGIG5_NOKIA" id="Device_PCB_Floor_Planning_Diagram_ALU_0gq2v02h6" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="fig:4;27:87">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="title:5;28:14">Device PCB Floor Planning Diagram</title>

      <image href="../Graphics/pm6010_digi_g5_ballmap_regioning_DIGIG5_NOKIA.svg" placement="break" width="4.5in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="image:4;30:116"/>
    </fig>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="p:1;33:8">The gray, center portion of the diagram is reserved for power and
    ground connections. The interfaces shown in this diagram are described in
    <xref href="Pin_Description_d0e415.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="xref:1;35:46" type="topic"><?ditaot gentext?>Pin Description</xref>.</p>

    <p audience="DIGIG5_CIENA DIGIG5_NOKIA DIGIG5_ROW META-600G" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="p:2;37:66">For further
    information regarding SERDES muxing, please see <xref href="../../../Other/Overview_4iuaf0gcw.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="xref:2;38:105" type="topic"><?ditaot gentext?>Overview</xref>
    .</p>

    <p audience="DIGIG5-ZTE DIGIG5_ROW" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="p:3;41:41">A detailed ballmap of the DIGI-G5
    device is provided in <xref href="../../02_References/a_02_references.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="xref:3;42:81" type="topic"><?ditaot gentext?>References</xref>.</p>

    <p audience="DIGIG5_NOKIA" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="p:4;44:32">A detailed ballmap of the device is provided in
    <xref href="../../02_References/a_02_references.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="xref:4;45:59" type="topic"><?ditaot gentext?>References</xref>.</p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="p:5;47:32">A detailed internal ballmap of the device can
    be found on sheets InternalBallMap, InternalBallNames and
    InternalATENetNames of DIGI-G5_bump_and_ball.zip PDOXID 431773.</p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="p:6;51:32"><xref href="http://bby1dms01.pmc-sierra.internal/DocMgmt/fileinfo.cfm?file_id=431773" scope="external" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCB_Floor_Planning_Diagram_d0e407.xml" xtrc="xref:5;51:135"><?ditaot usertext?>http://bby1dms01.pmc-sierra.internal/DocMgmt/fileinfo.cfm?file_id=431773
    </xref></p>
  </body>
</topic>