

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>FAILED Processor-FPGA Communication: Using FIFO FPGA Part &mdash; Simple Physics  documentation</title>
  

  
  
  
  

  
  <script type="text/javascript" src="../_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../_static/jquery.js"></script>
        <script type="text/javascript" src="../_static/underscore.js"></script>
        <script type="text/javascript" src="../_static/doctools.js"></script>
        <script type="text/javascript" src="../_static/language_data.js"></script>
        <script async="async" type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-AMS-MML_HTMLorMML"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="FAILED Processor-FPGA Communication: Using FIFO Processor Part" href="FAILED-Processor-FPGA-Communication-Using-FIFO-Processor-Part.html" />
    <link rel="prev" title="Processor-FPGA Communication: Processor Part" href="Processor-FPGA-Communication-Processor-Part.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home"> Simple Physics
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../Relativity/index.html">Relativity</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/index.html">Quantum Mechanics: Feynman Path Integral</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Quantum-Computation/index.html">Quantum Computation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Quantum-Optics/index.html">Quantum Optics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Density-Functional-Theory/index.html">Density Functional Theory</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/index.html">Thermodynamics And Statistical Mechanics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Biomolecular-Physics/index.html">Biomolecular Physics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Papers-Quantum-Computers/index.html">Papers: Quantum Computers</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Experimental Physics: SoC FPGA Design</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="Design-Plan.html">Design Plan</a></li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-FPGA-Part.html">Processor-FPGA Communication: FPGA Part</a></li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-Processor-Part.html">Processor-FPGA Communication: Processor Part</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">FAILED Processor-FPGA Communication: Using FIFO FPGA Part</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#warning">Warning</a></li>
<li class="toctree-l3"><a class="reference internal" href="#credit">Credit</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dependency">Dependency</a></li>
<li class="toctree-l3"><a class="reference internal" href="#this-part-uses-parameters-in-cornell-ece5760">This part uses parameters in Cornell ECE5760</a></li>
<li class="toctree-l3"><a class="reference internal" href="#this-part-uses-my-parameters-and-de10-nano-soc-ghrd">This part uses My parameters and DE10_NANO_SoC_GHRD</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="FAILED-Processor-FPGA-Communication-Using-FIFO-Processor-Part.html">FAILED Processor-FPGA Communication: Using FIFO Processor Part</a></li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-FPGA-Part.html">Processor-FPGA Communication: Using FIFO FPGA Part</a></li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-Processor-Part.html">Processor-FPGA Communication: Using FIFO Processor Part</a></li>
<li class="toctree-l2"><a class="reference internal" href="Nodejs-Talking-To-C-Executable.html">Nodejs Talking To C Executable</a></li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Simple Physics</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html">Docs</a> &raquo;</li>
        
          <li><a href="index.html">Experimental Physics: SoC FPGA Design</a> &raquo;</li>
        
      <li>FAILED Processor-FPGA Communication: Using FIFO FPGA Part</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/Experimental-Physics-SoC-FPGA-Design/FAILED-Processor-FPGA-Communication-Using-FIFO-FPGA-Part.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="failed-processor-fpga-communication-using-fifo-fpga-part">
<h1>FAILED Processor-FPGA Communication: Using FIFO FPGA Part<a class="headerlink" href="#failed-processor-fpga-communication-using-fifo-fpga-part" title="Permalink to this headline">¶</a></h1>
<div class="section" id="warning">
<h2>Warning<a class="headerlink" href="#warning" title="Permalink to this headline">¶</a></h2>
<p>The approach used in this part, using FIFO provided by Platform Designer(Qsys), has failed due to the lack of proper example from Altera. I will use FIFO component from Quartus Library instead. Please read <span class="xref std std-doc">Processor-FPGA Communication: Using FIFO FPGA Part</span> instead.</p>
</div>
<div class="section" id="credit">
<h2>Credit<a class="headerlink" href="#credit" title="Permalink to this headline">¶</a></h2>
<ul class="simple">
<li>This section is <strong>Modified From</strong> <a class="reference external" href="https://people.ece.cornell.edu/land/courses/ece5760/DE1_SOC/HPS_peripherials/FPGA_addr_index.html">DE1 SoC ARM HPS and FPGA Addresses and Communication Cornell ece5760</a></li>
</ul>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Date:</th><td class="field-body">20 Aug 2019</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="dependency">
<h2>Dependency<a class="headerlink" href="#dependency" title="Permalink to this headline">¶</a></h2>
</div>
<div class="section" id="this-part-uses-parameters-in-cornell-ece5760">
<h2>This part uses parameters in Cornell ECE5760<a class="headerlink" href="#this-part-uses-parameters-in-cornell-ece5760" title="Permalink to this headline">¶</a></h2>
<p><a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/tree/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%202/Cornell%20ECE5760">Corresponding Project Folder</a></p>
<p><strong>Step 1</strong> We will use <strong>Platform Designer</strong> to generate two <strong>FIFOs</strong>, <strong>HPS to FPGA FIFO</strong> and <strong>FPGA to HPS FIFO</strong></p>
<div class="figure">
<img alt="../_images/Stage-2_ECE5760_Qsys_FIFO.png" src="../_images/Stage-2_ECE5760_Qsys_FIFO.png" />
</div>
<ul class="simple">
<li>For <strong>HPS to FPGA FIFO</strong>, its <strong>Output</strong> will be <strong>Exported</strong> and will be connected to the Top-Level module <strong>DE1_SoC_Computer</strong>, please refer to <a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/blob/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%202/Cornell%20ECE5760/Top%20Level%20Entity%20for%20FPGA/DE1_SoC_Computer.v#L515">DE1_SoC_Computer verilog file</a> (<strong>line 515</strong>).</li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// HPS to FPGA FIFO</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_readdata</span>      <span class="p">(</span><span class="n">hps_to_fpga_readdata</span><span class="p">),</span>      <span class="c1">//  fifo_hps_to_fpga_out.readdata</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_read</span>          <span class="p">(</span><span class="n">hps_to_fpga_read</span><span class="p">),</span>          <span class="c1">//   out.read</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_waitrequest</span>   <span class="p">(),</span>                            <span class="c1">//   out.waitrequest</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_address</span>   <span class="p">(</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">),</span> <span class="c1">//(hps_to_fpga_out_csr_address),   // fifo_hps_to_fpga_out_csr.address</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_read</span>      <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="c1">//(hps_to_fpga_out_csr_read),      //   csr.read</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_writedata</span> <span class="p">(),</span>                              <span class="c1">//   csr.writedata</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_write</span>     <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span>                           <span class="c1">//   csr.write</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_readdata</span>  <span class="p">(</span><span class="n">hps_to_fpga_out_csr_readdata</span><span class="p">),</span>        <span class="c1">//   csr.readdata</span>
</pre></div>
</div>
<ul class="simple">
<li>To use this <strong>Output</strong> of <strong>HPS to FPGA FIFO</strong>, we must write by ourselves a <strong>State Machine</strong> to handle <strong>Reading Data From HPS</strong>, please refer to <a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/blob/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%202/Cornell%20ECE5760/Top%20Level%20Entity%20for%20FPGA/DE1_SoC_Computer.v#L515">DE1_SoC_Computer verilog file</a> (<strong>line 440</strong>). Specifically, HPS to FPGA FIFO <strong>Reader</strong> state machine waits for data in the FIFO, then reads the data into a buffer and <strong>sets a ready flag</strong>. The <strong>csr-register</strong> used to wait is the <strong>status register</strong>, so that only bit 0 (full) and bit 1 (empty) are read</li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">//=================================</span>
<span class="c1">// HPS_to_FPGA state machine</span>
<span class="c1">//==================================</span>
<span class="c1">// Is there data in HPS_to_FPGA FIFO ?</span>
<span class="c1">// And the last transfer is complete ?</span>
<span class="k">if</span> <span class="p">(</span><span class="n">HPS_to_FPGA_state</span> <span class="o">==</span> <span class="mh">8</span><span class="mi">&#39;d0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">hps_to_fpga_out_csr_readdata</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">data_buffer_valid</span><span class="p">)</span>  <span class="k">begin</span>
    <span class="n">hps_to_fpga_read</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span> <span class="p">;</span>
    <span class="n">HPS_to_FPGA_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d2</span> <span class="p">;</span> <span class="c1">//</span>
<span class="k">end</span>

<span class="c1">// delay</span>
<span class="k">if</span> <span class="p">(</span><span class="n">HPS_to_FPGA_state</span> <span class="o">==</span> <span class="mh">8</span><span class="mi">&#39;d2</span><span class="p">)</span> <span class="k">begin</span>
    <span class="c1">// zero the read request BEFORE the data appears</span>
    <span class="c1">// in the next state!</span>
    <span class="n">hps_to_fpga_read</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
    <span class="n">HPS_to_FPGA_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d4</span> <span class="p">;</span>
<span class="k">end</span>

<span class="c1">// read the word from the FIFO</span>
<span class="k">if</span> <span class="p">(</span><span class="n">HPS_to_FPGA_state</span> <span class="o">==</span> <span class="mh">8</span><span class="mi">&#39;d4</span><span class="p">)</span> <span class="k">begin</span>
    <span class="n">data_buffer</span> <span class="o">&lt;=</span> <span class="n">hps_to_fpga_readdata</span> <span class="p">;</span> <span class="c1">// send back data</span>
    <span class="n">data_buffer_valid</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span> <span class="p">;</span> <span class="c1">// set the data ready flag</span>
    <span class="n">hps_to_fpga_read</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
    <span class="n">HPS_to_FPGA_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d0</span> <span class="p">;</span> <span class="c1">//6</span>
<span class="k">end</span>
</pre></div>
</div>
<ul class="simple">
<li>For <strong>FPGA to HPS FIFO</strong>, its <strong>Input</strong> will be <strong>Exported</strong> and will be connected to the Top-Level module <strong>DE1_SoC_Computer</strong>, please refer to <a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/blob/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%202/Cornell%20ECE5760/Top%20Level%20Entity%20for%20FPGA/DE1_SoC_Computer.v#L515">DE1_SoC_Computer verilog file</a> (<strong>line 525</strong>).</li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// FPGA to HPS FIFO</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_writedata</span>      <span class="p">(</span><span class="n">fpga_to_hps_in_writedata</span><span class="p">),</span>      <span class="c1">// fifo_fpga_to_hps_in.writedata</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_write</span>          <span class="p">(</span><span class="n">fpga_to_hps_in_write</span><span class="p">),</span>          <span class="c1">//                     .write</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_address</span>    <span class="p">(</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">),</span> <span class="c1">//(fpga_to_hps_in_csr_address),    //  fifo_fpga_to_hps_in_csr.address</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_read</span>       <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="c1">//(fpga_to_hps_in_csr_read),       //                         .read</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_writedata</span>  <span class="p">(),</span>  <span class="c1">//                         .writedata</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_write</span>      <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span>      <span class="c1">//                         .write</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_readdata</span>   <span class="p">(</span><span class="n">fpga_to_hps_in_csr_readdata</span><span class="p">),</span>    <span class="c1">//</span>
</pre></div>
</div>
<ul class="simple">
<li>To use this <strong>Input</strong> of <strong>FPGA to HPS FIFO</strong>, we must write by ourselves a <strong>State Machine</strong> to handle <strong>Writing Data To HPS</strong>, please refer to <a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/blob/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%202/Cornell%20ECE5760/Top%20Level%20Entity%20for%20FPGA/DE1_SoC_Computer.v#L515">DE1_SoC_Computer verilog file</a> (<strong>line 466</strong>). Specifically, FPGA to HPS FIFO <strong>Writer</strong> state machine waits for space in the <strong>FPGA to HPS FIFO</strong> then writes the data to the FIFO and <strong>clears the ready flag</strong></li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">//=================================</span>
<span class="c1">// FPGA_to_HPS state machine</span>
<span class="c1">//==================================</span>
<span class="c1">// Is there space in the FPGA_to_HPS FIFO ?</span>
<span class="c1">// And data is available ?</span>
<span class="k">if</span> <span class="p">(</span><span class="n">FPGA_to_HPS_state</span><span class="o">==</span><span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">fpga_to_hps_in_csr_readdata</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span> <span class="o">&amp;&amp;</span> <span class="n">data_buffer_valid</span><span class="p">)</span> <span class="k">begin</span>
    <span class="n">fpga_to_hps_in_writedata</span> <span class="o">&lt;=</span> <span class="n">data_buffer</span> <span class="p">;</span>
    <span class="n">fpga_to_hps_in_write</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span> <span class="p">;</span>
    <span class="n">FPGA_to_HPS_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d4</span> <span class="p">;</span>
<span class="k">end</span>

<span class="c1">// finish the write to FPGA_to_HPS FIFO</span>
<span class="c1">//if (HPS_to_FPGA_state == 8&#39;d8) begin</span>
<span class="k">if</span> <span class="p">(</span><span class="n">FPGA_to_HPS_state</span><span class="o">==</span><span class="mh">4</span><span class="p">)</span> <span class="k">begin</span>
    <span class="n">fpga_to_hps_in_write</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
    <span class="n">data_buffer_valid</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span> <span class="c1">// used the data, so clear flag</span>
    <span class="n">FPGA_to_HPS_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d0</span> <span class="p">;</span>
<span class="k">end</span>
</pre></div>
</div>
<p><strong>Step 2</strong> FIFO Settings</p>
<ul class="simple">
<li>Note that <strong>Allow Backpressure</strong> should be <strong>off</strong></li>
</ul>
<div class="figure">
<img alt="../_images/Stage-2_ECE5760_Qsys_FIFO_Settings.png" src="../_images/Stage-2_ECE5760_Qsys_FIFO_Settings.png" />
</div>
<p><strong>Step 3</strong> Some Remarks</p>
<ul class="simple">
<li>Timing for the FIFO read/write is not specified in the users manual! The HPS-to-FPGA read operation takes TWO cycles but the read-enable line <strong>can only be held high for ONE cycle</strong>, Holding it high for two cycles results in two reads.</li>
<li>The HPS program asks the user for the number of items to send (0&lt;N&lt;500), reads the fill-level of each of the FIFOs, then prints out the returned values and fill levels.</li>
</ul>
<div class="figure">
<img alt="../_images/Stage-2_ECE5760_C_Program_Result.png" src="../_images/Stage-2_ECE5760_C_Program_Result.png" />
</div>
<ul class="simple">
<li>For N greater than 256, using block-write, that the FPGA-to-HPS FIFO will fill, then stall, while the HPS-to-FPGA FIFO keeps filling.</li>
<li>The nonblocking read/write macros in the HPS program are not well tested.</li>
<li>If you use nonblocking read/write that you must check the return value for success.</li>
</ul>
</div>
<div class="section" id="this-part-uses-my-parameters-and-de10-nano-soc-ghrd">
<h2>This part uses My parameters and DE10_NANO_SoC_GHRD<a class="headerlink" href="#this-part-uses-my-parameters-and-de10-nano-soc-ghrd" title="Permalink to this headline">¶</a></h2>
<p><a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/tree/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%202/DE10_NANO_SoC_GHRD">Corresponding Project Folder</a></p>
<div class="figure">
<img alt="../_images/Stage-2_Mine_Qsys_FIFO.png" src="../_images/Stage-2_Mine_Qsys_FIFO.png" />
</div>
<div class="figure">
<img alt="../_images/Stage-2_Mine_Qsys_Address_Map.png" src="../_images/Stage-2_Mine_Qsys_Address_Map.png" />
</div>
<ul class="simple">
<li>In the following code, most parts are generated by <strong>Terasic System Builder</strong>. As for the part I added, they are Surrounded by comments <strong>Begin Code added by me</strong> and <strong>End Code added by me</strong></li>
<li>Please also read comments <strong>Begin Work To Be Done</strong> and <strong>End Work To Be Done</strong></li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">//=======================================================</span>
<span class="c1">//  This code is generated by Terasic System Builder</span>
<span class="c1">//=======================================================</span>

<span class="k">module</span> <span class="n">DE10_NANO_SoC_GHRD</span><span class="p">(</span>

    <span class="c1">//////////// CLOCK //////////</span>
    <span class="k">input</span>               <span class="no">FPGA_CLK1_50</span><span class="p">,</span>
    <span class="k">input</span>               <span class="no">FPGA_CLK2_50</span><span class="p">,</span>
    <span class="k">input</span>               <span class="no">FPGA_CLK3_50</span><span class="p">,</span>

    <span class="c1">//////////// HDMI //////////</span>
    <span class="k">inout</span>               <span class="no">HDMI_I2C_SCL</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HDMI_I2C_SDA</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HDMI_I2S</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HDMI_LRCLK</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HDMI_MCLK</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HDMI_SCLK</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HDMI_TX_CLK</span><span class="p">,</span>
    <span class="k">output</span>   <span class="p">[</span><span class="mh">23</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">HDMI_TX_D</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HDMI_TX_DE</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HDMI_TX_HS</span><span class="p">,</span>
    <span class="k">input</span>               <span class="no">HDMI_TX_INT</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HDMI_TX_VS</span><span class="p">,</span>

    <span class="c1">//////////// HPS //////////</span>
    <span class="k">inout</span>               <span class="no">HPS_CONV_USB_N</span><span class="p">,</span>
    <span class="k">output</span>   <span class="p">[</span><span class="mh">14</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">HPS_DDR3_ADDR</span><span class="p">,</span>
    <span class="k">output</span>   <span class="p">[</span> <span class="mh">2</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">HPS_DDR3_BA</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_DDR3_CAS_N</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_DDR3_CK_N</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_DDR3_CK_P</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_DDR3_CKE</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_DDR3_CS_N</span><span class="p">,</span>
    <span class="k">output</span>   <span class="p">[</span> <span class="mh">3</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">HPS_DDR3_DM</span><span class="p">,</span>
    <span class="k">inout</span>    <span class="p">[</span><span class="mh">31</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">HPS_DDR3_DQ</span><span class="p">,</span>
    <span class="k">inout</span>    <span class="p">[</span> <span class="mh">3</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">HPS_DDR3_DQS_N</span><span class="p">,</span>
    <span class="k">inout</span>    <span class="p">[</span> <span class="mh">3</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">HPS_DDR3_DQS_P</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_DDR3_ODT</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_DDR3_RAS_N</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_DDR3_RESET_N</span><span class="p">,</span>
    <span class="k">input</span>               <span class="no">HPS_DDR3_RZQ</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_DDR3_WE_N</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_ENET_GTX_CLK</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HPS_ENET_INT_N</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_ENET_MDC</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HPS_ENET_MDIO</span><span class="p">,</span>
    <span class="k">input</span>               <span class="no">HPS_ENET_RX_CLK</span><span class="p">,</span>
    <span class="k">input</span>    <span class="p">[</span> <span class="mh">3</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">HPS_ENET_RX_DATA</span><span class="p">,</span>
    <span class="k">input</span>               <span class="no">HPS_ENET_RX_DV</span><span class="p">,</span>
    <span class="k">output</span>   <span class="p">[</span> <span class="mh">3</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">HPS_ENET_TX_DATA</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_ENET_TX_EN</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HPS_GSENSOR_INT</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HPS_I2C0_SCLK</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HPS_I2C0_SDAT</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HPS_I2C1_SCLK</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HPS_I2C1_SDAT</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HPS_KEY</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HPS_LED</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HPS_LTC_GPIO</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_SD_CLK</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HPS_SD_CMD</span><span class="p">,</span>
    <span class="k">inout</span>    <span class="p">[</span> <span class="mh">3</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">HPS_SD_DATA</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_SPIM_CLK</span><span class="p">,</span>
    <span class="k">input</span>               <span class="no">HPS_SPIM_MISO</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_SPIM_MOSI</span><span class="p">,</span>
    <span class="k">inout</span>               <span class="no">HPS_SPIM_SS</span><span class="p">,</span>
    <span class="k">input</span>               <span class="no">HPS_UART_RX</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_UART_TX</span><span class="p">,</span>
    <span class="k">input</span>               <span class="no">HPS_USB_CLKOUT</span><span class="p">,</span>
    <span class="k">inout</span>    <span class="p">[</span> <span class="mh">7</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">HPS_USB_DATA</span><span class="p">,</span>
    <span class="k">input</span>               <span class="no">HPS_USB_DIR</span><span class="p">,</span>
    <span class="k">input</span>               <span class="no">HPS_USB_NXT</span><span class="p">,</span>
    <span class="k">output</span>              <span class="no">HPS_USB_STP</span><span class="p">,</span>

    <span class="c1">//////////// KEY //////////</span>
    <span class="k">input</span>    <span class="p">[</span> <span class="mh">1</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">KEY</span><span class="p">,</span>

    <span class="c1">//////////// LED //////////</span>
    <span class="k">output</span>   <span class="p">[</span> <span class="mh">7</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">LED</span><span class="p">,</span>

    <span class="c1">//////////// SW //////////</span>
    <span class="k">input</span>    <span class="p">[</span> <span class="mh">3</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="no">SW</span>
<span class="p">);</span>

<span class="c1">//=======================================================</span>
<span class="c1">//  REG/WIRE declarations</span>
<span class="c1">//=======================================================</span>
<span class="kt">wire</span> <span class="n">hps_fpga_reset_n</span><span class="p">;</span>
<span class="kt">wire</span>     <span class="p">[</span><span class="mh">1</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>     <span class="n">fpga_debounced_buttons</span><span class="p">;</span>
<span class="kt">wire</span>     <span class="p">[</span><span class="mh">6</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>     <span class="n">fpga_led_internal</span><span class="p">;</span>
<span class="kt">wire</span>     <span class="p">[</span><span class="mh">2</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>     <span class="n">hps_reset_req</span><span class="p">;</span>
<span class="kt">wire</span>                <span class="n">hps_cold_reset</span><span class="p">;</span>
<span class="kt">wire</span>                <span class="n">hps_warm_reset</span><span class="p">;</span>
<span class="kt">wire</span>                <span class="n">hps_debug_reset</span><span class="p">;</span>
<span class="kt">wire</span>     <span class="p">[</span><span class="mh">27</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="n">stm_hw_events</span><span class="p">;</span>
<span class="kt">wire</span>                <span class="n">fpga_clk_50</span><span class="p">;</span>
<span class="c1">// connection of internal logics</span>
<span class="c1">// assign LED[7: 1] = fpga_led_internal;</span>
<span class="k">assign</span> <span class="n">fpga_clk_50</span> <span class="o">=</span> <span class="no">FPGA_CLK1_50</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">stm_hw_events</span> <span class="o">=</span> <span class="p">{{</span><span class="mh">15</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}},</span> <span class="no">SW</span><span class="p">,</span> <span class="n">fpga_led_internal</span><span class="p">,</span> <span class="n">fpga_debounced_buttons</span><span class="p">};</span>

<span class="c1">//=======================================================</span>
<span class="c1">//  Structural coding</span>
<span class="c1">//=======================================================</span>
<span class="n">soc_system</span> <span class="n">u0</span><span class="p">(</span>
               <span class="c1">//Clock&amp;Reset</span>
               <span class="p">.</span><span class="n">clk_clk</span><span class="p">(</span><span class="no">FPGA_CLK1_50</span><span class="p">),</span>                                      <span class="c1">//                            clk.clk</span>
               <span class="p">.</span><span class="n">reset_reset_n</span><span class="p">(</span><span class="n">hps_fpga_reset_n</span><span class="p">),</span>                            <span class="c1">//                          reset.reset_n</span>
               <span class="c1">//HPS ddr3</span>
               <span class="p">.</span><span class="n">memory_mem_a</span><span class="p">(</span><span class="no">HPS_DDR3_ADDR</span><span class="p">),</span>                                <span class="c1">//                         memory.mem_a</span>
               <span class="p">.</span><span class="n">memory_mem_ba</span><span class="p">(</span><span class="no">HPS_DDR3_BA</span><span class="p">),</span>                                 <span class="c1">//                               .mem_ba</span>
               <span class="p">.</span><span class="n">memory_mem_ck</span><span class="p">(</span><span class="no">HPS_DDR3_CK_P</span><span class="p">),</span>                               <span class="c1">//                               .mem_ck</span>
               <span class="p">.</span><span class="n">memory_mem_ck_n</span><span class="p">(</span><span class="no">HPS_DDR3_CK_N</span><span class="p">),</span>                             <span class="c1">//                               .mem_ck_n</span>
               <span class="p">.</span><span class="n">memory_mem_cke</span><span class="p">(</span><span class="no">HPS_DDR3_CKE</span><span class="p">),</span>                               <span class="c1">//                               .mem_cke</span>
               <span class="p">.</span><span class="n">memory_mem_cs_n</span><span class="p">(</span><span class="no">HPS_DDR3_CS_N</span><span class="p">),</span>                             <span class="c1">//                               .mem_cs_n</span>
               <span class="p">.</span><span class="n">memory_mem_ras_n</span><span class="p">(</span><span class="no">HPS_DDR3_RAS_N</span><span class="p">),</span>                           <span class="c1">//                               .mem_ras_n</span>
               <span class="p">.</span><span class="n">memory_mem_cas_n</span><span class="p">(</span><span class="no">HPS_DDR3_CAS_N</span><span class="p">),</span>                           <span class="c1">//                               .mem_cas_n</span>
               <span class="p">.</span><span class="n">memory_mem_we_n</span><span class="p">(</span><span class="no">HPS_DDR3_WE_N</span><span class="p">),</span>                             <span class="c1">//                               .mem_we_n</span>
               <span class="p">.</span><span class="n">memory_mem_reset_n</span><span class="p">(</span><span class="no">HPS_DDR3_RESET_N</span><span class="p">),</span>                       <span class="c1">//                               .mem_reset_n</span>
               <span class="p">.</span><span class="n">memory_mem_dq</span><span class="p">(</span><span class="no">HPS_DDR3_DQ</span><span class="p">),</span>                                 <span class="c1">//                               .mem_dq</span>
               <span class="p">.</span><span class="n">memory_mem_dqs</span><span class="p">(</span><span class="no">HPS_DDR3_DQS_P</span><span class="p">),</span>                             <span class="c1">//                               .mem_dqs</span>
               <span class="p">.</span><span class="n">memory_mem_dqs_n</span><span class="p">(</span><span class="no">HPS_DDR3_DQS_N</span><span class="p">),</span>                           <span class="c1">//                               .mem_dqs_n</span>
               <span class="p">.</span><span class="n">memory_mem_odt</span><span class="p">(</span><span class="no">HPS_DDR3_ODT</span><span class="p">),</span>                               <span class="c1">//                               .mem_odt</span>
               <span class="p">.</span><span class="n">memory_mem_dm</span><span class="p">(</span><span class="no">HPS_DDR3_DM</span><span class="p">),</span>                                 <span class="c1">//                               .mem_dm</span>
               <span class="p">.</span><span class="n">memory_oct_rzqin</span><span class="p">(</span><span class="no">HPS_DDR3_RZQ</span><span class="p">),</span>                             <span class="c1">//                               .oct_rzqin</span>
               <span class="c1">//HPS ethernet</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_TX_CLK</span><span class="p">(</span><span class="no">HPS_ENET_GTX_CLK</span><span class="p">),</span>    <span class="c1">//                   hps_0_hps_io.hps_io_emac1_inst_TX_CLK</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_TXD0</span><span class="p">(</span><span class="no">HPS_ENET_TX_DATA</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>   <span class="c1">//                               .hps_io_emac1_inst_TXD0</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_TXD1</span><span class="p">(</span><span class="no">HPS_ENET_TX_DATA</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span>   <span class="c1">//                               .hps_io_emac1_inst_TXD1</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_TXD2</span><span class="p">(</span><span class="no">HPS_ENET_TX_DATA</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span>   <span class="c1">//                               .hps_io_emac1_inst_TXD2</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_TXD3</span><span class="p">(</span><span class="no">HPS_ENET_TX_DATA</span><span class="p">[</span><span class="mh">3</span><span class="p">]),</span>   <span class="c1">//                               .hps_io_emac1_inst_TXD3</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_RXD0</span><span class="p">(</span><span class="no">HPS_ENET_RX_DATA</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>   <span class="c1">//                               .hps_io_emac1_inst_RXD0</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_MDIO</span><span class="p">(</span><span class="no">HPS_ENET_MDIO</span><span class="p">),</span>         <span class="c1">//                               .hps_io_emac1_inst_MDIO</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_MDC</span><span class="p">(</span><span class="no">HPS_ENET_MDC</span><span class="p">),</span>           <span class="c1">//                               .hps_io_emac1_inst_MDC</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_RX_CTL</span><span class="p">(</span><span class="no">HPS_ENET_RX_DV</span><span class="p">),</span>      <span class="c1">//                               .hps_io_emac1_inst_RX_CTL</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_TX_CTL</span><span class="p">(</span><span class="no">HPS_ENET_TX_EN</span><span class="p">),</span>      <span class="c1">//                               .hps_io_emac1_inst_TX_CTL</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_RX_CLK</span><span class="p">(</span><span class="no">HPS_ENET_RX_CLK</span><span class="p">),</span>     <span class="c1">//                               .hps_io_emac1_inst_RX_CLK</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_RXD1</span><span class="p">(</span><span class="no">HPS_ENET_RX_DATA</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span>   <span class="c1">//                               .hps_io_emac1_inst_RXD1</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_RXD2</span><span class="p">(</span><span class="no">HPS_ENET_RX_DATA</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span>   <span class="c1">//                               .hps_io_emac1_inst_RXD2</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_emac1_inst_RXD3</span><span class="p">(</span><span class="no">HPS_ENET_RX_DATA</span><span class="p">[</span><span class="mh">3</span><span class="p">]),</span>   <span class="c1">//                               .hps_io_emac1_inst_RXD3</span>
               <span class="c1">//HPS SD card</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_sdio_inst_CMD</span><span class="p">(</span><span class="no">HPS_SD_CMD</span><span class="p">),</span>              <span class="c1">//                               .hps_io_sdio_inst_CMD</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_sdio_inst_D0</span><span class="p">(</span><span class="no">HPS_SD_DATA</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>           <span class="c1">//                               .hps_io_sdio_inst_D0</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_sdio_inst_D1</span><span class="p">(</span><span class="no">HPS_SD_DATA</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span>           <span class="c1">//                               .hps_io_sdio_inst_D1</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_sdio_inst_CLK</span><span class="p">(</span><span class="no">HPS_SD_CLK</span><span class="p">),</span>              <span class="c1">//                               .hps_io_sdio_inst_CLK</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_sdio_inst_D2</span><span class="p">(</span><span class="no">HPS_SD_DATA</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span>           <span class="c1">//                               .hps_io_sdio_inst_D2</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_sdio_inst_D3</span><span class="p">(</span><span class="no">HPS_SD_DATA</span><span class="p">[</span><span class="mh">3</span><span class="p">]),</span>           <span class="c1">//                               .hps_io_sdio_inst_D3</span>
               <span class="c1">//HPS USB</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D0</span><span class="p">(</span><span class="no">HPS_USB_DATA</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>          <span class="c1">//                               .hps_io_usb1_inst_D0</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D1</span><span class="p">(</span><span class="no">HPS_USB_DATA</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span>          <span class="c1">//                               .hps_io_usb1_inst_D1</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D2</span><span class="p">(</span><span class="no">HPS_USB_DATA</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span>          <span class="c1">//                               .hps_io_usb1_inst_D2</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D3</span><span class="p">(</span><span class="no">HPS_USB_DATA</span><span class="p">[</span><span class="mh">3</span><span class="p">]),</span>          <span class="c1">//                               .hps_io_usb1_inst_D3</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D4</span><span class="p">(</span><span class="no">HPS_USB_DATA</span><span class="p">[</span><span class="mh">4</span><span class="p">]),</span>          <span class="c1">//                               .hps_io_usb1_inst_D4</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D5</span><span class="p">(</span><span class="no">HPS_USB_DATA</span><span class="p">[</span><span class="mh">5</span><span class="p">]),</span>          <span class="c1">//                               .hps_io_usb1_inst_D5</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D6</span><span class="p">(</span><span class="no">HPS_USB_DATA</span><span class="p">[</span><span class="mh">6</span><span class="p">]),</span>          <span class="c1">//                               .hps_io_usb1_inst_D6</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_D7</span><span class="p">(</span><span class="no">HPS_USB_DATA</span><span class="p">[</span><span class="mh">7</span><span class="p">]),</span>          <span class="c1">//                               .hps_io_usb1_inst_D7</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_CLK</span><span class="p">(</span><span class="no">HPS_USB_CLKOUT</span><span class="p">),</span>          <span class="c1">//                               .hps_io_usb1_inst_CLK</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_STP</span><span class="p">(</span><span class="no">HPS_USB_STP</span><span class="p">),</span>             <span class="c1">//                               .hps_io_usb1_inst_STP</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_DIR</span><span class="p">(</span><span class="no">HPS_USB_DIR</span><span class="p">),</span>             <span class="c1">//                               .hps_io_usb1_inst_DIR</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_usb1_inst_NXT</span><span class="p">(</span><span class="no">HPS_USB_NXT</span><span class="p">),</span>             <span class="c1">//                               .hps_io_usb1_inst_NXT</span>
               <span class="c1">//HPS SPI</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_spim1_inst_CLK</span><span class="p">(</span><span class="no">HPS_SPIM_CLK</span><span class="p">),</span>           <span class="c1">//                               .hps_io_spim1_inst_CLK</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_spim1_inst_MOSI</span><span class="p">(</span><span class="no">HPS_SPIM_MOSI</span><span class="p">),</span>         <span class="c1">//                               .hps_io_spim1_inst_MOSI</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_spim1_inst_MISO</span><span class="p">(</span><span class="no">HPS_SPIM_MISO</span><span class="p">),</span>         <span class="c1">//                               .hps_io_spim1_inst_MISO</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_spim1_inst_SS0</span><span class="p">(</span><span class="no">HPS_SPIM_SS</span><span class="p">),</span>            <span class="c1">//                               .hps_io_spim1_inst_SS0</span>
               <span class="c1">//HPS UART</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_uart0_inst_RX</span><span class="p">(</span><span class="no">HPS_UART_RX</span><span class="p">),</span>             <span class="c1">//                               .hps_io_uart0_inst_RX</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_uart0_inst_TX</span><span class="p">(</span><span class="no">HPS_UART_TX</span><span class="p">),</span>             <span class="c1">//                               .hps_io_uart0_inst_TX</span>
               <span class="c1">//HPS I2C1</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_i2c0_inst_SDA</span><span class="p">(</span><span class="no">HPS_I2C0_SDAT</span><span class="p">),</span>           <span class="c1">//                               .hps_io_i2c0_inst_SDA</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_i2c0_inst_SCL</span><span class="p">(</span><span class="no">HPS_I2C0_SCLK</span><span class="p">),</span>           <span class="c1">//                               .hps_io_i2c0_inst_SCL</span>
               <span class="c1">//HPS I2C2</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_i2c1_inst_SDA</span><span class="p">(</span><span class="no">HPS_I2C1_SDAT</span><span class="p">),</span>           <span class="c1">//                               .hps_io_i2c1_inst_SDA</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_i2c1_inst_SCL</span><span class="p">(</span><span class="no">HPS_I2C1_SCLK</span><span class="p">),</span>           <span class="c1">//                               .hps_io_i2c1_inst_SCL</span>
               <span class="c1">//GPIO</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_gpio_inst_GPIO09</span><span class="p">(</span><span class="no">HPS_CONV_USB_N</span><span class="p">),</span>       <span class="c1">//                               .hps_io_gpio_inst_GPIO09</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_gpio_inst_GPIO35</span><span class="p">(</span><span class="no">HPS_ENET_INT_N</span><span class="p">),</span>       <span class="c1">//                               .hps_io_gpio_inst_GPIO35</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_gpio_inst_GPIO40</span><span class="p">(</span><span class="no">HPS_LTC_GPIO</span><span class="p">),</span>         <span class="c1">//                               .hps_io_gpio_inst_GPIO40</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_gpio_inst_GPIO53</span><span class="p">(</span><span class="no">HPS_LED</span><span class="p">),</span>              <span class="c1">//                               .hps_io_gpio_inst_GPIO53</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_gpio_inst_GPIO54</span><span class="p">(</span><span class="no">HPS_KEY</span><span class="p">),</span>              <span class="c1">//                               .hps_io_gpio_inst_GPIO54</span>
               <span class="p">.</span><span class="n">hps_0_hps_io_hps_io_gpio_inst_GPIO61</span><span class="p">(</span><span class="no">HPS_GSENSOR_INT</span><span class="p">),</span>      <span class="c1">//                               .hps_io_gpio_inst_GPIO61</span>
               <span class="c1">//FPGA Partion</span>
               <span class="p">.</span><span class="n">led_pio_external_connection_export</span><span class="p">(</span><span class="n">fpga_led_internal</span><span class="p">),</span>      <span class="c1">//    led_pio_external_connection.export</span>
               <span class="p">.</span><span class="n">dipsw_pio_external_connection_export</span><span class="p">(</span><span class="no">SW</span><span class="p">),</span>                   <span class="c1">//  dipsw_pio_external_connection.export</span>
               <span class="p">.</span><span class="n">button_pio_external_connection_export</span><span class="p">(</span><span class="n">fpga_debounced_buttons</span><span class="p">),</span>
                                                                            <span class="c1">// button_pio_external_connection.export</span>
               <span class="p">.</span><span class="n">hps_0_h2f_reset_reset_n</span><span class="p">(</span><span class="n">hps_fpga_reset_n</span><span class="p">),</span>                  <span class="c1">//                hps_0_h2f_reset.reset_n</span>
               <span class="p">.</span><span class="n">hps_0_f2h_cold_reset_req_reset_n</span><span class="p">(</span><span class="o">~</span><span class="n">hps_cold_reset</span><span class="p">),</span>          <span class="c1">//       hps_0_f2h_cold_reset_req.reset_n</span>
               <span class="p">.</span><span class="n">hps_0_f2h_debug_reset_req_reset_n</span><span class="p">(</span><span class="o">~</span><span class="n">hps_debug_reset</span><span class="p">),</span>        <span class="c1">//      hps_0_f2h_debug_reset_req.reset_n</span>
               <span class="p">.</span><span class="n">hps_0_f2h_stm_hw_events_stm_hwevents</span><span class="p">(</span><span class="n">stm_hw_events</span><span class="p">),</span>        <span class="c1">//        hps_0_f2h_stm_hw_events.stm_hwevents</span>
               <span class="p">.</span><span class="n">hps_0_f2h_warm_reset_req_reset_n</span><span class="p">(</span><span class="o">~</span><span class="n">hps_warm_reset</span><span class="p">),</span>          <span class="c1">//       hps_0_f2h_warm_reset_req.reset_n</span>

<span class="c1">//OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO</span>
<span class="c1">// Begin Code added by me Part 1: IO Mapping</span>
    <span class="c1">// HPS to FPGA FIFO</span>
    <span class="p">.</span><span class="n">fifo_hps_to_fpga_out_readdata</span>      <span class="p">(</span><span class="n">hps_to_fpga_readdata</span><span class="p">),</span>
    <span class="p">.</span><span class="n">fifo_hps_to_fpga_out_read</span>          <span class="p">(</span><span class="n">hps_to_fpga_read</span><span class="p">),</span>
    <span class="p">.</span><span class="n">fifo_hps_to_fpga_out_waitrequest</span>   <span class="p">(),</span>
    <span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_address</span>   <span class="p">(</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">),</span> <span class="c1">//(hps_to_fpga_out_csr_address),</span>
    <span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_read</span>      <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="c1">//(hps_to_fpga_out_csr_read),</span>
    <span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_writedata</span> <span class="p">(),</span>
    <span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_write</span>     <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span>
    <span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_readdata</span>  <span class="p">(</span><span class="n">hps_to_fpga_out_csr_readdata</span><span class="p">),</span>

    <span class="c1">// FPGA to HPS FIFO</span>
    <span class="p">.</span><span class="n">fifo_fpga_to_hps_in_writedata</span>      <span class="p">(</span><span class="n">fpga_to_hps_in_writedata</span><span class="p">),</span>
    <span class="p">.</span><span class="n">fifo_fpga_to_hps_in_write</span>          <span class="p">(</span><span class="n">fpga_to_hps_in_write</span><span class="p">),</span>
    <span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_address</span>    <span class="p">(</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">),</span> <span class="c1">//(fpga_to_hps_in_csr_address),</span>
    <span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_read</span>       <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="c1">//(fpga_to_hps_in_csr_read),</span>
    <span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_writedata</span>  <span class="p">(),</span>
    <span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_write</span>      <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span>
    <span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_readdata</span>   <span class="p">(</span><span class="n">fpga_to_hps_in_csr_readdata</span><span class="p">),</span>
<span class="c1">// End Code added by me Part 1: IO Mapping</span>
<span class="c1">//OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO</span>

           <span class="p">);</span>

<span class="c1">// Debounce logic to clean out glitches within 1ms</span>
<span class="n">debounce</span> <span class="n">debounce_inst</span><span class="p">(</span>
             <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">fpga_clk_50</span><span class="p">),</span>
             <span class="p">.</span><span class="n">reset_n</span><span class="p">(</span><span class="n">hps_fpga_reset_n</span><span class="p">),</span>
             <span class="p">.</span><span class="n">data_in</span><span class="p">(</span><span class="no">KEY</span><span class="p">),</span>
             <span class="p">.</span><span class="n">data_out</span><span class="p">(</span><span class="n">fpga_debounced_buttons</span><span class="p">)</span>
         <span class="p">);</span>
<span class="k">defparam</span> <span class="n">debounce_inst</span><span class="p">.</span><span class="no">WIDTH</span> <span class="o">=</span> <span class="mh">2</span><span class="p">;</span>
<span class="k">defparam</span> <span class="n">debounce_inst</span><span class="p">.</span><span class="no">POLARITY</span> <span class="o">=</span> <span class="s">&quot;LOW&quot;</span><span class="p">;</span>
<span class="k">defparam</span> <span class="n">debounce_inst</span><span class="p">.</span><span class="no">TIMEOUT</span> <span class="o">=</span> <span class="mh">50000</span><span class="p">;</span>               <span class="c1">// at 50Mhz this is a debounce time of 1ms</span>
<span class="k">defparam</span> <span class="n">debounce_inst</span><span class="p">.</span><span class="no">TIMEOUT_WIDTH</span> <span class="o">=</span> <span class="mh">16</span><span class="p">;</span>            <span class="c1">// ceil(log2(TIMEOUT))</span>

<span class="c1">// Source/Probe megawizard instance</span>
<span class="n">hps_reset</span> <span class="n">hps_reset_inst</span><span class="p">(</span>
              <span class="p">.</span><span class="n">source_clk</span><span class="p">(</span><span class="n">fpga_clk_50</span><span class="p">),</span>
              <span class="p">.</span><span class="n">source</span><span class="p">(</span><span class="n">hps_reset_req</span><span class="p">)</span>
          <span class="p">);</span>

<span class="n">altera_edge_detector</span> <span class="n">pulse_cold_reset</span><span class="p">(</span>
                         <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">fpga_clk_50</span><span class="p">),</span>
                         <span class="p">.</span><span class="n">rst_n</span><span class="p">(</span><span class="n">hps_fpga_reset_n</span><span class="p">),</span>
                         <span class="p">.</span><span class="n">signal_in</span><span class="p">(</span><span class="n">hps_reset_req</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>
                         <span class="p">.</span><span class="n">pulse_out</span><span class="p">(</span><span class="n">hps_cold_reset</span><span class="p">)</span>
                     <span class="p">);</span>
<span class="k">defparam</span> <span class="n">pulse_cold_reset</span><span class="p">.</span><span class="no">PULSE_EXT</span> <span class="o">=</span> <span class="mh">6</span><span class="p">;</span>
<span class="k">defparam</span> <span class="n">pulse_cold_reset</span><span class="p">.</span><span class="no">EDGE_TYPE</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
<span class="k">defparam</span> <span class="n">pulse_cold_reset</span><span class="p">.</span><span class="no">IGNORE_RST_WHILE_BUSY</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>

<span class="n">altera_edge_detector</span> <span class="n">pulse_warm_reset</span><span class="p">(</span>
                         <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">fpga_clk_50</span><span class="p">),</span>
                         <span class="p">.</span><span class="n">rst_n</span><span class="p">(</span><span class="n">hps_fpga_reset_n</span><span class="p">),</span>
                         <span class="p">.</span><span class="n">signal_in</span><span class="p">(</span><span class="n">hps_reset_req</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span>
                         <span class="p">.</span><span class="n">pulse_out</span><span class="p">(</span><span class="n">hps_warm_reset</span><span class="p">)</span>
                     <span class="p">);</span>
<span class="k">defparam</span> <span class="n">pulse_warm_reset</span><span class="p">.</span><span class="no">PULSE_EXT</span> <span class="o">=</span> <span class="mh">2</span><span class="p">;</span>
<span class="k">defparam</span> <span class="n">pulse_warm_reset</span><span class="p">.</span><span class="no">EDGE_TYPE</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
<span class="k">defparam</span> <span class="n">pulse_warm_reset</span><span class="p">.</span><span class="no">IGNORE_RST_WHILE_BUSY</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>

<span class="n">altera_edge_detector</span> <span class="n">pulse_debug_reset</span><span class="p">(</span>
                         <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">fpga_clk_50</span><span class="p">),</span>
                         <span class="p">.</span><span class="n">rst_n</span><span class="p">(</span><span class="n">hps_fpga_reset_n</span><span class="p">),</span>
                         <span class="p">.</span><span class="n">signal_in</span><span class="p">(</span><span class="n">hps_reset_req</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span>
                         <span class="p">.</span><span class="n">pulse_out</span><span class="p">(</span><span class="n">hps_debug_reset</span><span class="p">)</span>
                     <span class="p">);</span>
<span class="k">defparam</span> <span class="n">pulse_debug_reset</span><span class="p">.</span><span class="no">PULSE_EXT</span> <span class="o">=</span> <span class="mh">32</span><span class="p">;</span>
<span class="k">defparam</span> <span class="n">pulse_debug_reset</span><span class="p">.</span><span class="no">EDGE_TYPE</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
<span class="k">defparam</span> <span class="n">pulse_debug_reset</span><span class="p">.</span><span class="no">IGNORE_RST_WHILE_BUSY</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>

<span class="kt">reg</span> <span class="p">[</span><span class="mh">25</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span> <span class="n">counter</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">led_level</span><span class="p">;</span>
<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">fpga_clk_50</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">hps_fpga_reset_n</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">hps_fpga_reset_n</span><span class="p">)</span> <span class="k">begin</span>
        <span class="n">counter</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
        <span class="n">led_level</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
    <span class="k">end</span>

    <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">counter</span> <span class="o">==</span> <span class="mh">24999999</span><span class="p">)</span> <span class="k">begin</span>
        <span class="n">counter</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
        <span class="n">led_level</span> <span class="o">&lt;=</span> <span class="o">~</span><span class="n">led_level</span><span class="p">;</span>
    <span class="k">end</span>
    <span class="k">else</span>
        <span class="n">counter</span> <span class="o">&lt;=</span> <span class="n">counter</span> <span class="o">+</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">end</span>

<span class="c1">//assign LED[0] = led_level;</span>

<span class="c1">//OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO</span>
<span class="c1">// Begin Code added by me Part 2: FIFO handlers</span>

    <span class="c1">// !!! Begin Work To Be Done Part 1 !!!</span>
        <span class="c1">// Currently this block of code READs data from HPS,</span>
        <span class="c1">// Store it in **reg [31:0] data_buffer**</span>
        <span class="c1">// Then WRITEs it right back without any processing,</span>
        <span class="c1">// This is simply to test out the functionality and</span>
        <span class="c1">// demonstrate usage.</span>
        <span class="c1">// Next step is to Wrap this whole module into a</span>
        <span class="c1">// simple General data sender and receiver,</span>
        <span class="c1">// just like an UART module.</span>
        <span class="c1">// Let the logic handling be done in a separate module.</span>
    <span class="c1">// !!! End Work To Be Done Part 1 !!!</span>

    <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">HPS_to_FPGA_state</span> <span class="p">;</span>
    <span class="kt">reg</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">hps_to_fpga_out_csr_readdata</span> <span class="p">;</span>
    <span class="kt">reg</span> <span class="n">data_buffer_valid</span> <span class="p">;</span>
    <span class="kt">reg</span> <span class="n">hps_to_fpga_read</span> <span class="p">;</span>
    <span class="kt">reg</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">data_buffer</span> <span class="p">;</span>
    <span class="kt">reg</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">hps_to_fpga_readdata</span> <span class="p">;</span>

    <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">FPGA_to_HPS_state</span> <span class="p">;</span>
    <span class="kt">reg</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fpga_to_hps_in_csr_readdata</span> <span class="p">;</span>
    <span class="kt">reg</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fpga_to_hps_in_writedata</span> <span class="p">;</span>
    <span class="kt">reg</span> <span class="n">fpga_to_hps_in_write</span> <span class="p">;</span>

   <span class="k">assign</span> <span class="no">LED</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">HPS_to_FPGA_state</span><span class="p">;</span>

    <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">fpga_clk_50</span><span class="p">)</span> <span class="k">begin</span>
        <span class="c1">//=================================</span>
        <span class="c1">// HPS_to_FPGA state machine</span>
        <span class="c1">//==================================</span>
        <span class="c1">// Is there data in HPS_to_FPGA FIFO ?</span>
        <span class="c1">// And the last transfer is complete ?</span>
        <span class="k">if</span><span class="p">(</span> <span class="n">HPS_to_FPGA_state</span> <span class="o">==</span> <span class="mh">8</span><span class="mi">&#39;d0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">hps_to_fpga_out_csr_readdata</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">data_buffer_valid</span> <span class="p">)</span> <span class="k">begin</span>
            <span class="n">hps_to_fpga_read</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span> <span class="p">;</span>
            <span class="n">HPS_to_FPGA_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d2</span> <span class="p">;</span>
        <span class="k">end</span>

        <span class="k">if</span> <span class="p">(</span> <span class="n">HPS_to_FPGA_state</span> <span class="o">==</span> <span class="mh">8</span><span class="mi">&#39;d2</span><span class="p">)</span> <span class="k">begin</span>
            <span class="n">hps_to_fpga_read</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
            <span class="n">HPS_to_FPGA_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d4</span> <span class="p">;</span>
        <span class="k">end</span>

        <span class="k">if</span> <span class="p">(</span><span class="n">HPS_to_FPGA_state</span> <span class="o">==</span> <span class="mh">8</span><span class="mi">&#39;d4</span><span class="p">)</span> <span class="k">begin</span>

            <span class="n">data_buffer</span> <span class="o">&lt;=</span> <span class="n">hps_to_fpga_readdata</span> <span class="p">;</span>
            <span class="n">data_buffer_valid</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span> <span class="p">;</span>
            <span class="n">hps_to_fpga_read</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
            <span class="n">HPS_to_FPGA_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d0</span> <span class="p">;</span>
        <span class="k">end</span>
    <span class="c1">//-----------------------------------------------</span>
        <span class="c1">//=================================</span>
        <span class="c1">// FPGA_to_HPS state machine</span>
        <span class="c1">//==================================</span>
        <span class="c1">// Is there space in the FPGA_to_HPS FIFO ?</span>
        <span class="c1">// And data is available ?</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">FPGA_to_HPS_state</span><span class="o">==</span><span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">fpga_to_hps_in_csr_readdata</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span> <span class="o">&amp;&amp;</span> <span class="n">data_buffer_valid</span><span class="p">)</span> <span class="k">begin</span>
            <span class="n">fpga_to_hps_in_writedata</span> <span class="o">&lt;=</span> <span class="n">data_buffer</span> <span class="p">;</span>
            <span class="n">fpga_to_hps_in_write</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span> <span class="p">;</span>
            <span class="n">FPGA_to_HPS_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d4</span> <span class="p">;</span>
        <span class="k">end</span>

        <span class="k">if</span> <span class="p">(</span><span class="n">FPGA_to_HPS_state</span><span class="o">==</span><span class="mh">4</span><span class="p">)</span> <span class="k">begin</span>
            <span class="n">fpga_to_hps_in_write</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
            <span class="n">data_buffer_valid</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
            <span class="n">FPGA_to_HPS_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d0</span> <span class="p">;</span>
        <span class="k">end</span>
    <span class="k">end</span>
<span class="c1">// End Code added by me Part 2: FIFO handlers</span>
<span class="c1">//OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO</span>

<span class="k">endmodule</span>
</pre></div>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="FAILED-Processor-FPGA-Communication-Using-FIFO-Processor-Part.html" class="btn btn-neutral float-right" title="FAILED Processor-FPGA Communication: Using FIFO Processor Part" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="Processor-FPGA-Communication-Processor-Part.html" class="btn btn-neutral float-left" title="Processor-FPGA Communication: Processor Part" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2019, Tesla Cat

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>