Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 10.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p013.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.13-s089_1 (32bit) 10/26/2011 15:34 (Linux 2.6)
@(#)CDS: NanoRoute v10.13-s004 NR111025-1718/10_10_USR3-UB (database version 2.30, 132.4.1) {superthreading v1.16}
@(#)CDS: CeltIC v10.13-s005_1 (32bit) 10/24/2011 03:21:06 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.13-s001 (32bit) 10/26/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.13-s004_1 (32bit) Oct 24 2011 02:21:34 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.13-s003
--- Starting "Encounter v10.13-s089_1" on Wed Jan 27 23:30:01 2016 (mem=47.1M) ---
--- Running on ieng6-247 (x86_64 w/Linux 2.6.32-573.12.1.el6.x86_64) ---
This version was compiled on Wed Oct 26 15:34:21 PDT 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing tcl/tk file "run_pnr.tcl" ...
Reading config file - ./temp.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './temp.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run loadConfig with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.

Loading Lef file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading Lef file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gplushvt_8lmT2.lef...
**WARN: (ENCLF-119):	the layer 'PO' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'CO' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'M1' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA1' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'M2' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA2' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'M3' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA3' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'M4' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA4' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'M5' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA5' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'M6' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA6' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'M7' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA7' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'M8' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'OVERLAP' has been defined, the content other than the antenna data will be ignored.
**ERROR: (ENCLF-223):	The via 'VIA12_1cut' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA12_1cut_H' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA12_1cut_V' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA12_1cut_FAT_C' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA12_1cut_FAT_H' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA12_1cut_FAT_V' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA12_1cut_FAT' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA12_2cut_E' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA12_2cut_W' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA12_2cut_N' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA12_2cut_S' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA12_2cut_HN' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA12_2cut_HS' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA12_4cut' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA23_1cut' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA23_1cut_V' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA23_1cut_H' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA23_1cut_FAT_C' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA23_1cut_FAT_V' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**ERROR: (ENCLF-223):	The via 'VIA23_1cut_FAT_H' has been defined and will be ignored.
The via name can't be the same if the via geometry is different. Make sure
different via definition has different via name. Otherwise, it may cause
incorrect and undesired result.
**WARN: (EMS-62):	Message <ENCLF-223> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
**WARN: (ENCLF-151):	The viaRule 'VIAGEN12' has been defined, the content will be skipped
**WARN: (ENCLF-151):	The viaRule 'VIAGEN23' has been defined, the content will be skipped
**WARN: (ENCLF-151):	The viaRule 'VIAGEN34' has been defined, the content will be skipped
**WARN: (ENCLF-151):	The viaRule 'VIAGEN45' has been defined, the content will be skipped
**WARN: (ENCLF-151):	The viaRule 'VIAGEN56' has been defined, the content will be skipped
**WARN: (ENCLF-151):	The viaRule 'VIAGEN67' has been defined, the content will be skipped
**WARN: (ENCLF-151):	The viaRule 'VIAGEN78' has been defined, the content will be skipped

Loading Lef file /home/linux/ieng6/ee260b/public/data/libraries/lef/tcbn65gpluslvt_8lmT2.lef...
**WARN: (ENCLF-119):	the layer 'PO' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'CO' has been defined, the content other than the antenna data will be ignored.
**WARN: (EMS-62):	Message <ENCLF-119> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
**WARN: (ENCLF-151):	The viaRule 'VIAGEN12' has been defined, the content will be skipped
**WARN: (ENCLF-151):	The viaRule 'VIAGEN23' has been defined, the content will be skipped
**WARN: (ENCLF-151):	The viaRule 'VIAGEN34' has been defined, the content will be skipped
**WARN: (ENCLF-151):	The viaRule 'VIAGEN45' has been defined, the content will be skipped
**WARN: (ENCLF-151):	The viaRule 'VIAGEN56' has been defined, the content will be skipped
**WARN: (ENCLF-151):	The viaRule 'VIAGEN67' has been defined, the content will be skipped
**WARN: (ENCLF-151):	The viaRule 'VIAGEN78' has been defined, the content will be skipped
**WARN: (ENCLF-200):	Pin 'I' in macro 'ANTENNALVT' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'I' in macro 'ANTENNAHVT' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Wed Jan 27 23:30:03 2016
viaInitial ends at Wed Jan 27 23:30:03 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../desdir/netlist/alu.v'

*** Memory Usage v#1 (Current mem = 230.410M, initial mem = 47.070M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:01.0, mem=230.4M) ***
Set top cell to alu.
Reading max timing library '/home/linux/ieng6/ee260b/public/data/libraries/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 811 cells in library 'tcbn65gpluswc' 
Reading max timing library '/home/linux/ieng6/ee260b/public/data/libraries/lib/tcbn65gplushvtwc.lib' ...
 read 811 cells in library 'tcbn65gplushvtwc' 
Reading max timing library '/home/linux/ieng6/ee260b/public/data/libraries/lib/tcbn65gpluslvtwc.lib' ...
 read 811 cells in library 'tcbn65gpluslvtwc' 
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.17min, mem=64.6M, fe_cpu=0.25min, fe_mem=295.0M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell alu ...
*** Netlist is unique.
** info: there are 2493 modules.
** info: there are 41823 stdCell insts.

*** Memory Usage v#1 (Current mem = 314.758M, initial mem = 47.070M) ***
CTE reading timing constraint file '../desdir/constraints/alu.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../desdir/constraints/alu.sdc, Line 10).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 11 of File ../desdir/constraints/alu.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 9 of File ../desdir/constraints/alu.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.2 mem=320.3M) ***
Total number of combinational cells: 1476
Total number of sequential cells: 909
Total number of tristate cells: 33
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1LVT BUFFD0LVT BUFFD2LVT BUFFD3LVT BUFFD4LVT BUFFD6LVT BUFFD8LVT BUFFD12LVT BUFFD16LVT CKBD1LVT CKBD0LVT CKBD2LVT CKBD3LVT CKBD4LVT CKBD6LVT CKBD8LVT CKBD12LVT CKBD16LVT BUFFD1HVT BUFFD0HVT BUFFD2HVT BUFFD3HVT BUFFD4HVT BUFFD6HVT BUFFD8HVT BUFFD12HVT BUFFD16HVT CKBD1HVT CKBD0HVT CKBD2HVT CKBD3HVT CKBD4HVT CKBD6HVT CKBD8HVT CKBD12HVT CKBD16HVT BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 54
List of unusable buffers: BUFFD20LVT BUFFD24LVT CKBD20LVT CKBD24LVT DEL005LVT GBUFFD1LVT GBUFFD3LVT GBUFFD2LVT GBUFFD4LVT GBUFFD8LVT BUFFD20HVT BUFFD24HVT CKBD20HVT CKBD24HVT GBUFFD1HVT GBUFFD3HVT GBUFFD2HVT GBUFFD4HVT GBUFFD8HVT BUFFD20 BUFFD24 CKBD20 CKBD24 DEL005 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 29
List of usable inverters: CKND1LVT CKND0LVT CKND2LVT CKND3LVT CKND4LVT CKND6LVT CKND8LVT CKND12LVT CKND16LVT INVD1LVT INVD0LVT INVD2LVT INVD3LVT INVD4LVT INVD6LVT INVD8LVT INVD12LVT INVD16LVT CKND1HVT CKND0HVT CKND2HVT CKND3HVT CKND4HVT CKND6HVT CKND8HVT CKND12HVT CKND16HVT INVD1HVT INVD0HVT INVD2HVT INVD3HVT INVD4HVT INVD6HVT INVD8HVT INVD12HVT INVD16HVT CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 54
List of unusable inverters: CKND20LVT CKND24LVT GINVD2LVT GINVD1LVT GINVD4LVT GINVD3LVT GINVD8LVT INVD20LVT INVD24LVT CKND20HVT CKND24HVT GINVD2HVT GINVD1HVT GINVD4HVT GINVD3HVT GINVD8HVT INVD20HVT INVD24HVT CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 27
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0LVT DEL01LVT DEL015LVT DEL02LVT DEL1LVT DEL2LVT DEL3LVT DEL4LVT DEL0HVT DEL005HVT DEL01HVT DEL015HVT DEL02HVT DEL1HVT DEL2HVT DEL3HVT DEL4HVT DEL0 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 25
All delay cells are dont_use. Buffers will be used to fix hold violations.
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
Reading Capacitance Table File /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (ENCEXT-2760):	Layer M9 in the cap table is larger than max number of layers, 8, defined in the LEF file.
**WARN: (ENCEXT-2771):	Top layer, M9,  of Via VIA_8 in the cap table is larger than max number of layers, 8, defined in the LEF file.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in cap table, LEF value 0.16 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in cap table, LEF value 0.14 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in cap table, LEF value 0.14 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in cap table, LEF value 0.14 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in cap table, LEF value 0.14 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in cap table, LEF value 0.14 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in cap table, LEF value 0.022 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in cap table, LEF value 0.022 will be used.
**WARN: (ENCEXT-2710):	Cap table for M9 is ignored, the layer is not defined in the design.
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCCK-2055):	Disable addCTSCellFootPrint while dbgGPSAutoCellFunction is set.**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
Set CTS cells: CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24
**WARN: (ENCEXT-3551):	Command "readCapTable" will become obsolete in the next major release as the software moves to using the Multi-Mode/Multi-Corner (MMMC) architecture for design import. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, migrate to an MMMC environment and set Cap tables using the "-cap_table" option of the MMMC commands: "create_rc_corner" and "update_rc_corner". For more information on creating MMMC configurations, and for a full list of design import related commands to be obsoleted, see the What's New document for this release.
**WARN: (ENCEXT-3497):	Options '-best/-worst/-typical' of 'readCapTable' are obsolete. For single mode two corner analysis and optimization, use MMMC setup instead of reading multiple captables through command 'readCapTable'. The obsolete options still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use MMMC.
Reset Cap Table
Only two cap table files are specified, Encounter will use /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable for typical.
Reading Three Cap Table files:  -worst /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable -best /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cbest.captable  ...
**WARN: (ENCEXT-2760):	Layer M9 in the cap table is larger than max number of layers, 8, defined in the LEF file.
**WARN: (ENCEXT-2771):	Top layer, M9,  of Via VIA_8 in the cap table is larger than max number of layers, 8, defined in the LEF file.
**WARN: (ENCEXT-2710):	Cap table for M9 is ignored, the layer is not defined in the design.
**WARN: (ENCEXT-2760):	Layer M9 in the cap table is larger than max number of layers, 8, defined in the LEF file.
**WARN: (ENCEXT-2771):	Top layer, M9,  of Via VIA_8 in the cap table is larger than max number of layers, 8, defined in the LEF file.
**WARN: (ENCEXT-2710):	Cap table for M9 is ignored, the layer is not defined in the design.
**WARN: (ENCEXT-2760):	Layer M9 in the cap table is larger than max number of layers, 8, defined in the LEF file.
**WARN: (ENCEXT-2771):	Top layer, M9,  of Via VIA_8 in the cap table is larger than max number of layers, 8, defined in the LEF file.
**WARN: (ENCEXT-2710):	Cap table for M9 is ignored, the layer is not defined in the design.
Reading EXTENDED_CAP_TABLE section completed.
Three process corner capacitance table is used.
**WARN: (ENCEXT-3549):	Command "defineRCCorner" will become obsolete in the next major release as the software moves to using the Multi-Mode/Multi-Corner (MMMC) architecture for design import. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, migrate to an MMMC environment and set RC corner selection using the "-rc_corner" option of the MMMC commands: "create_delay_corner" and "update_delay_corner". For more information on creating MMMC configurations, and for a full list of design import related commands to be obsoleted, see the What's New document for this release.
RC corner definition: defined
  -late  { worst 125 }  -early { best -40 }
**WARN: (ENCEXT-2628):	Resistance is not defined in the Cap Table, it will use resistance from LEF.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 343.3M, InitMEM = 343.3M)
Start delay calculation (mem=343.293M)...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.
Delay calculation completed. (cpu=0:00:01.5 real=0:00:02.0 mem=349.324M 0)
*** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 349.3M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:04.0) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#10 (mem=353.3M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:04.9 mem=387.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:13.5 mem=419.7M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=41823 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=41972 #term=123138 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=261
stdCell: 41823 single + 0 double + 0 multi
Total standard cell length = 45.9704 (mm), area = 0.0827 (mm^2)
Average module density = 0.600.
Density for the design = 0.600.
       = stdcell_area 229852 (82747 um^2) / alloc_area 382954 (137863 um^2).
Pin Density = 0.536.
            = total # of pins 123138 / total Instance area 229852.
*Internal placement parameters: 0.140 | 15 | 0x001555
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.

Iteration  1: Total net bbox = 8.903e+04 (8.90e+04 0.00e+00)
              Est.  stn bbox = 1.225e+05 (1.23e+05 0.00e+00)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 429.0M
Iteration  2: Total net bbox = 1.752e+05 (8.24e+04 9.27e+04)
              Est.  stn bbox = 2.482e+05 (1.16e+05 1.32e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 429.0M
Iteration  3: Total net bbox = 2.128e+05 (1.23e+05 9.03e+04)
              Est.  stn bbox = 3.036e+05 (1.74e+05 1.30e+05)
              cpu = 0:00:05.9 real = 0:00:06.0 mem = 429.0M
Iteration  4: Total net bbox = 2.559e+05 (1.13e+05 1.43e+05)
              Est.  stn bbox = 3.655e+05 (1.63e+05 2.03e+05)
              cpu = 0:00:07.2 real = 0:00:07.0 mem = 429.0M
Iteration  5: Total net bbox = 4.907e+05 (2.45e+05 2.45e+05)
              Est.  stn bbox = 6.252e+05 (3.09e+05 3.16e+05)
              cpu = 0:00:23.1 real = 0:00:23.0 mem = 436.3M
Iteration  6: Total net bbox = 3.187e+05 (1.44e+05 1.75e+05)
              Est.  stn bbox = 4.445e+05 (2.03e+05 2.41e+05)
              cpu = 0:00:06.0 real = 0:00:06.0 mem = 436.4M
Iteration  7: Total net bbox = 3.527e+05 (1.68e+05 1.85e+05)
              Est.  stn bbox = 4.847e+05 (2.31e+05 2.54e+05)
              cpu = 0:00:10.1 real = 0:00:10.0 mem = 436.4M
Iteration  8: Total net bbox = 3.804e+05 (1.81e+05 1.99e+05)
              Est.  stn bbox = 5.141e+05 (2.45e+05 2.69e+05)
              cpu = 0:00:05.4 real = 0:00:06.0 mem = 436.4M
Iteration  9: Total net bbox = 3.905e+05 (1.91e+05 2.00e+05)
              Est.  stn bbox = 5.243e+05 (2.55e+05 2.69e+05)
              cpu = 0:00:08.2 real = 0:00:08.0 mem = 436.5M
Iteration 10: Total net bbox = 4.085e+05 (1.91e+05 2.18e+05)
              Est.  stn bbox = 5.431e+05 (2.55e+05 2.88e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 436.5M
Iteration 11: Total net bbox = 4.263e+05 (2.09e+05 2.18e+05)
              Est.  stn bbox = 5.616e+05 (2.73e+05 2.88e+05)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 436.8M
Iteration 12: Total net bbox = 4.557e+05 (2.09e+05 2.47e+05)
              Est.  stn bbox = 5.919e+05 (2.73e+05 3.19e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 436.8M
Iteration 13: Total net bbox = 4.743e+05 (2.27e+05 2.47e+05)
              Est.  stn bbox = 6.108e+05 (2.92e+05 3.19e+05)
              cpu = 0:00:07.0 real = 0:00:07.0 mem = 437.1M
Iteration 14: Total net bbox = 5.011e+05 (2.27e+05 2.74e+05)
              Est.  stn bbox = 6.378e+05 (2.92e+05 3.46e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 437.1M
Iteration 15: Total net bbox = 5.053e+05 (2.27e+05 2.78e+05)
              Est.  stn bbox = 6.420e+05 (2.92e+05 3.50e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 437.1M
Iteration 16: Total net bbox = 5.417e+05 (2.60e+05 2.82e+05)
              Est.  stn bbox = 6.790e+05 (3.25e+05 3.53e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 436.9M
*** cost = 5.417e+05 (2.60e+05 2.82e+05) (cpu for global=0:01:32) real=0:01:32***
Info: 0 clock gating cells identified, 0 (on average) moved
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.9, Real Time = 0:00:04.0
move report: preRPlace moves 2438 insts, mean move: 0.50 um, max move: 3.20 um
	max move on inst (A_d1r_reg_0_): (340.60, 317.80) --> (339.20, 319.60)
Placement tweakage begins.
wire length = 5.421e+05 = 2.601e+05 H + 2.821e+05 V
wire length = 5.028e+05 = 2.295e+05 H + 2.733e+05 V
Placement tweakage ends.
move report: tweak moves 21285 insts, mean move: 2.98 um, max move: 50.80 um
	max move on inst (U27936): (232.00, 276.40) --> (252.20, 245.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 22577 insts, mean move: 2.84 um, max move: 50.80 um
	max move on inst (U27936): (232.00, 276.40) --> (252.20, 245.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        50.80 um
  inst (U27936) with max move: (232, 276.4) -> (252.2, 245.8)
  mean    (X+Y) =         2.84 um
Total instances flipped for WireLenOpt: 532
Total instances flipped, including legalization: 13622
Total instances moved : 22577
*** cpu=0:00:09.1   mem=447.6M  mem(used)=10.8M***
Total net length = 5.035e+05 (2.295e+05 2.740e+05) (ext = 9.817e+03)
*** End of Placement (cpu=0:02:00, real=0:02:00, mem=447.6M) ***
default core: bins with density >  0.75 = 2.27 % ( 10 / 441 )
*** Free Virtual Timing Model ...(mem=434.4M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
###############################################################
#  Generated by:      Cadence Encounter 10.13-s089_1
#  OS:                Linux x86_64(Host ID ieng6-247)
#  Generated on:      Wed Jan 27 23:32:20 2016
#  Design:            alu
#  Command:           placeDesign -inPlaceOpt
###############################################################
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
/home/linux/ieng6/ee260b/tic011/proj1new/mp_1/pnr/run0
Connected to ieng6-247 54069 0
*** Finished dispatch of slaves (cpu=0:00:01.1) (real=0:00:07.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 445.5M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Starting trialRoute (mem=445.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (783860 781600)
coreBox:    (20000 20000) (763860 761600)
Number of multi-gpin terms=4659, multi-gpins=9811, moved blk term=0/0

Phase 1a route (0:00:00.3 445.5M):
Est net length = 5.568e+05um = 2.542e+05H + 3.026e+05V
Usage: (17.6%H 19.4%V) = (2.968e+05um 4.852e+05um) = (296243 269619)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.2 445.5M):
Usage: (17.5%H 19.4%V) = (2.957e+05um 4.852e+05um) = (295126 269619)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.2 445.5M):
Usage: (17.5%H 19.4%V) = (2.952e+05um 4.850e+05um) = (294696 269510)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.2 445.5M):
Usage: (17.5%H 19.4%V) = (2.952e+05um 4.850e+05um) = (294696 269510)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.2 445.5M):
Usage: (17.5%H 19.4%V) = (2.952e+05um 4.850e+05um) = (294696 269510)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (17.5%H 19.4%V) = (2.952e+05um 4.850e+05um) = (294696 269510)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.00%
  4:	0	 0.00%	10	 0.01%
  5:	15	 0.02%	49	 0.06%
  6:	26	 0.03%	169	 0.20%
  7:	65	 0.08%	435	 0.52%
  8:	136	 0.16%	1111	 1.33%
  9:	285	 0.34%	2430	 2.90%
 10:	596	 0.71%	4864	 5.81%
 11:	1093	 1.31%	9094	10.86%
 12:	1965	 2.35%	13675	16.34%
 13:	3590	 4.29%	16736	19.99%
 14:	6075	 7.26%	14800	17.68%
 15:	9320	11.13%	9510	11.36%
 16:	12679	15.15%	6601	 7.89%
 17:	14512	17.34%	1611	 1.92%
 18:	16721	19.97%	0	 0.00%
 19:	9090	10.86%	0	 0.00%
 20:	7544	 9.01%	2616	 3.12%

Global route (cpu=1.1s real=1.0s 445.5M)
Phase 1l route (0:00:01.7 445.5M):


*** After '-updateRemainTrks' operation: 

Usage: (17.8%H 19.8%V) = (3.005e+05um 4.938e+05um) = (299972 274353)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.00%
  2:	0	 0.00%	2	 0.00%
  3:	0	 0.00%	4	 0.00%
  4:	2	 0.00%	27	 0.03%
  5:	17	 0.02%	95	 0.11%
  6:	34	 0.04%	241	 0.29%
  7:	66	 0.08%	564	 0.67%
  8:	162	 0.19%	1330	 1.59%
  9:	324	 0.39%	2595	 3.10%
 10:	632	 0.75%	5079	 6.07%
 11:	1165	 1.39%	9247	11.05%
 12:	2085	 2.49%	13375	15.98%
 13:	3747	 4.48%	16399	19.59%
 14:	6263	 7.48%	14539	17.37%
 15:	9557	11.42%	9404	11.23%
 16:	12688	15.16%	6584	 7.87%
 17:	14394	17.19%	1610	 1.92%
 18:	16502	19.71%	0	 0.00%
 19:	8770	10.48%	0	 0.00%
 20:	7304	 8.73%	2616	 3.12%



*** Completed Phase 1 route (0:00:03.2 445.5M) ***


Total length: 5.724e+05um, number of vias: 234007
M1(H) length: 5.213e+02um, number of vias: 122877
M2(V) length: 1.982e+05um, number of vias: 97910
M3(H) length: 2.126e+05um, number of vias: 11034
M4(V) length: 1.073e+05um, number of vias: 1696
M5(H) length: 3.714e+04um, number of vias: 468
M6(V) length: 1.658e+04um, number of vias: 19
M7(H) length: 1.280e+00um, number of vias: 3
M8(V) length: 2.400e+00um
*** Completed Phase 2 route (0:00:02.5 445.5M) ***

*** Finished all Phases (cpu=0:00:05.9 mem=445.5M) ***
Peak Memory Usage was 445.5M 
*** Finished trialRoute (cpu=0:00:06.3 mem=445.5M) ***

Extraction called for design 'alu' of instances=41823 and nets=41974 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design alu.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 445.508M)
*** Starting optimizing excluded clock nets MEM= 445.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:01.0  MEM= 445.5M) ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 445.5M, InitMEM = 445.5M)
Start delay calculation (mem=445.508M)...
Delay calculation completed. (cpu=0:00:03.0 real=0:00:03.0 mem=445.508M 0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 445.5M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:02:38 mem=455.5M) ***
*** Finished delays update (0:02:43 mem=455.5M) ***
*** Memory pool thread-safe mode activated.
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 456.5M **
*info: Start fixing DRV (Mem = 456.51M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (456.5M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=456.5M) ***
*info: There are 20 candidate Buffer cells
*info: There are 18 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600208
Start fixing design rules ... (0:00:02.1 456.5M)
Done fixing design rule (0:00:04.2 456.5M)

Summary:
52 buffers added on 49 nets (with 0 driver resized)

Density after buffering = 0.600829
*** Completed dpFixDRCViolation (0:00:04.5 456.5M)

Re-routed 101 nets
Extraction called for design 'alu' of instances=41875 and nets=42026 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design alu.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 456.512M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 456.5M, InitMEM = 456.5M)
Start delay calculation (mem=456.512M)...
Delay calculation completed. (cpu=0:00:03.1 real=0:00:03.0 mem=456.512M 0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 456.5M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    13
*info:   Prev Max tran violations:   570
*info:
*info: Completed fixing DRV (CPU Time = 0:00:12, Mem = 456.51M).
**optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 456.5M **
*** Starting optFanout (456.5M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=456.5M) ***
Start fixing timing ... (0:00:00.8 456.5M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:13.8 456.5M)

Summary:
410 buffers added on 234 nets (with 0 driver resized)

8 nets rebuffered with 8 inst removed and 8 inst added
Density after buffering = 0.618322
*** Completed optFanout (0:00:14.1 456.5M)

Re-routed 0 nets
Extraction called for design 'alu' of instances=42277 and nets=42428 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design alu.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 456.512M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 456.5M, InitMEM = 456.5M)
Start delay calculation (mem=456.512M)...
Delay calculation completed. (cpu=0:00:03.1 real=0:00:03.0 mem=456.512M 0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 456.5M) ***
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 456.5M **
*** Timing NOT met, worst failing slack is -0.179
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 61.832% **

*** starting 1-st resizing pass: 454 instances 
*** starting 2-nd resizing pass: 349 instances 
*** starting 3-rd resizing pass: 242 instances 
*** starting 4-th resizing pass: 32 instances 


** Summary: Buffer Deletion = 53 Declone = 52 Downsize = 176 Upsize = 55 **
** Density Change = 0.852% **
** Density after transform = 60.980% **
*** Finish transform (0:00:06.3) ***
*** Starting sequential cell resizing ***
density before resizing = 60.980%
*summary:      0 instances changed cell type
density after resizing = 60.980%
*** Finish sequential cell resizing (cpu=0:00:01.3 mem=456.5M) ***
density before resizing = 60.980%
* summary of transition time violation fixes:
*summary:      8 instances changed cell type
density after resizing = 60.984%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=456.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3
routingBox: (0 0) (783860 781600)
coreBox:    (20000 20000) (763860 761600)
Number of multi-gpin terms=4701, multi-gpins=9895, moved blk term=0/0

Phase 1a route (0:00:00.3 456.5M):
Est net length = 5.585e+05um = 2.557e+05H + 3.028e+05V
Usage: (17.7%H 19.5%V) = (2.984e+05um 4.865e+05um) = (297894 270333)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.3 456.5M):
Usage: (17.6%H 19.5%V) = (2.973e+05um 4.865e+05um) = (296759 270333)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.2 456.5M):
Usage: (17.6%H 19.5%V) = (2.969e+05um 4.863e+05um) = (296393 270230)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.3 456.5M):
Usage: (17.6%H 19.5%V) = (2.969e+05um 4.863e+05um) = (296393 270230)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.2 456.5M):
Usage: (17.6%H 19.5%V) = (2.969e+05um 4.863e+05um) = (296393 270230)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (17.6%H 19.5%V) = (2.969e+05um 4.863e+05um) = (296393 270230)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.00%
  4:	3	 0.00%	12	 0.01%
  5:	14	 0.02%	55	 0.07%
  6:	24	 0.03%	155	 0.19%
  7:	52	 0.06%	424	 0.51%
  8:	121	 0.14%	1130	 1.35%
  9:	274	 0.33%	2440	 2.91%
 10:	585	 0.70%	5031	 6.01%
 11:	1102	 1.32%	9118	10.89%
 12:	2137	 2.55%	13661	16.32%
 13:	3799	 4.54%	16728	19.98%
 14:	6128	 7.32%	14635	17.48%
 15:	9361	11.18%	9469	11.31%
 16:	12491	14.92%	6602	 7.89%
 17:	14415	17.22%	1635	 1.95%
 18:	16756	20.02%	0	 0.00%
 19:	8879	10.61%	0	 0.00%
 20:	7571	 9.04%	2616	 3.12%

Global route (cpu=1.2s real=1.0s 456.5M)
Phase 1l route (0:00:02.3 456.5M):


*** After '-updateRemainTrks' operation: 

Usage: (17.9%H 19.8%V) = (3.023e+05um 4.949e+05um) = (301744 274999)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	1	 0.00%	3	 0.00%
  4:	7	 0.01%	28	 0.03%
  5:	13	 0.02%	113	 0.13%
  6:	27	 0.03%	221	 0.26%
  7:	60	 0.07%	576	 0.69%
  8:	140	 0.17%	1330	 1.59%
  9:	317	 0.38%	2654	 3.17%
 10:	608	 0.73%	5190	 6.20%
 11:	1230	 1.47%	9181	10.97%
 12:	2262	 2.70%	13469	16.09%
 13:	3918	 4.68%	16326	19.50%
 14:	6326	 7.56%	14405	17.21%
 15:	9561	11.42%	9369	11.19%
 16:	12521	14.96%	6597	 7.88%
 17:	14328	17.12%	1634	 1.95%
 18:	16451	19.65%	0	 0.00%
 19:	8625	10.30%	0	 0.00%
 20:	7317	 8.74%	2616	 3.12%



*** Completed Phase 1 route (0:00:03.9 456.5M) ***


Total length: 5.743e+05um, number of vias: 235080
M1(H) length: 5.215e+02um, number of vias: 123547
M2(V) length: 1.986e+05um, number of vias: 98150
M3(H) length: 2.125e+05um, number of vias: 11144
M4(V) length: 1.088e+05um, number of vias: 1761
M5(H) length: 3.882e+04um, number of vias: 456
M6(V) length: 1.504e+04um, number of vias: 19
M7(H) length: 1.280e+00um, number of vias: 3
M8(V) length: 2.400e+00um
*** Completed Phase 2 route (0:00:02.8 456.5M) ***

*** Finished all Phases (cpu=0:00:07.0 mem=456.5M) ***
Peak Memory Usage was 456.5M 
*** Finished trialRoute (cpu=0:00:07.4 mem=456.5M) ***

Extraction called for design 'alu' of instances=42172 and nets=42323 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design alu.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 456.512M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 456.5M, InitMEM = 456.5M)
Start delay calculation (mem=456.512M)...
Delay calculation completed. (cpu=0:00:03.1 real=0:00:03.0 mem=456.512M 0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 456.5M) ***
**optDesign ... cpu = 0:01:15, real = 0:01:15, mem = 456.5M **
*** Timing NOT met, worst failing slack is -0.137
*** Check timing (0:00:00.0)
Started binary server on port 58706
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
Density : 0.6098
Max route overflow : 0.0000
Current slack : -0.137 ns, density : 0.6098  End_Point: C_reg_106_/D
Current slack : -0.137 ns, density : 0.6098  Worst_View: default_view_setup  End_Point: C_reg_106_/D
Current slack : -0.137 ns, density : 0.6098  End_Point: C_reg_106_/D
Current slack : -0.137 ns, density : 0.6098  Worst_View: default_view_setup  End_Point: C_reg_106_/D
Current slack : 0.135 ns, density : 0.6098  Worst_View: default_view_setup  End_Point: C_reg_106_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:05.5 mem=466.7M) ***
*** Finished delays update (0:00:10.8 mem=466.5M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:12.5 mem=466.5M) ***
*** Finished delays update (0:00:18.0 mem=466.5M) ***
** Core optimization cpu=0:00:01.0 real=0:00:03.0 (111 evaluations)
*** Done optCritPath (cpu=0:00:20.5 real=0:00:20.0 mem=466.52M) ***
**optDesign ... cpu = 0:01:36, real = 0:01:36, mem = 466.5M **
**optDesign ... cpu = 0:01:36, real = 0:01:36, mem = 466.5M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** Starting "NanoPlace(TM) placement v#10 (mem=466.5M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:04.9 mem=466.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:13.5 mem=466.5M) ***
Options: timingDriven clkGateAware ignoreSpare pinGuide gpeffort=medium 
#std cell=42172 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=42321 #term=123836 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=261
stdCell: 42172 single + 0 double + 0 multi
Total standard cell length = 46.6032 (mm), area = 0.0839 (mm^2)
Average module density = 0.608.
Density for the design = 0.608.
       = stdcell_area 233016 (83886 um^2) / alloc_area 382954 (137863 um^2).
Pin Density = 0.531.
            = total # of pins 123836 / total Instance area 233016.
*Internal placement parameters: 0.137 | 15 | 0x001555
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.

Iteration 16: Total net bbox = 5.291e+05 (2.45e+05 2.84e+05)
              Est.  stn bbox = 6.500e+05 (3.00e+05 3.50e+05)
              cpu = 0:00:09.2 real = 0:00:09.0 mem = 500.7M
Iteration 17: Total net bbox = 5.202e+05 (2.44e+05 2.77e+05)
              Est.  stn bbox = 6.406e+05 (2.98e+05 3.42e+05)
              cpu = 0:00:04.6 real = 0:00:05.0 mem = 500.7M
Iteration 18: Total net bbox = 5.083e+05 (2.36e+05 2.72e+05)
              Est.  stn bbox = 6.283e+05 (2.91e+05 3.38e+05)
              cpu = 0:00:09.1 real = 0:00:09.0 mem = 501.0M
Iteration 19: Total net bbox = 4.728e+05 (2.25e+05 2.48e+05)
              Est.  stn bbox = 5.923e+05 (2.79e+05 3.13e+05)
              cpu = 0:00:08.3 real = 0:00:08.0 mem = 502.2M
Iteration 20: Total net bbox = 4.852e+05 (2.28e+05 2.57e+05)
              Est.  stn bbox = 6.049e+05 (2.82e+05 3.23e+05)
              cpu = 0:00:15.1 real = 0:00:15.0 mem = 504.3M
Iteration 21: Total net bbox = 5.358e+05 (2.56e+05 2.80e+05)
              Est.  stn bbox = 6.562e+05 (3.10e+05 3.46e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 488.4M
*** cost = 5.358e+05 (2.56e+05 2.80e+05) (cpu for global=0:00:47.1) real=0:00:47.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:05.4, Real Time = 0:00:05.0
move report: preRPlace moves 2792 insts, mean move: 0.50 um, max move: 3.00 um
	max move on inst (A_d1r_reg_58_): (369.80, 323.20) --> (368.60, 325.00)
Placement tweakage begins.
wire length = 5.363e+05 = 2.559e+05 H + 2.803e+05 V
wire length = 4.970e+05 = 2.271e+05 H + 2.699e+05 V
Placement tweakage ends.
move report: tweak moves 19435 insts, mean move: 3.25 um, max move: 48.80 um
	max move on inst (FE_OFC249_n58028): (155.20, 251.20) --> (177.00, 224.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 20933 insts, mean move: 3.05 um, max move: 48.80 um
	max move on inst (FE_OFC249_n58028): (155.20, 251.20) --> (177.00, 224.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        48.80 um
  inst (FE_OFC249_n58028) with max move: (155.2, 251.2) -> (177, 224.2)
  mean    (X+Y) =         3.05 um
Total instances flipped for WireLenOpt: 564
Total instances flipped, including legalization: 15102
Total instances moved : 20933
*** cpu=0:00:10.8   mem=485.6M  mem(used)=0.8M***
Total net length = 4.979e+05 (2.271e+05 2.708e+05) (ext = 8.789e+03)
*** End of Placement (cpu=0:01:22, real=0:01:22, mem=485.6M) ***
default core: bins with density >  0.75 =  3.4 % ( 15 / 441 )
*** Free Virtual Timing Model ...(mem=474.7M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
***** Total cpu  0:5:22
***** Total real time  0:5:28
**placeDesign ... cpu = 0: 5:22, real = 0: 5:28, mem = 474.7M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
encounter 1> /home/linux/ieng6/ee260b/tic011/proj1new/mp_1/pnr/run0
Connected to ieng6-247 44369 0
*** Finished dispatch of slaves (cpu=0:00:01.2) (real=0:00:06.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 474.8M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 108
Num of Inverters  : 81
Num of VTs        : 3
Executing LVT Only Same Size Flow (setting 2)
*Info* Num dontuse cells 269
*Info* Num dontuse cells 1729
*** Starting trialRoute (mem=474.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (783860 781600)
coreBox:    (20000 20000) (763860 761600)
Number of multi-gpin terms=4687, multi-gpins=9854, moved blk term=0/0

Phase 1a route (0:00:00.3 474.8M):
Est net length = 5.430e+05um = 2.497e+05H + 2.933e+05V
Usage: (17.3%H 19.2%V) = (2.932e+05um 4.792e+05um) = (292693 266285)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.3 474.8M):
Usage: (17.3%H 19.2%V) = (2.921e+05um 4.792e+05um) = (291602 266284)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.2 474.8M):
Usage: (17.3%H 19.2%V) = (2.918e+05um 4.791e+05um) = (291290 266192)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.3 474.8M):
Usage: (17.3%H 19.2%V) = (2.918e+05um 4.791e+05um) = (291290 266192)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.2 474.8M):
Usage: (17.3%H 19.2%V) = (2.918e+05um 4.791e+05um) = (291290 266192)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (17.3%H 19.2%V) = (2.918e+05um 4.791e+05um) = (291290 266192)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	7	 0.01%	6	 0.01%
  5:	28	 0.03%	37	 0.04%
  6:	57	 0.07%	147	 0.18%
  7:	74	 0.09%	394	 0.47%
  8:	116	 0.14%	985	 1.18%
  9:	228	 0.27%	2208	 2.64%
 10:	464	 0.55%	4924	 5.88%
 11:	973	 1.16%	9158	10.94%
 12:	1922	 2.30%	13954	16.67%
 13:	3599	 4.30%	16532	19.75%
 14:	6237	 7.45%	14502	17.32%
 15:	9317	11.13%	9200	10.99%
 16:	12474	14.90%	7186	 8.58%
 17:	14493	17.31%	1863	 2.23%
 18:	16614	19.85%	0	 0.00%
 19:	8875	10.60%	0	 0.00%
 20:	8234	 9.84%	2616	 3.12%

Global route (cpu=1.2s real=1.0s 474.8M)
Phase 1l route (0:00:02.3 474.8M):


*** After '-updateRemainTrks' operation: 

Usage: (17.6%H 19.5%V) = (2.970e+05um 4.873e+05um) = (296428 270764)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	1	 0.00%	3	 0.00%
  4:	9	 0.01%	19	 0.02%
  5:	35	 0.04%	69	 0.08%
  6:	60	 0.07%	218	 0.26%
  7:	79	 0.09%	499	 0.60%
  8:	134	 0.16%	1161	 1.39%
  9:	245	 0.29%	2487	 2.97%
 10:	514	 0.61%	5182	 6.19%
 11:	1051	 1.26%	9166	10.95%
 12:	2056	 2.46%	13694	16.36%
 13:	3720	 4.44%	16203	19.36%
 14:	6468	 7.73%	14241	17.01%
 15:	9458	11.30%	9127	10.90%
 16:	12594	15.04%	7164	 8.56%
 17:	14364	17.16%	1863	 2.23%
 18:	16315	19.49%	0	 0.00%
 19:	8606	10.28%	0	 0.00%
 20:	8003	 9.56%	2616	 3.12%



*** Completed Phase 1 route (0:00:03.9 474.8M) ***


Total length: 5.593e+05um, number of vias: 236781
M1(H) length: 5.253e+02um, number of vias: 123575
M2(V) length: 1.953e+05um, number of vias: 100303
M3(H) length: 2.093e+05um, number of vias: 10823
M4(V) length: 1.034e+05um, number of vias: 1640
M5(H) length: 3.620e+04um, number of vias: 423
M6(V) length: 1.447e+04um, number of vias: 17
M7(H) length: 5.100e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:03.1 474.8M) ***

*** Finished all Phases (cpu=0:00:07.3 mem=474.8M) ***
Peak Memory Usage was 474.8M 
*** Finished trialRoute (cpu=0:00:07.7 mem=474.8M) ***

Extraction called for design 'alu' of instances=42172 and nets=42323 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design alu.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 474.816M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.179  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   653   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.002   |      1 (1)       |
|   max_tran     |      5 (10)      |   -0.056   |      5 (10)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.847%
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 474.8M **
*** Starting optimizing excluded clock nets MEM= 474.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 474.8M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=484.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.179  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   653   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.002   |      1 (1)       |
|   max_tran     |      5 (10)      |   -0.056   |      5 (10)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.847%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 484.8M **
*Info* Num dontuse cells 269
*Info* Num dontuse cells 999
*info: Start fixing DRV (Mem = 484.82M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (484.8M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=484.8M) ***
*info: There are 20 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.608470
Start fixing design rules ... (0:00:00.8 484.8M)
Done fixing design rule (0:00:02.1 484.8M)

Summary:
5 buffers added on 5 nets (with 9 drivers resized)

Density after buffering = 0.608585
default core: bins with density >  0.75 =  3.4 % ( 15 / 441 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.3, Real Time = 0:00:03.0
move report: preRPlace moves 28 insts, mean move: 0.26 um, max move: 0.40 um
	max move on inst (FE_OFC464_n67610): (217.60, 346.60) --> (218.00, 346.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 28 insts, mean move: 0.26 um, max move: 0.40 um
	max move on inst (FE_OFC464_n67610): (217.60, 346.60) --> (218.00, 346.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.40 um
  inst (FE_OFC464_n67610) with max move: (217.6, 346.6) -> (218, 346.6)
  mean    (X+Y) =         0.26 um
Total instances moved : 28
*** cpu=0:00:03.5   mem=484.8M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:07.2 484.8M)

Re-routed 19 nets
Extraction called for design 'alu' of instances=42177 and nets=42328 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design alu.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 484.820M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 484.8M, InitMEM = 484.8M)
Start delay calculation (mem=484.820M)...
Delay calculation completed. (cpu=0:00:03.1 real=0:00:03.0 mem=484.820M 0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 484.8M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    1
*info:   Prev Max tran violations:   10
*info:
*info: Completed fixing DRV (CPU Time = 0:00:15, Mem = 484.82M).

------------------------------------------------------------
     Summary (cpu=0.24min real=0.25min mem=484.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.179  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   653   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.858%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 484.8M **
*Info* Num dontuse cells 269
*Info* Num dontuse cells 1703
*** Starting optFanout (484.8M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=484.8M) ***
Start fixing timing ... (0:00:00.8 484.8M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:02.2 484.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.608585
*** Completed optFanout (0:00:02.5 484.8M)


------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=484.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.179  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   653   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.858%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 484.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
*Info* Num dontuse cells 269
*Info* Num dontuse cells 999
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 60.858% **

*** starting 1-st resizing pass: 354 instances 
*** starting 2-nd resizing pass: 273 instances 
*** starting 3-rd resizing pass: 174 instances 
*** starting 4-th resizing pass: 74 instances 
*** starting 5-th resizing pass: 18 instances 


** Summary: Buffer Deletion = 60 Declone = 21 Downsize = 218 Upsize = 0 **
** Density Change = 0.438% **
** Density after transform = 60.420% **
*** Finish transform (0:00:06.7) ***
density before resizing = 60.420%
* summary of transition time violation fixes:
*summary:     13 instances changed cell type
density after resizing = 60.423%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 2.95 % ( 13 / 441 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.0, Real Time = 0:00:02.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.2   mem=484.8M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=484.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (783860 781600)
coreBox:    (20000 20000) (763860 761600)
Number of multi-gpin terms=4674, multi-gpins=9828, moved blk term=0/0

Phase 1a route (0:00:00.3 484.8M):
Est net length = 5.433e+05um = 2.502e+05H + 2.931e+05V
Usage: (17.4%H 19.2%V) = (2.936e+05um 4.789e+05um) = (293110 266082)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.3 484.8M):
Usage: (17.3%H 19.2%V) = (2.926e+05um 4.789e+05um) = (292028 266080)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.2 484.8M):
Usage: (17.3%H 19.2%V) = (2.923e+05um 4.787e+05um) = (291715 265986)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.3 484.8M):
Usage: (17.3%H 19.2%V) = (2.923e+05um 4.787e+05um) = (291715 265986)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.2 484.8M):
Usage: (17.3%H 19.2%V) = (2.923e+05um 4.787e+05um) = (291715 265986)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (17.3%H 19.2%V) = (2.923e+05um 4.787e+05um) = (291715 265986)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	4	 0.00%	0	 0.00%
  4:	18	 0.02%	7	 0.01%
  5:	33	 0.04%	40	 0.05%
  6:	44	 0.05%	146	 0.17%
  7:	78	 0.09%	395	 0.47%
  8:	132	 0.16%	965	 1.15%
  9:	256	 0.31%	2193	 2.62%
 10:	524	 0.63%	4922	 5.88%
 11:	1014	 1.21%	9182	10.97%
 12:	1909	 2.28%	14012	16.74%
 13:	3564	 4.26%	16430	19.63%
 14:	6144	 7.34%	14492	17.31%
 15:	9239	11.04%	9213	11.01%
 16:	12476	14.90%	7224	 8.63%
 17:	14484	17.30%	1875	 2.24%
 18:	16634	19.87%	0	 0.00%
 19:	8935	10.67%	0	 0.00%
 20:	8224	 9.82%	2616	 3.12%

Global route (cpu=1.2s real=1.0s 484.8M)
Phase 1l route (0:00:02.3 484.8M):


*** After '-updateRemainTrks' operation: 

Usage: (17.6%H 19.5%V) = (2.974e+05um 4.868e+05um) = (296804 270504)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	7	 0.01%	1	 0.00%
  4:	19	 0.02%	22	 0.03%
  5:	35	 0.04%	67	 0.08%
  6:	50	 0.06%	215	 0.26%
  7:	81	 0.10%	510	 0.61%
  8:	155	 0.19%	1138	 1.36%
  9:	279	 0.33%	2459	 2.94%
 10:	564	 0.67%	5175	 6.18%
 11:	1082	 1.29%	9191	10.98%
 12:	2058	 2.46%	13787	16.47%
 13:	3706	 4.43%	16081	19.21%
 14:	6314	 7.54%	14225	16.99%
 15:	9425	11.26%	9144	10.92%
 16:	12554	15.00%	7206	 8.61%
 17:	14380	17.18%	1875	 2.24%
 18:	16368	19.55%	0	 0.00%
 19:	8623	10.30%	0	 0.00%
 20:	8012	 9.57%	2616	 3.12%



*** Completed Phase 1 route (0:00:03.9 484.8M) ***


Total length: 5.596e+05um, number of vias: 236416
M1(H) length: 5.252e+02um, number of vias: 123423
M2(V) length: 1.954e+05um, number of vias: 100180
M3(H) length: 2.093e+05um, number of vias: 10753
M4(V) length: 1.034e+05um, number of vias: 1635
M5(H) length: 3.671e+04um, number of vias: 408
M6(V) length: 1.433e+04um, number of vias: 17
M7(H) length: 5.100e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:03.0 484.8M) ***

*** Finished all Phases (cpu=0:00:07.1 mem=484.8M) ***
Peak Memory Usage was 484.8M 
*** Finished trialRoute (cpu=0:00:07.5 mem=484.8M) ***

Extraction called for design 'alu' of instances=42096 and nets=42247 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design alu.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 484.820M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 484.8M, InitMEM = 484.8M)
Start delay calculation (mem=484.820M)...
Delay calculation completed. (cpu=0:00:03.1 real=0:00:03.0 mem=484.820M 0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 484.8M) ***

------------------------------------------------------------
     Summary (cpu=0.39min real=0.40min mem=484.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.085  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   653   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.423%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:05, real = 0:01:06, mem = 484.8M **
*** Timing NOT met, worst failing slack is 0.086
*** Check timing (0:00:00.0)
*Info* Num dontuse cells 269
*Info* Num dontuse cells 1729
Started binary server on port 36121

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=484.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.085  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   653   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.423%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:08, real = 0:01:09, mem = 484.8M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:08, real = 0:01:09, mem = 484.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.085  |  0.085  |  4.491  |  4.842  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   653   |   132   |   392   |   129   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.423%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:12, real = 0:01:13, mem = 484.8M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**INFO : removing temp dont-use cells (LVT only flow version : 2)
Deleting the dont_use list
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Start to collect the design information.
Build netlist information for Cell alu.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ./log/place_summary.rpt.
CPE found ground net: VSS
CPE found power net: VDD  voltage: 0.9V

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
WARNING (POWER-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


INFO (POWER-1606): Found clock 'clk' with frequency 166.667MHz from SDC file.

CK: assigning clock clk to net clk

Propagating signal activity...


Starting Levelizing
2016-Jan-27 23:37:47 (2016-Jan-28 07:37:47 GMT)
2016-Jan-27 23:37:47 (2016-Jan-28 07:37:47 GMT): 5%
2016-Jan-27 23:37:47 (2016-Jan-28 07:37:47 GMT): 10%
2016-Jan-27 23:37:47 (2016-Jan-28 07:37:47 GMT): 15%
2016-Jan-27 23:37:47 (2016-Jan-28 07:37:47 GMT): 20%
2016-Jan-27 23:37:47 (2016-Jan-28 07:37:47 GMT): 25%
2016-Jan-27 23:37:47 (2016-Jan-28 07:37:47 GMT): 30%
2016-Jan-27 23:37:47 (2016-Jan-28 07:37:47 GMT): 35%
2016-Jan-27 23:37:47 (2016-Jan-28 07:37:47 GMT): 40%
2016-Jan-27 23:37:47 (2016-Jan-28 07:37:47 GMT): 45%
2016-Jan-27 23:37:47 (2016-Jan-28 07:37:47 GMT): 50%
2016-Jan-27 23:37:48 (2016-Jan-28 07:37:48 GMT): 55%
2016-Jan-27 23:37:48 (2016-Jan-28 07:37:48 GMT): 60%
2016-Jan-27 23:37:48 (2016-Jan-28 07:37:48 GMT): 65%
2016-Jan-27 23:37:48 (2016-Jan-28 07:37:48 GMT): 70%
2016-Jan-27 23:37:48 (2016-Jan-28 07:37:48 GMT): 75%
2016-Jan-27 23:37:48 (2016-Jan-28 07:37:48 GMT): 80%
2016-Jan-27 23:37:48 (2016-Jan-28 07:37:48 GMT): 85%
2016-Jan-27 23:37:48 (2016-Jan-28 07:37:48 GMT): 90%
2016-Jan-27 23:37:48 (2016-Jan-28 07:37:48 GMT): 95%

Finished Levelizing
2016-Jan-27 23:37:48 (2016-Jan-28 07:37:48 GMT)

Starting Activity Propagation
2016-Jan-27 23:37:48 (2016-Jan-28 07:37:48 GMT)
INFO (POWER-1356):   No default input activity has been set.  Defaulting to 0.2.

2016-Jan-27 23:37:49 (2016-Jan-28 07:37:49 GMT): 5%
2016-Jan-27 23:37:49 (2016-Jan-28 07:37:49 GMT): 10%
2016-Jan-27 23:37:49 (2016-Jan-28 07:37:49 GMT): 15%
2016-Jan-27 23:37:49 (2016-Jan-28 07:37:49 GMT): 20%
2016-Jan-27 23:37:49 (2016-Jan-28 07:37:49 GMT): 25%
2016-Jan-27 23:37:49 (2016-Jan-28 07:37:49 GMT): 30%

Finished Activity Propagation
2016-Jan-27 23:37:51 (2016-Jan-28 07:37:51 GMT)

Starting Calculating power
2016-Jan-27 23:37:51 (2016-Jan-28 07:37:51 GMT)

Calculating power dissipation...

 ... Calculating switching power
  instance FE_OFC466_n43778 is not connected to any rail
  instance FE_OFC465_n67562 is not connected to any rail
  instance FE_OFC464_n67610 is not connected to any rail
  instance FE_OFC463_n43522 is not connected to any rail
  instance FE_OFC462_n29535 is not connected to any rail
  only first five unconnected instances are listed...
2016-Jan-27 23:37:51 (2016-Jan-28 07:37:51 GMT): 5%
2016-Jan-27 23:37:51 (2016-Jan-28 07:37:51 GMT): 10%
2016-Jan-27 23:37:51 (2016-Jan-28 07:37:51 GMT): 15%
2016-Jan-27 23:37:51 (2016-Jan-28 07:37:51 GMT): 20%
2016-Jan-27 23:37:51 (2016-Jan-28 07:37:51 GMT): 25%
2016-Jan-27 23:37:51 (2016-Jan-28 07:37:51 GMT): 30%
2016-Jan-27 23:37:51 (2016-Jan-28 07:37:51 GMT): 35%
2016-Jan-27 23:37:51 (2016-Jan-28 07:37:51 GMT): 40%
2016-Jan-27 23:37:51 (2016-Jan-28 07:37:51 GMT): 45%
2016-Jan-27 23:37:51 (2016-Jan-28 07:37:51 GMT): 50%
 ... Calculating internal and leakage power
2016-Jan-27 23:37:52 (2016-Jan-28 07:37:52 GMT): 55%
2016-Jan-27 23:37:52 (2016-Jan-28 07:37:52 GMT): 60%
2016-Jan-27 23:37:53 (2016-Jan-28 07:37:53 GMT): 65%
2016-Jan-27 23:37:53 (2016-Jan-28 07:37:53 GMT): 70%
2016-Jan-27 23:37:54 (2016-Jan-28 07:37:54 GMT): 75%
2016-Jan-27 23:37:54 (2016-Jan-28 07:37:54 GMT): 80%
2016-Jan-27 23:37:55 (2016-Jan-28 07:37:55 GMT): 85%
2016-Jan-27 23:37:55 (2016-Jan-28 07:37:55 GMT): 90%
2016-Jan-27 23:37:56 (2016-Jan-28 07:37:56 GMT): 95%

Finished Calculating power
2016-Jan-27 23:37:56 (2016-Jan-28 07:37:56 GMT)
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       5.995      37.25%
Total Switching Power:       9.033      56.12%
Total Leakage Power:       1.066      6.624%
Total Power:       16.09
-----------------------------------------------------------------------------------------
report_power consumed time (real time) 00:00:12 : peak memory (688M) 
Output file is ./log/place_power.rpt
**WARN: (ENCSYT-3036):	Design directory alu_placed.enc.dat exists, rename it to alu_placed.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "alu_placed.enc.dat/alu.v.gz" ...
Saving configuration ...
Saving preference file alu_placed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=484.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=484.9M) ***
Writing DEF file 'alu_placed.enc.dat/alu.def.gz', current time is Wed Jan 27 23:38:00 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'alu_placed.enc.dat/alu.def.gz' is written, current time is Wed Jan 27 23:38:00 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file '../desdir/constraints/alu.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.1692(V=0.1692 H=0.1692) (ff/um) [8.46e-05]
Est. Res                : 1.77438(V=1.77438 H=1.77438)(ohm/um) [0.000887192]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0937851(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.179(ff/um) res=2.24(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.169(ff/um) res=1.77(ohm/um) viaRes=1.09821(ohm) viaCap=0.100615(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.169(ff/um) res=1.77(ohm/um) viaRes=1.20536(ohm) viaCap=0.0937851(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.169(ff/um) res=1.77(ohm/um) viaRes=1.20536(ohm) viaCap=0.0937851(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.169(ff/um) res=1.77(ohm/um) viaRes=1.20536(ohm) viaCap=0.0937851(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.147(ff/um) res=1.77(ohm/um) viaRes=1.14844(ohm) viaCap=0.0937384(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.232(ff/um) res=0.0742(ohm/um) viaRes=0.169583(ohm) viaCap=0.306763(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.227(ff/um) res=0.0742(ohm/um) viaRes=0.176786(ohm) viaCap=0.381884(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.1692(V=0.1692 H=0.1692) (ff/um) [8.46e-05]
Est. Res                : 1.77438(V=1.77438 H=1.77438)(ohm/um) [0.000887192]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0937851(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.179(ff/um) res=2.24(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.169(ff/um) res=1.77(ohm/um) viaRes=1.09821(ohm) viaCap=0.100615(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.169(ff/um) res=1.77(ohm/um) viaRes=1.20536(ohm) viaCap=0.0937851(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.169(ff/um) res=1.77(ohm/um) viaRes=1.20536(ohm) viaCap=0.0937851(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.169(ff/um) res=1.77(ohm/um) viaRes=1.20536(ohm) viaCap=0.0937851(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.147(ff/um) res=1.77(ohm/um) viaRes=1.14844(ohm) viaCap=0.0937384(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.232(ff/um) res=0.0742(ohm/um) viaRes=0.169583(ohm) viaCap=0.306763(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.227(ff/um) res=0.0742(ohm/um) viaRes=0.176786(ohm) viaCap=0.381884(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# MaxDepth         20
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=484.9M) ***
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 484.945M)

Start to trace clock trees ...
*** Begin Tracer (mem=484.9M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=485.0M) ***
***** Allocate Obstruction Memory  Finished (MEM: 484.945M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          5.4(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          19.2(ps) (derived from CKBD24)
Threshold for MaxBufTran check                    :          360(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          360(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.1 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          40(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          40(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          19.2(ps) (derived from CKBD24)
Threshold for MaxBufTran check                    :          360(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          360(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          9.770000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 50(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 1000(ps)
Min. Delay          : 1000(ps)
Buffer              : (CKBD4) (CKBD6) (CKBD8) (CKBD12) (CKBD16) (CKBD20) (CKBD24) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 262
Nr.          Rising  Sync Pins  : 262
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (262-leaf) (mem=484.9M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 4 topdown clustering. 
Trig. Edge Skew=19[125,144*] N262 B25 G1 A47(47.0) L[3,3] score=28524 cpu=0:00:12.0 mem=485M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:12.1, real=0:00:12.0, mem=484.9M)



**** CK_START: Update Database (mem=484.9M)
25 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.1, real=0:00:00.0, mem=484.9M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 9.770000 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:05.1, Real Time = 0:00:05.0
move report: preRPlace moves 355 insts, mean move: 0.70 um, max move: 3.60 um
	max move on inst (clk__L2_I9): (337.60, 260.20) --> (335.80, 262.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 355 insts, mean move: 0.70 um, max move: 3.60 um
	max move on inst (clk__L2_I9): (337.60, 260.20) --> (335.80, 262.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.60 um
  inst (clk__L2_I9) with max move: (337.6, 260.2) -> (335.8, 262)
  mean    (X+Y) =         0.70 um
Total instances moved : 355
*** cpu=0:00:05.3   mem=485.0M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:05.5  MEM: 484.977M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:05.8 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/I )
Level 3 (Total=262	Sink=262)
Level 2 (Total=24	Sink=0	CKBD8=24)
Level 1 (Total=1	Sink=0	CKBD24=1)
Total Sinks		: 262

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 262
Nr. of Buffer                  : 25
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): C_reg_101_/CP 147.4(ps)
Min trig. edge delay at sink(R): A_d1r_reg_19_/CP 125.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 125.8~147.4(ps)        1000~1000(ps)       
Fall Phase Delay               : 124.2~144.3(ps)        1000~1000(ps)       
Trig. Edge Skew                : 21.6(ps)               50(ps)              
Rise Skew                      : 21.6(ps)               
Fall Skew                      : 20.1(ps)               
Max. Rise Buffer Tran.         : 59(ps)                 400(ps)             
Max. Fall Buffer Tran.         : 51.5(ps)               400(ps)             
Max. Rise Sink Tran.           : 54.5(ps)               400(ps)             
Max. Fall Sink Tran.           : 46.4(ps)               400(ps)             
Min. Rise Buffer Tran.         : 58.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 50.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 31.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 28.1(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
MaxTriggerDelay: 147.4 (ps)
MinTriggerDelay: 125.8 (ps)
Skew: 21.6 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=485.0M) ***
Reducing the skew of clock tree 'clk' ...

moving 'clk__L2_I5' from (721200 617600) to (681200 657200)
MaxTriggerDelay: 146.4 (ps)
MinTriggerDelay: 131.2 (ps)
Skew: 15.2 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=485.0M) ***
Resized (CKBD8->CKBD6): clk__L2_I17
Resized (CKBD8->CKBD6): clk__L2_I5
Resized (CKBD8->CKBD6): clk__L2_I23
resized 3 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 1 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.1 real=0:00:00.0 mem=485.0M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.4, Real Time = 0:00:04.0
move report: preRPlace moves 2 insts, mean move: 1.00 um, max move: 1.00 um
	max move on inst (U49545): (342.00, 328.60) --> (343.00, 328.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2 insts, mean move: 1.00 um, max move: 1.00 um
	max move on inst (U49545): (342.00, 328.60) --> (343.00, 328.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.00 um
  inst (U49545) with max move: (342, 328.6) -> (343, 328.6)
  mean    (X+Y) =         1.00 um
Total instances moved : 2
*** cpu=0:00:03.6   mem=485.0M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:04.0  MEM: 484.977M)

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/I )
Level 3 (Total=262	Sink=262)
Level 2 (Total=24	Sink=0	CKBD6=3	CKBD8=21)
Level 1 (Total=1	Sink=0	CKBD24=1)
Total Sinks		: 262

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 262
Nr. of Buffer                  : 25
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): C_reg_101_/CP 146.4(ps)
Min trig. edge delay at sink(R): A_d1r_reg_30_/CP 131.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 131.2~146.4(ps)        1000~1000(ps)       
Fall Phase Delay               : 129~143.3(ps)          1000~1000(ps)       
Trig. Edge Skew                : 15.2(ps)               50(ps)              
Rise Skew                      : 15.2(ps)               
Fall Skew                      : 14.3(ps)               
Max. Rise Buffer Tran.         : 59.8(ps)               400(ps)             
Max. Fall Buffer Tran.         : 52.5(ps)               400(ps)             
Max. Rise Sink Tran.           : 54.5(ps)               400(ps)             
Max. Fall Sink Tran.           : 46.5(ps)               400(ps)             
Min. Rise Buffer Tran.         : 58.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 50.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 31.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 28.2(ps)               0(ps)               


Generating Clock Analysis Report cts_run.summary.rpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:04.3 real=0:00:04.0 mem=485.0M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:05.7, Real Time = 0:00:06.0
move report: preRPlace moves 188 insts, mean move: 0.89 um, max move: 4.40 um
	max move on inst (U68161): (379.00, 301.60) --> (379.80, 298.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 188 insts, mean move: 0.89 um, max move: 4.40 um
	max move on inst (U68161): (379.00, 301.60) --> (379.80, 298.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.40 um
  inst (U68161) with max move: (379, 301.6) -> (379.8, 298)
  mean    (X+Y) =         0.89 um
Total instances moved : 188
*** cpu=0:00:05.8   mem=485.0M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:06.4  MEM: 484.977M)

**** Clock Tree clk Stat ****
Total Clock Level	: 17
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/I )
Level 17 (Total=262	Sink=262)
Level 16 (Total=24	Sink=0	CKBD6=3	CKBD8=21)
Level 15 (Total=1	Sink=0	CKBD20=1)
Level 14 (Total=1	Sink=0	CKBD4=1)
Level 13 (Total=1	Sink=0	CKBD6=1)
Level 12 (Total=1	Sink=0	CKBD4=1)
Level 11 (Total=1	Sink=0	CKBD4=1)
Level 10 (Total=1	Sink=0	CKBD4=1)
Level 9 (Total=1	Sink=0	CKBD4=1)
Level 8 (Total=1	Sink=0	CKBD4=1)
Level 7 (Total=1	Sink=0	CKBD4=1)
Level 6 (Total=1	Sink=0	CKBD12=1)
Level 5 (Total=1	Sink=0	CKBD4=1)
Level 4 (Total=1	Sink=0	CKBD4=1)
Level 3 (Total=1	Sink=0	CKBD4=1)
Level 2 (Total=1	Sink=0	CKBD20=1)
Level 1 (Total=1	Sink=0	CKBD24=1)
Total Sinks		: 262

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 262
Nr. of Buffer                  : 39
Nr. of Level (including gates) : 16
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): C_reg_101_/CP 1001.2(ps)
Min trig. edge delay at sink(R): A_d1r_reg_30_/CP 984.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 984.7~1001.2(ps)       1000~1000(ps)       
Fall Phase Delay               : 969~984.7(ps)          1000~1000(ps)       
Trig. Edge Skew                : 16.5(ps)               50(ps)              
Rise Skew                      : 16.5(ps)               
Fall Skew                      : 15.7(ps)               
Max. Rise Buffer Tran.         : 82.7(ps)               400(ps)             
Max. Fall Buffer Tran.         : 67.1(ps)               400(ps)             
Max. Rise Sink Tran.           : 54.5(ps)               400(ps)             
Max. Fall Sink Tran.           : 46.5(ps)               400(ps)             
Min. Rise Buffer Tran.         : 17.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18(ps)                 0(ps)               
Min. Rise Sink Tran.           : 32(ps)                 0(ps)               
Min. Fall Sink Tran.           : 28.2(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Wed Jan 27 23:38:32 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 484.00 (Mb)
#NanoRoute Version v10.13-s004 NR111025-1718/10_10_USR3-UB
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Jan 27 23:39:26 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Jan 27 23:39:27 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1953           0       17030    87.50%
#  Metal 2        V        1960           0       17030     0.00%
#  Metal 3        H        1953           0       17030     0.00%
#  Metal 4        V        1960           0       17030     0.00%
#  Metal 5        H        1953           0       17030     0.00%
#  Metal 6        V        1960           0       17030     0.00%
#  Metal 7        H         488           0       17030     0.00%
#  Metal 8        V         489           0       17030     0.00%
#  --------------------------------------------------------------
#  Total                  12716       0.00%  136240    10.94%
#
#  40 nets (0.09%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 620.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 620.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 620.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 620.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 4469 um.
#Total half perimeter of net bounding box = 3945 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 6 um.
#Total wire length on LAYER M3 = 1709 um.
#Total wire length on LAYER M4 = 2754 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 849
#Up-Via Summary (total 849):
#           
#-----------------------
#  Metal 1          299
#  Metal 2          297
#  Metal 3          250
#  Metal 4            1
#  Metal 5            1
#  Metal 6            1
#-----------------------
#                   849 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:50
#Elapsed time = 00:00:51
#Increased memory = 46.00 (Mb)
#Total memory = 619.00 (Mb)
#Peak memory = 652.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 2.3% of the total area was rechecked for DRC, and 25.6% required routing.
#    number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 620.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 620.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 4474 um.
#Total half perimeter of net bounding box = 3945 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 90 um.
#Total wire length on LAYER M3 = 1638 um.
#Total wire length on LAYER M4 = 2742 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 970
#Total number of multi-cut vias = 40 (  4.1%)
#Total number of single cut vias = 930 ( 95.9%)
#Up-Via Summary (total 970):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         294 ( 88.3%)        39 ( 11.7%)        333
#  Metal 2         321 (100.0%)         0 (  0.0%)        321
#  Metal 3         313 (100.0%)         0 (  0.0%)        313
#  Metal 4           1 (100.0%)         0 (  0.0%)          1
#  Metal 5           0 (  0.0%)         1 (100.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                  930 ( 95.9%)        40 (  4.1%)        970 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 0.00 (Mb)
#Total memory = 619.00 (Mb)
#Peak memory = 652.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:06
#Elapsed time = 00:01:06
#Increased memory = 134.00 (Mb)
#Total memory = 618.00 (Mb)
#Peak memory = 652.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 27 23:39:39 2016
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 40 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 17
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/I )
Level 17 (Total=262	Sink=262)
Level 16 (Total=24	Sink=0	CKBD6=3	CKBD8=21)
Level 15 (Total=1	Sink=0	CKBD20=1)
Level 14 (Total=1	Sink=0	CKBD4=1)
Level 13 (Total=1	Sink=0	CKBD6=1)
Level 12 (Total=1	Sink=0	CKBD4=1)
Level 11 (Total=1	Sink=0	CKBD4=1)
Level 10 (Total=1	Sink=0	CKBD4=1)
Level 9 (Total=1	Sink=0	CKBD4=1)
Level 8 (Total=1	Sink=0	CKBD4=1)
Level 7 (Total=1	Sink=0	CKBD4=1)
Level 6 (Total=1	Sink=0	CKBD12=1)
Level 5 (Total=1	Sink=0	CKBD4=1)
Level 4 (Total=1	Sink=0	CKBD4=1)
Level 3 (Total=1	Sink=0	CKBD4=1)
Level 2 (Total=1	Sink=0	CKBD20=1)
Level 1 (Total=1	Sink=0	CKBD24=1)
Total Sinks		: 262

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 262
Nr. of Buffer                  : 39
Nr. of Level (including gates) : 16
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): C_reg_101_/CP 982.9(ps)
Min trig. edge delay at sink(R): B_d1r_reg_43_/CP 968.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 968.8~982.9(ps)        1000~1000(ps)       
Fall Phase Delay               : 953~966.2(ps)          1000~1000(ps)       
Trig. Edge Skew                : 14.1(ps)               50(ps)              
Rise Skew                      : 14.1(ps)               
Fall Skew                      : 13.2(ps)               
Max. Rise Buffer Tran.         : 82.7(ps)               400(ps)             
Max. Fall Buffer Tran.         : 67.1(ps)               400(ps)             
Max. Rise Sink Tran.           : 54.9(ps)               400(ps)             
Max. Fall Sink Tran.           : 46.5(ps)               400(ps)             
Min. Rise Buffer Tran.         : 17.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18(ps)                 0(ps)               
Min. Rise Sink Tran.           : 32.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 28.7(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating clk-route-only downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=618.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=618.3M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Tuning the min phase delay of clock tree 'clk' ...

Calculating clk-route-only downstream delay for clock tree 'clk' ...
Resized (CKBD20->CKBD16): clk__L1_N0__CASCADE_L15_I0
Resized (CKBD4->CKBD6): clk__L1_N0__CASCADE_L12_I0
Resized (CKBD12->CKBD24): clk__L1_N0__CASCADE_L6_I0
Resized (CKBD4->CKBD6): clk__L1_N0__CASCADE_L5_I0
resized 4 standard cell(s).
inserted 0 standard cell(s).
*** Tuned Min Phase Delay (cpu=0:00:00.2 mem=618.3M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:00.0
move report: preRPlace moves 25 insts, mean move: 1.17 um, max move: 3.60 um
	max move on inst (clk__L1_N0__CASCADE_L13_I0): (378.80, 377.20) --> (377.00, 379.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 25 insts, mean move: 1.17 um, max move: 3.60 um
	max move on inst (clk__L1_N0__CASCADE_L13_I0): (378.80, 377.20) --> (377.00, 379.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.60 um
  inst (clk__L1_N0__CASCADE_L13_I0) with max move: (378.8, 377.2) -> (377, 379)
  mean    (X+Y) =         1.17 um
Total instances moved : 25
*** cpu=0:00:01.0   mem=618.3M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:01.5  MEM: 618.254M)

globalDetailRoute

#Start globalDetailRoute on Wed Jan 27 23:39:41 2016
#
#NanoRoute Version v10.13-s004 NR111025-1718/10_10_USR3-UB
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN I at (371.425 303.995) on M1 for NET clk__L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN I at (379.600 303.995) on M1 for NET clk__L1_N0__CASCADE_L11_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN I at (377.200 379.595) on M1 for NET clk__L1_N0__CASCADE_L12_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN I at (377.800 304.215) on M1 for NET clk__L1_N0__CASCADE_L13_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (378.560 379.900) on M1 for NET clk__L1_N0__CASCADE_L13_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (378.755 304.300) on M1 for NET clk__L1_N0__CASCADE_L14_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN I at (379.600 379.595) on M1 for NET clk__L1_N0__CASCADE_L4_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN I at (374.655 378.400) on M1 for NET clk__L1_N0__CASCADE_L5_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (378.890 378.100) on M1 for NET clk__L1_N0__CASCADE_L6_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (358.275 378.100) on M1 for NET clk__L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (353.875 378.095) on M1 for NET clk__L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (358.520 378.100) on M1 for NET clk__L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (367.320 378.100) on M1 for NET clk__L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (375.075 379.900) on M1 for NET clk__L2_N13. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (367.075 378.100) on M1 for NET clk__L2_N13. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (359.920 306.100) on M1 for NET clk__L2_N23. The NET is considered partially routed.
#13 routed nets are extracted.
#    11 (0.03%) extracted nets are partially routed.
#27 routed nets are imported.
#42244 (99.90%) nets are without wires.
#2 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 42286.
#Number of eco nets is 11
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Jan 27 23:39:44 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Jan 27 23:39:45 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1953           0       17030    87.49%
#  Metal 2        V        1960           0       17030     0.00%
#  Metal 3        H        1953           0       17030     0.00%
#  Metal 4        V        1960           0       17030     0.00%
#  Metal 5        H        1953           0       17030     0.00%
#  Metal 6        V        1960           0       17030     0.00%
#  Metal 7        H         488           0       17030     0.00%
#  Metal 8        V         489           0       17030     0.00%
#  --------------------------------------------------------------
#  Total                  12716       0.00%  136240    10.94%
#
#  40 nets (0.09%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 618.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 618.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 4486 um.
#Total half perimeter of net bounding box = 3958 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 90 um.
#Total wire length on LAYER M3 = 1644 um.
#Total wire length on LAYER M4 = 2748 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 965
#Total number of multi-cut vias = 39 (  4.0%)
#Total number of single cut vias = 926 ( 96.0%)
#Up-Via Summary (total 965):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         292 ( 88.5%)        38 ( 11.5%)        330
#  Metal 2         320 (100.0%)         0 (  0.0%)        320
#  Metal 3         312 (100.0%)         0 (  0.0%)        312
#  Metal 4           1 (100.0%)         0 (  0.0%)          1
#  Metal 5           0 (  0.0%)         1 (100.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                  926 ( 96.0%)        39 (  4.0%)        965 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -1.00 (Mb)
#Total memory = 617.00 (Mb)
#Peak memory = 652.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 9.5% of the total area was rechecked for DRC, and 1.2% required routing.
#    number of violations = 0
#0.8% of the total area is being checked for drcs
#0.8% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 619.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 618.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 4481 um.
#Total half perimeter of net bounding box = 3958 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 92 um.
#Total wire length on LAYER M3 = 1633 um.
#Total wire length on LAYER M4 = 2753 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 971
#Total number of multi-cut vias = 40 (  4.1%)
#Total number of single cut vias = 931 ( 95.9%)
#Up-Via Summary (total 971):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         293 ( 88.3%)        39 ( 11.7%)        332
#  Metal 2         321 (100.0%)         0 (  0.0%)        321
#  Metal 3         315 (100.0%)         0 (  0.0%)        315
#  Metal 4           1 (100.0%)         0 (  0.0%)          1
#  Metal 5           0 (  0.0%)         1 (100.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                  931 ( 95.9%)        40 (  4.1%)        971 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 628.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 4481 um.
#Total half perimeter of net bounding box = 3958 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 92 um.
#Total wire length on LAYER M3 = 1633 um.
#Total wire length on LAYER M4 = 2753 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 971
#Total number of multi-cut vias = 40 (  4.1%)
#Total number of single cut vias = 931 ( 95.9%)
#Up-Via Summary (total 971):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         293 ( 88.3%)        39 ( 11.7%)        332
#  Metal 2         321 (100.0%)         0 (  0.0%)        321
#  Metal 3         315 (100.0%)         0 (  0.0%)        315
#  Metal 4           1 (100.0%)         0 (  0.0%)          1
#  Metal 5           0 (  0.0%)         1 (100.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                  931 ( 95.9%)        40 (  4.1%)        971 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 11.00 (Mb)
#Total memory = 628.00 (Mb)
#Peak memory = 652.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 10.00 (Mb)
#Total memory = 628.00 (Mb)
#Peak memory = 652.00 (Mb)
#Number of warnings = 16
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 27 23:39:52 2016
#
*** Re-Route Steiner Clock Tree/Signal Net (cpu=0:00:10.8 mem=628.0M) ***
*** Look For Un-Routed Clock Tree Net ***

**** Clock Tree clk Stat ****
Total Clock Level	: 17
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/I )
Level 17 (Total=262	Sink=262)
Level 16 (Total=24	Sink=0	CKBD6=3	CKBD8=21)
Level 15 (Total=1	Sink=0	CKBD16=1)
Level 14 (Total=1	Sink=0	CKBD4=1)
Level 13 (Total=1	Sink=0	CKBD6=1)
Level 12 (Total=1	Sink=0	CKBD6=1)
Level 11 (Total=1	Sink=0	CKBD4=1)
Level 10 (Total=1	Sink=0	CKBD4=1)
Level 9 (Total=1	Sink=0	CKBD4=1)
Level 8 (Total=1	Sink=0	CKBD4=1)
Level 7 (Total=1	Sink=0	CKBD4=1)
Level 6 (Total=1	Sink=0	CKBD24=1)
Level 5 (Total=1	Sink=0	CKBD6=1)
Level 4 (Total=1	Sink=0	CKBD4=1)
Level 3 (Total=1	Sink=0	CKBD4=1)
Level 2 (Total=1	Sink=0	CKBD20=1)
Level 1 (Total=1	Sink=0	CKBD24=1)
Total Sinks		: 262

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 262
Nr. of Buffer                  : 39
Nr. of Level (including gates) : 16
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): C_reg_101_/CP 1002.5(ps)
Min trig. edge delay at sink(R): B_d1r_reg_43_/CP 987.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 987.9~1002.5(ps)       1000~1000(ps)       
Fall Phase Delay               : 969.2~982.9(ps)        1000~1000(ps)       
Trig. Edge Skew                : 14.6(ps)               50(ps)              
Rise Skew                      : 14.6(ps)               
Fall Skew                      : 13.7(ps)               
Max. Rise Buffer Tran.         : 82.7(ps)               400(ps)             
Max. Fall Buffer Tran.         : 67.1(ps)               400(ps)             
Max. Rise Sink Tran.           : 55(ps)                 400(ps)             
Max. Fall Sink Tran.           : 46.5(ps)               400(ps)             
Min. Rise Buffer Tran.         : 17.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18(ps)                 0(ps)               
Min. Rise Sink Tran.           : 32.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 28.9(ps)               0(ps)               


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report cts_run.summary.rpt ....
Generating Clock Routing Guide alu.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:01:51, real=0:01:52, mem=628.0M) ***
*** Starting trialRoute (mem=628.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 40
There are 40 nets with 1 extra space.
routingBox: (0 0) (783860 781600)
coreBox:    (20000 20000) (763860 761600)
There are 40 prerouted nets with extraSpace.
Number of multi-gpin terms=4675, multi-gpins=9827, moved blk term=0/0

Phase 1a route (0:00:00.3 628.0M):
Est net length = 5.420e+05um = 2.497e+05H + 2.924e+05V
Usage: (17.7%H 19.5%V) = (2.986e+05um 4.881e+05um) = (298071 271211)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.3 628.0M):
Usage: (17.6%H 19.5%V) = (2.975e+05um 4.881e+05um) = (296991 271209)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.2 628.0M):
Usage: (17.6%H 19.5%V) = (2.972e+05um 4.879e+05um) = (296691 271117)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.3 628.0M):
Usage: (17.6%H 19.5%V) = (2.972e+05um 4.879e+05um) = (296691 271117)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.2 628.0M):
Usage: (17.6%H 19.5%V) = (2.972e+05um 4.879e+05um) = (296691 271117)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (17.6%H 19.5%V) = (2.972e+05um 4.879e+05um) = (296691 271117)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	5	 0.01%	1	 0.00%
  4:	19	 0.02%	14	 0.02%
  5:	40	 0.05%	64	 0.08%
  6:	58	 0.07%	198	 0.24%
  7:	113	 0.13%	529	 0.63%
  8:	191	 0.23%	1104	 1.32%
  9:	336	 0.40%	2420	 2.89%
 10:	656	 0.78%	5123	 6.12%
 11:	1115	 1.33%	9284	11.09%
 12:	2016	 2.41%	14005	16.73%
 13:	3632	 4.34%	16278	19.45%
 14:	6187	 7.39%	14201	16.96%
 15:	9196	10.99%	8886	10.61%
 16:	12466	14.89%	7125	 8.51%
 17:	14375	17.17%	1864	 2.23%
 18:	16372	19.56%	0	 0.00%
 19:	8808	10.52%	0	 0.00%
 20:	8127	 9.71%	2616	 3.12%

Global route (cpu=1.2s real=1.0s 628.0M)
Phase 1l route (0:00:02.3 628.0M):
There are 40 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.9%H 19.8%V) = (3.023e+05um 4.960e+05um) = (301734 275600)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.00%
  3:	9	 0.01%	4	 0.00%
  4:	19	 0.02%	30	 0.04%
  5:	47	 0.06%	88	 0.11%
  6:	69	 0.08%	283	 0.34%
  7:	112	 0.13%	631	 0.75%
  8:	210	 0.25%	1281	 1.53%
  9:	375	 0.45%	2672	 3.19%
 10:	692	 0.83%	5373	 6.42%
 11:	1172	 1.40%	9308	11.12%
 12:	2144	 2.56%	13753	16.43%
 13:	3773	 4.51%	15920	19.02%
 14:	6377	 7.62%	13961	16.68%
 15:	9364	11.19%	8815	10.53%
 16:	12535	14.97%	7112	 8.50%
 17:	14275	17.05%	1864	 2.23%
 18:	16133	19.27%	0	 0.00%
 19:	8484	10.13%	0	 0.00%
 20:	7922	 9.46%	2616	 3.12%



*** Completed Phase 1 route (0:00:03.9 628.0M) ***


Total length: 5.630e+05um, number of vias: 236888
M1(H) length: 5.290e+02um, number of vias: 123493
M2(V) length: 1.952e+05um, number of vias: 100323
M3(H) length: 2.105e+05um, number of vias: 11033
M4(V) length: 1.062e+05um, number of vias: 1617
M5(H) length: 3.654e+04um, number of vias: 405
M6(V) length: 1.404e+04um, number of vias: 17
M7(H) length: 4.800e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:02.6 628.0M) ***

*** Finished all Phases (cpu=0:00:06.7 mem=628.0M) ***
Peak Memory Usage was 628.0M 
*** Finished trialRoute (cpu=0:00:07.1 mem=628.0M) ***

Extraction called for design 'alu' of instances=42135 and nets=42286 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design alu.
RCMode: Default, Extended Cap Table
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 628.012M)
/home/linux/ieng6/ee260b/tic011/proj1new/mp_1/pnr/run0
Connected to ieng6-247 37792 0
*** Finished dispatch of slaves (cpu=0:00:01.7) (real=0:00:07.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 630.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 108
Num of Inverters  : 81
Num of VTs        : 3
Executing LVT Only Same Size Flow (setting 4)
*Info* Num dontuse cells 269
*Info* Num dontuse cells 1729
*** Starting trialRoute (mem=630.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=630.0M) ***

** Profile ** Start :  cpu=0:00:00.0, mem=630.0M
** Profile ** Other data :  cpu=0:00:00.4, mem=630.0M
** Profile ** Overall slacks :  cpu=0:00:04.1, mem=633.1M
** Profile ** DRVs :  cpu=0:00:00.7, mem=633.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.089  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   653   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.018   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.585%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=633.1M
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 633.1M **
*** Starting optimizing excluded clock nets MEM= 633.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 633.1M) ***
*** Starting optimizing excluded clock nets MEM= 633.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 633.1M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
** Density before transform = 60.585% **

*** starting 1-st resizing pass: 273 instances 
*** starting 2-nd resizing pass: 271 instances 
*** starting 3-rd resizing pass: 13 instances 


** Summary: Buffer Deletion = 2 Declone = 0 Downsize = 8 Upsize = 3 **
Topological Sorting (CPU = 0:00:00.1, MEM = 639.2M, InitMEM = 639.2M)
** Density Change = 0.004% **
** Density after transform = 60.581% **
*** Finish transform (0:00:03.3) ***
density before resizing = 60.581%
* summary of transition time violation fixes:
*summary:     10 instances changed cell type
*	:      5 instances changed cell type from 'BUFFD2LVT' to 'CKBD3LVT'
*	:      2 instances changed cell type from 'BUFFD3LVT' to 'BUFFD4LVT'
*	:      3 instances changed cell type from 'CKBD1LVT' to 'CKBD2LVT'
density after resizing = 60.585%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 3.63 % ( 16 / 441 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.1   mem=638.9M  mem(used)=0.0M***
*** Starting trialRoute (mem=638.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 40
There are 40 nets with 1 extra space.
routingBox: (0 0) (783860 781600)
coreBox:    (20000 20000) (763860 761600)
There are 40 prerouted nets with extraSpace.
Number of multi-gpin terms=4674, multi-gpins=9825, moved blk term=0/0

Phase 1a route (0:00:00.4 638.9M):
Est net length = 5.420e+05um = 2.497e+05H + 2.924e+05V
Usage: (17.7%H 19.5%V) = (2.986e+05um 4.881e+05um) = (298072 271203)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.3 639.4M):
Usage: (17.6%H 19.5%V) = (2.975e+05um 4.881e+05um) = (296992 271201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.3 639.4M):
Usage: (17.6%H 19.5%V) = (2.972e+05um 4.879e+05um) = (296690 271109)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.3 639.4M):
Usage: (17.6%H 19.5%V) = (2.972e+05um 4.879e+05um) = (296690 271109)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.2 640.0M):
Usage: (17.6%H 19.5%V) = (2.972e+05um 4.879e+05um) = (296690 271109)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (17.6%H 19.5%V) = (2.972e+05um 4.879e+05um) = (296690 271109)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	5	 0.01%	1	 0.00%
  4:	19	 0.02%	14	 0.02%
  5:	40	 0.05%	67	 0.08%
  6:	57	 0.07%	201	 0.24%
  7:	113	 0.13%	534	 0.64%
  8:	193	 0.23%	1106	 1.32%
  9:	337	 0.40%	2402	 2.87%
 10:	655	 0.78%	5128	 6.13%
 11:	1118	 1.34%	9261	11.06%
 12:	2012	 2.40%	14020	16.75%
 13:	3631	 4.34%	16286	19.45%
 14:	6186	 7.39%	14198	16.96%
 15:	9202	10.99%	8886	10.61%
 16:	12461	14.89%	7129	 8.52%
 17:	14372	17.17%	1863	 2.23%
 18:	16371	19.56%	0	 0.00%
 19:	8815	10.53%	0	 0.00%
 20:	8125	 9.71%	2616	 3.12%

Global route (cpu=1.5s real=2.0s 639.5M)
Phase 1l route (0:00:02.7 639.5M):
There are 40 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.9%H 19.8%V) = (3.023e+05um 4.960e+05um) = (301729 275587)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.00%
  3:	9	 0.01%	4	 0.00%
  4:	19	 0.02%	31	 0.04%
  5:	46	 0.05%	93	 0.11%
  6:	70	 0.08%	284	 0.34%
  7:	112	 0.13%	632	 0.75%
  8:	213	 0.25%	1285	 1.54%
  9:	372	 0.44%	2657	 3.17%
 10:	693	 0.83%	5366	 6.41%
 11:	1176	 1.40%	9298	11.11%
 12:	2138	 2.55%	13765	16.44%
 13:	3769	 4.50%	15928	19.03%
 14:	6381	 7.62%	13957	16.67%
 15:	9369	11.19%	8816	10.53%
 16:	12526	14.96%	7116	 8.50%
 17:	14276	17.05%	1863	 2.23%
 18:	16133	19.27%	0	 0.00%
 19:	8490	10.14%	0	 0.00%
 20:	7920	 9.46%	2616	 3.12%



*** Completed Phase 1 route (0:00:04.6 638.9M) ***


Total length: 5.630e+05um, number of vias: 236869
M1(H) length: 5.290e+02um, number of vias: 123489
M2(V) length: 1.952e+05um, number of vias: 100325
M3(H) length: 2.106e+05um, number of vias: 11026
M4(V) length: 1.062e+05um, number of vias: 1609
M5(H) length: 3.644e+04um, number of vias: 403
M6(V) length: 1.393e+04um, number of vias: 17
M7(H) length: 4.800e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:03.1 638.9M) ***

*** Finished all Phases (cpu=0:00:07.9 mem=638.9M) ***
Peak Memory Usage was 643.5M 
*** Finished trialRoute (cpu=0:00:08.4 mem=638.9M) ***

Extraction called for design 'alu' of instances=42133 and nets=42284 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design alu.
RCMode: Default, Extended Cap Table
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 638.863M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 635.8M, InitMEM = 635.8M)
Start delay calculation (mem=635.816M)...
Delay calculation completed. (cpu=0:00:03.0 real=0:00:03.0 mem=635.648M 0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 635.6M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=635.6M
** Profile ** Other data :  cpu=0:00:00.4, mem=635.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=635.6M
** Profile ** DRVs :  cpu=0:00:00.7, mem=635.6M

------------------------------------------------------------
     Summary (cpu=0.36min real=0.37min mem=635.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.100  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   653   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.018   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.585%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=635.6M
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 635.6M **
*info: Start fixing DRV (Mem = 635.65M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (635.6M)
*info: 40 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 40 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=635.6M) ***
*info: There are 17 candidate Buffer cells
*info: There are 17 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.605846
Start fixing design rules ... (0:00:00.8 638.1M)
Fixing DRV in backward order
net n57919 (6 terms, 0.00pF): 1 buffer (1um^2)
 nrNet = 6
net n67662 (2 terms, 0.00pF): 1 buffer (1um^2)
 nrNet = 14
Done fixing design rule (0:00:02.2 638.3M)

Summary:
* cell CKND0LVT (1um^2): 0 inst (area = 0um^2)
* cell CKND1LVT (1um^2): 0 inst (area = 0um^2)
* cell INVD1LVT (1um^2): 0 inst (area = 0um^2)
* cell CKND2LVT (1um^2): 0 inst (area = 0um^2)
* cell INVD2LVT (1um^2): 0 inst (area = 0um^2)
* cell BUFFD0LVT (1um^2): 0 inst (area = 0um^2)
* cell BUFFD1LVT (1um^2): 1 inst (area = 1um^2)
* cell CKBD1LVT (1um^2): 1 inst (area = 1um^2)
* cell CKND3LVT (2um^2): 0 inst (area = 0um^2)
* cell INVD3LVT (2um^2): 0 inst (area = 0um^2)
* cell BUFFD2LVT (2um^2): 0 inst (area = 0um^2)
* cell CKBD2LVT (2um^2): 0 inst (area = 0um^2)
* cell CKND4LVT (3um^2): 0 inst (area = 0um^2)
* cell INVD4LVT (3um^2): 0 inst (area = 0um^2)
* cell BUFFD3LVT (3um^2): 0 inst (area = 0um^2)
* cell CKBD3LVT (3um^2): 0 inst (area = 0um^2)
* cell CKND6LVT (3um^2): 0 inst (area = 0um^2)
* cell INVD6LVT (3um^2): 0 inst (area = 0um^2)
* cell BUFFD4LVT (3um^2): 0 inst (area = 0um^2)
* cell CKBD4LVT (3um^2): 0 inst (area = 0um^2)
* cell CKND8LVT (4um^2): 0 inst (area = 0um^2)
* cell INVD8LVT (4um^2): 0 inst (area = 0um^2)
* cell BUFFD6LVT (4um^2): 0 inst (area = 0um^2)
* cell CKBD6LVT (4um^2): 0 inst (area = 0um^2)
* cell BUFFD8LVT (6um^2): 0 inst (area = 0um^2)
* cell CKBD8LVT (6um^2): 0 inst (area = 0um^2)
* cell CKND12LVT (6um^2): 0 inst (area = 0um^2)
* cell INVD12LVT (6um^2): 0 inst (area = 0um^2)
* cell CKND16LVT (8um^2): 0 inst (area = 0um^2)
* cell INVD16LVT (8um^2): 0 inst (area = 0um^2)
* cell BUFFD12LVT (8um^2): 0 inst (area = 0um^2)
* cell CKBD12LVT (8um^2): 0 inst (area = 0um^2)
* cell CKBD16LVT (10um^2): 0 inst (area = 0um^2)
* cell BUFFD16LVT (10um^2): 0 inst (area = 0um^2)
* ------------------------------- (area = 3um^2)
2 buffers added on 2 nets (with 12 drivers resized)

Density after buffering = 0.605874
default core: bins with density >  0.75 = 3.63 % ( 16 / 441 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.9, Real Time = 0:00:04.0
move report: preRPlace moves 9 insts, mean move: 0.29 um, max move: 0.40 um
	max move on inst (FE_OFC468_n67662): (212.60, 344.80) --> (213.00, 344.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 9 insts, mean move: 0.29 um, max move: 0.40 um
	max move on inst (FE_OFC468_n67662): (212.60, 344.80) --> (213.00, 344.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.40 um
  inst (FE_OFC468_n67662) with max move: (212.6, 344.8) -> (213, 344.8)
  mean    (X+Y) =         0.29 um
Total instances moved : 9
*** cpu=0:00:04.1   mem=638.6M  mem(used)=0.0M***
Ripped up 0 affected routes.

Re-routing 0 un-routed nets (0:00:07.6 638.3M)
Total net count = 42286; Percent unrouted = 0.0
Done re-routing un-routed nets (0:00:07.6 638.3M)
*** Completed dpFixDRCViolation (0:00:07.8 638.3M)

Extraction called for design 'alu' of instances=42135 and nets=42286 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design alu.
RCMode: Default, Extended Cap Table
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 638.270M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 638.3M, InitMEM = 638.3M)
Start delay calculation (mem=638.270M)...
Delay calculation completed. (cpu=0:00:03.0 real=0:00:03.0 mem=638.270M 0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 638.3M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    0
*info:   Prev Max tran violations:   2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:15, Mem = 638.27M).
** Profile ** Start :  cpu=0:00:00.0, mem=638.3M
** Profile ** Other data :  cpu=0:00:00.4, mem=638.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=638.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=638.3M

------------------------------------------------------------
     Summary (cpu=0.25min real=0.25min mem=638.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.085  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   653   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.587%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=638.3M
**optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 638.3M **
Started binary server on port 50887
** Profile ** Start :  cpu=0:00:00.0, mem=638.3M
** Profile ** Other data :  cpu=0:00:00.4, mem=638.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=638.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=638.3M

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=638.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.085  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   653   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.587%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=638.3M
**optDesign ... cpu = 0:00:50, real = 0:00:51, mem = 638.3M **
*** Starting trialRoute (mem=638.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 40
There are 40 nets with 1 extra space.
routingBox: (0 0) (783860 781600)
coreBox:    (20000 20000) (763860 761600)
There are 40 prerouted nets with extraSpace.
Number of multi-gpin terms=4674, multi-gpins=9825, moved blk term=0/0

Phase 1a route (0:00:00.3 638.6M):
Est net length = 5.420e+05um = 2.497e+05H + 2.924e+05V
Usage: (17.7%H 19.5%V) = (2.986e+05um 4.881e+05um) = (298078 271209)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.4 639.8M):
Usage: (17.6%H 19.5%V) = (2.975e+05um 4.881e+05um) = (296998 271207)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.3 639.8M):
Usage: (17.6%H 19.5%V) = (2.972e+05um 4.879e+05um) = (296696 271115)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.3 639.8M):
Usage: (17.6%H 19.5%V) = (2.972e+05um 4.879e+05um) = (296696 271115)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.2 640.3M):
Usage: (17.6%H 19.5%V) = (2.972e+05um 4.879e+05um) = (296696 271115)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (17.6%H 19.5%V) = (2.972e+05um 4.879e+05um) = (296696 271115)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	5	 0.01%	1	 0.00%
  4:	19	 0.02%	14	 0.02%
  5:	40	 0.05%	67	 0.08%
  6:	57	 0.07%	201	 0.24%
  7:	114	 0.14%	534	 0.64%
  8:	193	 0.23%	1106	 1.32%
  9:	337	 0.40%	2402	 2.87%
 10:	656	 0.78%	5128	 6.13%
 11:	1115	 1.33%	9263	11.07%
 12:	2013	 2.40%	14018	16.75%
 13:	3631	 4.34%	16288	19.46%
 14:	6186	 7.39%	14198	16.96%
 15:	9202	10.99%	8884	10.61%
 16:	12461	14.89%	7129	 8.52%
 17:	14374	17.17%	1863	 2.23%
 18:	16369	19.55%	0	 0.00%
 19:	8815	10.53%	0	 0.00%
 20:	8125	 9.71%	2616	 3.12%

Global route (cpu=1.6s real=2.0s 639.1M)
Phase 1l route (0:00:02.9 639.1M):
There are 40 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.9%H 19.8%V) = (3.023e+05um 4.960e+05um) = (301733 275592)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.00%
  3:	9	 0.01%	4	 0.00%
  4:	19	 0.02%	31	 0.04%
  5:	46	 0.05%	93	 0.11%
  6:	71	 0.08%	284	 0.34%
  7:	111	 0.13%	629	 0.75%
  8:	213	 0.25%	1287	 1.54%
  9:	371	 0.44%	2658	 3.18%
 10:	696	 0.83%	5368	 6.41%
 11:	1173	 1.40%	9297	11.11%
 12:	2139	 2.56%	13765	16.44%
 13:	3769	 4.50%	15930	19.03%
 14:	6382	 7.62%	13956	16.67%
 15:	9368	11.19%	8814	10.53%
 16:	12527	14.96%	7116	 8.50%
 17:	14276	17.05%	1863	 2.23%
 18:	16132	19.27%	0	 0.00%
 19:	8490	10.14%	0	 0.00%
 20:	7920	 9.46%	2616	 3.12%



*** Completed Phase 1 route (0:00:05.2 638.3M) ***


Total length: 5.630e+05um, number of vias: 236878
M1(H) length: 5.290e+02um, number of vias: 123493
M2(V) length: 1.952e+05um, number of vias: 100335
M3(H) length: 2.106e+05um, number of vias: 11026
M4(V) length: 1.063e+05um, number of vias: 1607
M5(H) length: 3.647e+04um, number of vias: 400
M6(V) length: 1.384e+04um, number of vias: 17
M7(H) length: 4.800e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:03.4 638.3M) ***

*** Finished all Phases (cpu=0:00:08.8 mem=638.3M) ***
Peak Memory Usage was 643.1M 
*** Finished trialRoute (cpu=0:00:09.4 mem=638.3M) ***

Extraction called for design 'alu' of instances=42135 and nets=42286 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design alu.
RCMode: Default, Extended Cap Table
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 638.270M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 638.3M, InitMEM = 638.3M)
Start delay calculation (mem=638.270M)...
Delay calculation completed. (cpu=0:00:03.0 real=0:00:03.0 mem=638.270M 0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 638.3M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:06, real = 0:01:06, mem = 638.3M **
** Profile ** Start :  cpu=0:00:00.0, mem=638.3M
** Profile ** Other data :  cpu=0:00:00.5, mem=638.3M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=638.3M
** Profile ** Total reports :  cpu=0:00:01.4, mem=638.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=638.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.101  |  0.101  |  5.453  |  3.901  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   653   |   132   |   392   |   129   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.587%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=638.3M
**optDesign ... cpu = 0:01:09, real = 0:01:11, mem = 638.3M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**INFO : removing temp dont-use cells (LVT only flow version : 4)
Deleting the dont_use list
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Start to collect the design information.
Build netlist information for Cell alu.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ./log/CT_summary.rpt.
CPE found ground net: VSS
CPE found power net: VDD  voltage: 0.9V

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
WARNING (POWER-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


CK: assigning clock clk to net clk

Propagating signal activity...


Starting Levelizing
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT)
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 5%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 10%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 15%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 20%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 25%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 30%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 35%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 40%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 45%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 50%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 55%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 60%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 65%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 70%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 75%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 80%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 85%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 90%
2016-Jan-27 23:42:04 (2016-Jan-28 07:42:04 GMT): 95%

Finished Levelizing
2016-Jan-27 23:42:05 (2016-Jan-28 07:42:05 GMT)

Starting Activity Propagation
2016-Jan-27 23:42:05 (2016-Jan-28 07:42:05 GMT)
2016-Jan-27 23:42:05 (2016-Jan-28 07:42:05 GMT): 5%
2016-Jan-27 23:42:06 (2016-Jan-28 07:42:06 GMT): 10%
2016-Jan-27 23:42:06 (2016-Jan-28 07:42:06 GMT): 15%
2016-Jan-27 23:42:06 (2016-Jan-28 07:42:06 GMT): 20%
2016-Jan-27 23:42:06 (2016-Jan-28 07:42:06 GMT): 25%
2016-Jan-27 23:42:06 (2016-Jan-28 07:42:06 GMT): 30%

Finished Activity Propagation
2016-Jan-27 23:42:07 (2016-Jan-28 07:42:07 GMT)

Starting Calculating power
2016-Jan-27 23:42:07 (2016-Jan-28 07:42:07 GMT)

Calculating power dissipation...

 ... Calculating switching power
2016-Jan-27 23:42:08 (2016-Jan-28 07:42:08 GMT): 5%
2016-Jan-27 23:42:08 (2016-Jan-28 07:42:08 GMT): 10%
2016-Jan-27 23:42:08 (2016-Jan-28 07:42:08 GMT): 15%
2016-Jan-27 23:42:08 (2016-Jan-28 07:42:08 GMT): 20%
2016-Jan-27 23:42:08 (2016-Jan-28 07:42:08 GMT): 25%
2016-Jan-27 23:42:08 (2016-Jan-28 07:42:08 GMT): 30%
2016-Jan-27 23:42:08 (2016-Jan-28 07:42:08 GMT): 35%
2016-Jan-27 23:42:08 (2016-Jan-28 07:42:08 GMT): 40%
2016-Jan-27 23:42:08 (2016-Jan-28 07:42:08 GMT): 45%
2016-Jan-27 23:42:08 (2016-Jan-28 07:42:08 GMT): 50%
 ... Calculating internal and leakage power
2016-Jan-27 23:42:09 (2016-Jan-28 07:42:09 GMT): 55%
2016-Jan-27 23:42:09 (2016-Jan-28 07:42:09 GMT): 60%
2016-Jan-27 23:42:09 (2016-Jan-28 07:42:09 GMT): 65%
2016-Jan-27 23:42:10 (2016-Jan-28 07:42:10 GMT): 70%
2016-Jan-27 23:42:10 (2016-Jan-28 07:42:10 GMT): 75%
2016-Jan-27 23:42:11 (2016-Jan-28 07:42:11 GMT): 80%
2016-Jan-27 23:42:11 (2016-Jan-28 07:42:11 GMT): 85%
2016-Jan-27 23:42:12 (2016-Jan-28 07:42:12 GMT): 90%
2016-Jan-27 23:42:12 (2016-Jan-28 07:42:12 GMT): 95%

Finished Calculating power
2016-Jan-27 23:42:13 (2016-Jan-28 07:42:13 GMT)
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       6.103      37.33%
Total Switching Power:       9.174      56.11%
Total Leakage Power:       1.072      6.556%
Total Power:       16.35
-----------------------------------------------------------------------------------------
report_power consumed time (real time) 00:00:12 : peak memory (833M) 
Output file is ./log/CT_power.rpt
Redoing specifyClockTree ...
Checking spec file integrity...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 17
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/I )
Level 17 (Total=262	Sink=262)
Level 16 (Total=24	Sink=0	CKBD6=3	CKBD8=21)
Level 15 (Total=1	Sink=0	CKBD16=1)
Level 14 (Total=1	Sink=0	CKBD4=1)
Level 13 (Total=1	Sink=0	CKBD6=1)
Level 12 (Total=1	Sink=0	CKBD6=1)
Level 11 (Total=1	Sink=0	CKBD4=1)
Level 10 (Total=1	Sink=0	CKBD4=1)
Level 9 (Total=1	Sink=0	CKBD4=1)
Level 8 (Total=1	Sink=0	CKBD4=1)
Level 7 (Total=1	Sink=0	CKBD4=1)
Level 6 (Total=1	Sink=0	CKBD24=1)
Level 5 (Total=1	Sink=0	CKBD6=1)
Level 4 (Total=1	Sink=0	CKBD4=1)
Level 3 (Total=1	Sink=0	CKBD4=1)
Level 2 (Total=1	Sink=0	CKBD20=1)
Level 1 (Total=1	Sink=0	CKBD24=1)
Total Sinks		: 262

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 262
Nr. of Buffer                  : 39
Nr. of Level (including gates) : 16
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): C_reg_101_/CP 1019.3(ps)
Min trig. edge delay at sink(R): A_d1r_reg_30_/CP 1002.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1002.8~1019.3(ps)      1000~1000(ps)       
Fall Phase Delay               : 984.1~999.7(ps)        1000~1000(ps)       
Trig. Edge Skew                : 16.5(ps)               50(ps)              
Rise Skew                      : 16.5(ps)               
Fall Skew                      : 15.6(ps)               
Max. Rise Buffer Tran.         : 82.7(ps)               400(ps)             
Max. Fall Buffer Tran.         : 67.1(ps)               400(ps)             
Max. Rise Sink Tran.           : 54.5(ps)               400(ps)             
Max. Fall Sink Tran.           : 46.6(ps)               400(ps)             
Min. Rise Buffer Tran.         : 17.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18(ps)                 0(ps)               
Min. Rise Sink Tran.           : 32.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 28.4(ps)               0(ps)               


Generating Clock Analysis Report ./log/CT.rpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=636.4M) ***
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory alu_CT.enc.dat exists, rename it to alu_CT.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "alu_CT.enc.dat/alu.v.gz" ...
Saving clock tree spec file 'alu_CT.enc.dat/alu.ctstch' ...
Saving configuration ...
Saving preference file alu_CT.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=636.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:02.0 mem=636.5M) ***
Writing DEF file 'alu_CT.enc.dat/alu.def.gz', current time is Wed Jan 27 23:42:18 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'alu_CT.enc.dat/alu.def.gz' is written, current time is Wed Jan 27 23:42:18 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.

globalDetailRoute

#Start globalDetailRoute on Wed Jan 27 23:42:18 2016
#
#Generating timing graph information, please wait...
#42284 total nets, 40 already routed, 40 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
#Write timing file took: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 636.00 (Mb)
#Done generating timing graph information.
#Start reading timing information from file .timing_file_7110.tif.gz ...
#Read in timing information for 261 ports, 42135 instances from timing file .timing_file_7110.tif.gz.
#NanoRoute Version v10.13-s004 NR111025-1718/10_10_USR3-UB
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#Using S.M.A.R.T. routing technology.
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Jan 27 23:42:41 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Jan 27 23:42:41 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1953           0       17030    87.49%
#  Metal 2        V        1960           0       17030     0.00%
#  Metal 3        H        1953           0       17030     0.00%
#  Metal 4        V        1960           0       17030     0.00%
#  Metal 5        H        1953           0       17030     0.00%
#  Metal 6        V        1960           0       17030     0.00%
#  Metal 7        H         488           0       17030     0.00%
#  Metal 8        V         489           0       17030     0.00%
#  --------------------------------------------------------------
#  Total                  12716       0.00%  136240    10.94%
#
#  40 nets (0.09%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 645.00 (Mb)
#
#start global routing iteration 1...
#
#setting timing driven routing constraints ...
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 646.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 686.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 689.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      4(0.02%)   (0.02%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1049
#Total wire length = 532306 um.
#Total half perimeter of net bounding box = 548174 um.
#Total wire length on LAYER M1 = 499 um.
#Total wire length on LAYER M2 = 147948 um.
#Total wire length on LAYER M3 = 166418 um.
#Total wire length on LAYER M4 = 124538 um.
#Total wire length on LAYER M5 = 75073 um.
#Total wire length on LAYER M6 = 15016 um.
#Total wire length on LAYER M7 = 2815 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 170717
#Total number of multi-cut vias = 40 (  0.0%)
#Total number of single cut vias = 170677 (100.0%)
#Up-Via Summary (total 170717):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       92280 (100.0%)        39 (  0.0%)      92319
#  Metal 2       60727 (100.0%)         0 (  0.0%)      60727
#  Metal 3       12663 (100.0%)         0 (  0.0%)      12663
#  Metal 4        4336 (100.0%)         0 (  0.0%)       4336
#  Metal 5         585 ( 99.8%)         1 (  0.2%)        586
#  Metal 6          86 (100.0%)         0 (  0.0%)         86
#-----------------------------------------------------------
#               170677 (100.0%)        40 (  0.0%)     170717 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 2.00 (Mb)
#Total memory = 644.00 (Mb)
#Peak memory = 700.00 (Mb)
#Worst slack with path group effect 0.100900
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to medium
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 46
#cpu time = 00:03:42, elapsed time = 00:03:42, memory = 658.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 657.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 657.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 657.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 657.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 657.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 658.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 658.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 658.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 658.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 658.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 661.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 661.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1049
#Total wire length = 552615 um.
#Total half perimeter of net bounding box = 548174 um.
#Total wire length on LAYER M1 = 10319 um.
#Total wire length on LAYER M2 = 147804 um.
#Total wire length on LAYER M3 = 155619 um.
#Total wire length on LAYER M4 = 133174 um.
#Total wire length on LAYER M5 = 85199 um.
#Total wire length on LAYER M6 = 17549 um.
#Total wire length on LAYER M7 = 2952 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 241419
#Total number of multi-cut vias = 323 (  0.1%)
#Total number of single cut vias = 241096 ( 99.9%)
#Up-Via Summary (total 241419):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      117921 ( 99.8%)       254 (  0.2%)     118175
#  Metal 2       93845 (100.0%)         0 (  0.0%)      93845
#  Metal 3       20561 (100.0%)         0 (  0.0%)      20561
#  Metal 4        7483 (100.0%)         0 (  0.0%)       7483
#  Metal 5        1180 ( 94.5%)        69 (  5.5%)       1249
#  Metal 6         106 (100.0%)         0 (  0.0%)        106
#-----------------------------------------------------------
#               241096 ( 99.9%)       323 (  0.1%)     241419 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER M1 = 2
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:03:51
#Elapsed time = 00:03:51
#Increased memory = 9.00 (Mb)
#Total memory = 653.00 (Mb)
#Peak memory = 700.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 2
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 653.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 2
#cpu time = 00:00:17, elapsed time = 00:00:18, memory = 659.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 2
#cpu time = 00:00:08, elapsed time = 00:00:09, memory = 659.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:30
#Elapsed time = 00:00:32
#Increased memory = 6.00 (Mb)
#Total memory = 659.00 (Mb)
#Peak memory = 724.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 1049
#Total wire length = 552615 um.
#Total half perimeter of net bounding box = 548174 um.
#Total wire length on LAYER M1 = 10319 um.
#Total wire length on LAYER M2 = 147804 um.
#Total wire length on LAYER M3 = 155619 um.
#Total wire length on LAYER M4 = 133174 um.
#Total wire length on LAYER M5 = 85199 um.
#Total wire length on LAYER M6 = 17549 um.
#Total wire length on LAYER M7 = 2952 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 241419
#Total number of multi-cut vias = 323 (  0.1%)
#Total number of single cut vias = 241096 ( 99.9%)
#Up-Via Summary (total 241419):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      117921 ( 99.8%)       254 (  0.2%)     118175
#  Metal 2       93845 (100.0%)         0 (  0.0%)      93845
#  Metal 3       20561 (100.0%)         0 (  0.0%)      20561
#  Metal 4        7483 (100.0%)         0 (  0.0%)       7483
#  Metal 5        1180 ( 94.5%)        69 (  5.5%)       1249
#  Metal 6         106 (100.0%)         0 (  0.0%)        106
#-----------------------------------------------------------
#               241096 ( 99.9%)       323 (  0.1%)     241419 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER M1 = 2
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#Worst slack with path group effect 0.100900
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 660.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 1049
#Total wire length = 552617 um.
#Total half perimeter of net bounding box = 548174 um.
#Total wire length on LAYER M1 = 10319 um.
#Total wire length on LAYER M2 = 147804 um.
#Total wire length on LAYER M3 = 155620 um.
#Total wire length on LAYER M4 = 133175 um.
#Total wire length on LAYER M5 = 85199 um.
#Total wire length on LAYER M6 = 17549 um.
#Total wire length on LAYER M7 = 2952 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 241419
#Total number of multi-cut vias = 323 (  0.1%)
#Total number of single cut vias = 241096 ( 99.9%)
#Up-Via Summary (total 241419):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      117921 ( 99.8%)       254 (  0.2%)     118175
#  Metal 2       93845 (100.0%)         0 (  0.0%)      93845
#  Metal 3       20561 (100.0%)         0 (  0.0%)      20561
#  Metal 4        7483 (100.0%)         0 (  0.0%)       7483
#  Metal 5        1180 ( 94.5%)        69 (  5.5%)       1249
#  Metal 6         106 (100.0%)         0 (  0.0%)        106
#-----------------------------------------------------------
#               241096 ( 99.9%)       323 (  0.1%)     241419 
#
#Total number of DRC violations = 2
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 2
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:04:26
#Elapsed time = 00:04:28
#Increased memory = 16.00 (Mb)
#Total memory = 660.00 (Mb)
#Peak memory = 724.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:07
#Elapsed time = 00:05:09
#Increased memory = 23.00 (Mb)
#Total memory = 659.00 (Mb)
#Peak memory = 724.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 27 23:47:27 2016
#
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'alu' of instances=42135 and nets=42286 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design alu.
Process corner(s) are loaded.
Loading corner...  Typical_Case : /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable
Loading corner...  Best_Case    : /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cbest.captable
Loading corner...  Worst_Case   : /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable
extractDetailRC Option : -outfile ./alu_LPIbgK_7110.rcdb.d  -3Corners
RC Mode: Detail [Extended CapTable, LEF Resistances, 3 Process Corners]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 659.7M)
Creating parasitic data file './alu_LPIbgK_7110.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0006% (CPU Time= 0:00:00.9  MEM= 659.7M)
Extracted 20.0008% (CPU Time= 0:00:01.2  MEM= 659.7M)
Extracted 30.0009% (CPU Time= 0:00:01.5  MEM= 659.7M)
Extracted 40.0006% (CPU Time= 0:00:01.9  MEM= 659.7M)
Extracted 50.0007% (CPU Time= 0:00:02.2  MEM= 659.7M)
Extracted 60.0009% (CPU Time= 0:00:02.5  MEM= 661.6M)
Extracted 70.0005% (CPU Time= 0:00:03.2  MEM= 661.9M)
Extracted 80.0007% (CPU Time= 0:00:04.0  MEM= 661.9M)
Extracted 90.0008% (CPU Time= 0:00:04.7  MEM= 661.9M)
Extracted 100% (CPU Time= 0:00:06.5  MEM= 661.9M)
Nr. Extracted Resistors     : 449033
Nr. Extracted Ground Cap.   : 491231
Nr. Extracted Coupling Cap. : 754284
Opening parasitic data file './alu_LPIbgK_7110.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 659.7M)
Creating parasitic data file './alu_LPIbgK_7110.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './alu_LPIbgK_7110.rcdb.d'. 42284 times net's RC data read were performed.
Opening parasitic data file './alu_LPIbgK_7110.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:08.0  Real Time: 0:00:12.0  MEM: 659.652M)
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 659.7M **
#Created 2493 library cell signatures
#Created 42286 NETS and 0 SPECIALNETS signatures
#Created 42136 instance signatures
Begin checking placement ... (start mem=659.7M, init mem=659.7M)
*info: Placed = 42096
*info: Unplaced = 0
Placement Density:60.59%(83528/137863)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.0; mem=659.7M)
Setting latch borrow mode to budget during optimization.
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 108
Num of Inverters  : 81
Num of VTs        : 3
Executing LVT Only Same Size Flow (setting 4)
*Info* Num dontuse cells 269
*Info* Num dontuse cells 1729
Extraction called for design 'alu' of instances=42135 and nets=42286 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design alu.
Process corner(s) are loaded.
Loading corner...  Typical_Case : /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable
Loading corner...  Best_Case    : /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cbest.captable
Loading corner...  Worst_Case   : /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable
extractDetailRC Option : -outfile ./alu_LPIbgK_7110.rcdb.d -maxResLength 200  -3Corners
RC Mode: Detail [Extended CapTable, LEF Resistances, 3 Process Corners]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 659.7M)
Creating parasitic data file './alu_LPIbgK_7110.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0006% (CPU Time= 0:00:00.9  MEM= 659.7M)
Extracted 20.0008% (CPU Time= 0:00:01.2  MEM= 659.7M)
Extracted 30.0009% (CPU Time= 0:00:01.5  MEM= 659.7M)
Extracted 40.0006% (CPU Time= 0:00:01.9  MEM= 659.7M)
Extracted 50.0007% (CPU Time= 0:00:02.2  MEM= 659.7M)
Extracted 60.0009% (CPU Time= 0:00:02.5  MEM= 659.7M)
Extracted 70.0005% (CPU Time= 0:00:03.2  MEM= 659.7M)
Extracted 80.0007% (CPU Time= 0:00:03.9  MEM= 659.7M)
Extracted 90.0008% (CPU Time= 0:00:04.6  MEM= 659.7M)
Extracted 100% (CPU Time= 0:00:06.1  MEM= 659.7M)
Nr. Extracted Resistors     : 449033
Nr. Extracted Ground Cap.   : 491231
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './alu_LPIbgK_7110.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:06.6  Real Time: 0:00:08.0  MEM: 659.652M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 659.7M, InitMEM = 659.7M)
Start delay calculation (mem=659.652M)...
Requesting RC Corner late ...
delayCal using detail RC...
Opening parasitic data file './alu_LPIbgK_7110.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.5  MEM= 659.7M)
Delay calculation completed. (cpu=0:00:03.1 real=0:00:03.0 mem=659.691M 0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:04.0  mem= 659.7M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
** Profile ** Start :  cpu=0:00:00.0, mem=659.7M
** Profile ** Other data :  cpu=0:00:00.4, mem=659.7M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=659.7M
** Profile ** DRVs :  cpu=0:00:00.7, mem=659.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.343  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   653   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.004   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.587%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=659.7M
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 659.7M **
*info: Start fixing DRV (Mem = 659.69M) ...
*info: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (659.7M)
*info: 40 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 40 nets with fixed/cover wires excluded.
*info: There are 17 candidate Buffer cells
*info: There are 17 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.605874
Start fixing design rules ... (0:00:00.8 662.9M)
Fixing DRV in forward order
Fixing DRV in forward order
net n67623 (2 terms, 0.00pF), add BUFFD2LVT at (440000 704000)
Topological Sorting (CPU = 0:00:00.2, MEM = 665.7M, InitMEM = 665.7M)
Done fixing design rule (0:00:02.0 664.5M)

Summary:
* cell INVD1LVT (1um^2): 0 inst (area = 0um^2)
* cell CKND1LVT (1um^2): 0 inst (area = 0um^2)
* cell CKND0LVT (1um^2): 0 inst (area = 0um^2)
* cell CKND2LVT (1um^2): 0 inst (area = 0um^2)
* cell INVD2LVT (1um^2): 0 inst (area = 0um^2)
* cell CKBD1LVT (1um^2): 0 inst (area = 0um^2)
* cell BUFFD1LVT (1um^2): 0 inst (area = 0um^2)
* cell BUFFD0LVT (1um^2): 0 inst (area = 0um^2)
* cell INVD3LVT (2um^2): 0 inst (area = 0um^2)
* cell CKND3LVT (2um^2): 0 inst (area = 0um^2)
* cell BUFFD2LVT (2um^2): 1 inst (area = 2um^2)
* cell CKBD2LVT (2um^2): 0 inst (area = 0um^2)
* cell CKND4LVT (3um^2): 0 inst (area = 0um^2)
* cell INVD4LVT (3um^2): 0 inst (area = 0um^2)
* cell BUFFD3LVT (3um^2): 0 inst (area = 0um^2)
* cell CKBD3LVT (3um^2): 0 inst (area = 0um^2)
* cell CKND6LVT (3um^2): 0 inst (area = 0um^2)
* cell INVD6LVT (3um^2): 0 inst (area = 0um^2)
* cell CKBD4LVT (3um^2): 0 inst (area = 0um^2)
* cell BUFFD4LVT (3um^2): 0 inst (area = 0um^2)
* cell INVD8LVT (4um^2): 0 inst (area = 0um^2)
* cell CKND8LVT (4um^2): 0 inst (area = 0um^2)
* cell BUFFD6LVT (4um^2): 0 inst (area = 0um^2)
* cell CKBD6LVT (4um^2): 0 inst (area = 0um^2)
* cell BUFFD8LVT (6um^2): 0 inst (area = 0um^2)
* cell CKBD8LVT (6um^2): 0 inst (area = 0um^2)
* cell INVD12LVT (6um^2): 0 inst (area = 0um^2)
* cell CKND12LVT (6um^2): 0 inst (area = 0um^2)
* cell INVD16LVT (8um^2): 0 inst (area = 0um^2)
* cell CKND16LVT (8um^2): 0 inst (area = 0um^2)
* cell CKBD12LVT (8um^2): 0 inst (area = 0um^2)
* cell BUFFD12LVT (8um^2): 0 inst (area = 0um^2)
* cell CKBD16LVT (10um^2): 0 inst (area = 0um^2)
* cell BUFFD16LVT (10um^2): 0 inst (area = 0um^2)
* ------------------------------- (area = 2um^2)
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.605890
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.9   mem=664.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:03.5 664.1M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (664.1M)
*info: 40 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 40 nets with fixed/cover wires excluded.
Start fixing design rules ... (0:00:00.7 664.1M)
Fixing DRV in forward order
Fixing DRV in forward order
Done fixing design rule (0:00:01.7 664.4M)

Summary:
* cell INVD1LVT (1um^2): 0 inst (area = 0um^2)
* cell CKND1LVT (1um^2): 0 inst (area = 0um^2)
* cell CKND0LVT (1um^2): 0 inst (area = 0um^2)
* cell CKND2LVT (1um^2): 0 inst (area = 0um^2)
* cell INVD2LVT (1um^2): 0 inst (area = 0um^2)
* cell CKBD1LVT (1um^2): 0 inst (area = 0um^2)
* cell BUFFD1LVT (1um^2): 0 inst (area = 0um^2)
* cell BUFFD0LVT (1um^2): 0 inst (area = 0um^2)
* cell INVD3LVT (2um^2): 0 inst (area = 0um^2)
* cell CKND3LVT (2um^2): 0 inst (area = 0um^2)
* cell BUFFD2LVT (2um^2): 0 inst (area = 0um^2)
* cell CKBD2LVT (2um^2): 0 inst (area = 0um^2)
* cell CKND4LVT (3um^2): 0 inst (area = 0um^2)
* cell INVD4LVT (3um^2): 0 inst (area = 0um^2)
* cell BUFFD3LVT (3um^2): 0 inst (area = 0um^2)
* cell CKBD3LVT (3um^2): 0 inst (area = 0um^2)
* cell CKND6LVT (3um^2): 0 inst (area = 0um^2)
* cell INVD6LVT (3um^2): 0 inst (area = 0um^2)
* cell CKBD4LVT (3um^2): 0 inst (area = 0um^2)
* cell BUFFD4LVT (3um^2): 0 inst (area = 0um^2)
* cell INVD8LVT (4um^2): 0 inst (area = 0um^2)
* cell CKND8LVT (4um^2): 0 inst (area = 0um^2)
* cell BUFFD6LVT (4um^2): 0 inst (area = 0um^2)
* cell CKBD6LVT (4um^2): 0 inst (area = 0um^2)
* cell BUFFD8LVT (6um^2): 0 inst (area = 0um^2)
* cell CKBD8LVT (6um^2): 0 inst (area = 0um^2)
* cell INVD12LVT (6um^2): 0 inst (area = 0um^2)
* cell CKND12LVT (6um^2): 0 inst (area = 0um^2)
* cell INVD16LVT (8um^2): 0 inst (area = 0um^2)
* cell CKND16LVT (8um^2): 0 inst (area = 0um^2)
* cell CKBD12LVT (8um^2): 0 inst (area = 0um^2)
* cell BUFFD12LVT (8um^2): 0 inst (area = 0um^2)
* cell CKBD16LVT (10um^2): 0 inst (area = 0um^2)
* cell BUFFD16LVT (10um^2): 0 inst (area = 0um^2)
* ------------------------------- (area = 0um^2)
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.605890
*** Completed dpFixDRCViolation (0:00:01.8 664.1M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:06, Mem = 664.06M).
** Profile ** Start :  cpu=0:00:00.0, mem=664.1M
** Profile ** Other data :  cpu=0:00:00.4, mem=664.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=664.1M
** Profile ** DRVs :  cpu=0:00:00.6, mem=664.1M

------------------------------------------------------------
     Summary (cpu=0.10min real=0.10min mem=664.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.343  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   653   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.589%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=664.1M
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 664.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Wed Jan 27 23:48:06 2016
#
Closing parasitic data file './alu_LPIbgK_7110.rcdb.d'. 42284 times net's RC data read were performed.
#NanoRoute Version v10.13-s004 NR111025-1718/10_10_USR3-UB
#Loading the last recorded routing design signature
#Created 1 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 1
#  Total number of placement changes (moved instances are counted twice) = 1
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (220.700 352.915) on M1 for NET FE_OFCN469_n67623. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (375.320 298.900) on M1 for NET clk__L2_N5. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN I at (220.120 352.900) on M1 for NET n67623. The NET is considered partially routed.
#21 routed nets are extracted.
#    3 (0.01%) extracted nets are partially routed.
#42264 routed nets are imported.
#2 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 42287.
#Number of eco nets is 3
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Jan 27 23:48:12 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Jan 27 23:48:13 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1953           0       17030    87.49%
#  Metal 2        V        1960           0       17030     0.00%
#  Metal 3        H        1953           0       17030     0.00%
#  Metal 4        V        1960           0       17030     0.00%
#  Metal 5        H        1953           0       17030     0.00%
#  Metal 6        V        1960           0       17030     0.00%
#  Metal 7        H         488           0       17030     0.00%
#  Metal 8        V         489           0       17030     0.00%
#  --------------------------------------------------------------
#  Total                  12716       0.00%  136240    10.94%
#
#  1040 nets (2.46%) with 1 preferred extra spacing.
#  9 nets (0.02%) with 2 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 674.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 674.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1049
#Total wire length = 552619 um.
#Total half perimeter of net bounding box = 548178 um.
#Total wire length on LAYER M1 = 10319 um.
#Total wire length on LAYER M2 = 147804 um.
#Total wire length on LAYER M3 = 155623 um.
#Total wire length on LAYER M4 = 133175 um.
#Total wire length on LAYER M5 = 85198 um.
#Total wire length on LAYER M6 = 17549 um.
#Total wire length on LAYER M7 = 2952 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 241425
#Total number of multi-cut vias = 323 (  0.1%)
#Total number of single cut vias = 241102 ( 99.9%)
#Up-Via Summary (total 241425):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      117923 ( 99.8%)       254 (  0.2%)     118177
#  Metal 2       93847 (100.0%)         0 (  0.0%)      93847
#  Metal 3       20563 (100.0%)         0 (  0.0%)      20563
#  Metal 4        7483 (100.0%)         0 (  0.0%)       7483
#  Metal 5        1180 ( 94.5%)        69 (  5.5%)       1249
#  Metal 6         106 (100.0%)         0 (  0.0%)        106
#-----------------------------------------------------------
#               241102 ( 99.9%)       323 (  0.1%)     241425 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 10.00 (Mb)
#Total memory = 674.00 (Mb)
#Peak memory = 724.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 0.6% required routing.
#    number of violations = 2
#0.1% of the total area is being checked for drcs
#0.1% of the total area was checked
#    number of violations = 2
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 677.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 677.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 678.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 678.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 678.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 678.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 679.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 679.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 679.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 679.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 679.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 682.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 682.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1049
#Total wire length = 552614 um.
#Total half perimeter of net bounding box = 548178 um.
#Total wire length on LAYER M1 = 10321 um.
#Total wire length on LAYER M2 = 147808 um.
#Total wire length on LAYER M3 = 155620 um.
#Total wire length on LAYER M4 = 133169 um.
#Total wire length on LAYER M5 = 85196 um.
#Total wire length on LAYER M6 = 17549 um.
#Total wire length on LAYER M7 = 2952 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 241419
#Total number of multi-cut vias = 323 (  0.1%)
#Total number of single cut vias = 241096 ( 99.9%)
#Up-Via Summary (total 241419):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      117924 ( 99.8%)       254 (  0.2%)     118178
#  Metal 2       93844 (100.0%)         0 (  0.0%)      93844
#  Metal 3       20559 (100.0%)         0 (  0.0%)      20559
#  Metal 4        7483 (100.0%)         0 (  0.0%)       7483
#  Metal 5        1180 ( 94.5%)        69 (  5.5%)       1249
#  Metal 6         106 (100.0%)         0 (  0.0%)        106
#-----------------------------------------------------------
#               241096 ( 99.9%)       323 (  0.1%)     241419 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 0.00 (Mb)
#Total memory = 674.00 (Mb)
#Peak memory = 724.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 1
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 674.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 1
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 674.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 1
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 674.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:19
#Elapsed time = 00:00:20
#Increased memory = 0.00 (Mb)
#Total memory = 674.00 (Mb)
#Peak memory = 749.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 1049
#Total wire length = 552614 um.
#Total half perimeter of net bounding box = 548178 um.
#Total wire length on LAYER M1 = 10321 um.
#Total wire length on LAYER M2 = 147808 um.
#Total wire length on LAYER M3 = 155620 um.
#Total wire length on LAYER M4 = 133169 um.
#Total wire length on LAYER M5 = 85196 um.
#Total wire length on LAYER M6 = 17549 um.
#Total wire length on LAYER M7 = 2952 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 241419
#Total number of multi-cut vias = 323 (  0.1%)
#Total number of single cut vias = 241096 ( 99.9%)
#Up-Via Summary (total 241419):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      117924 ( 99.8%)       254 (  0.2%)     118178
#  Metal 2       93844 (100.0%)         0 (  0.0%)      93844
#  Metal 3       20559 (100.0%)         0 (  0.0%)      20559
#  Metal 4        7483 (100.0%)         0 (  0.0%)       7483
#  Metal 5        1180 ( 94.5%)        69 (  5.5%)       1249
#  Metal 6         106 (100.0%)         0 (  0.0%)        106
#-----------------------------------------------------------
#               241096 ( 99.9%)       323 (  0.1%)     241419 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 687.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 1049
#Total wire length = 552615 um.
#Total half perimeter of net bounding box = 548178 um.
#Total wire length on LAYER M1 = 10321 um.
#Total wire length on LAYER M2 = 147809 um.
#Total wire length on LAYER M3 = 155620 um.
#Total wire length on LAYER M4 = 133169 um.
#Total wire length on LAYER M5 = 85196 um.
#Total wire length on LAYER M6 = 17549 um.
#Total wire length on LAYER M7 = 2952 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 241419
#Total number of multi-cut vias = 323 (  0.1%)
#Total number of single cut vias = 241096 ( 99.9%)
#Up-Via Summary (total 241419):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      117924 ( 99.8%)       254 (  0.2%)     118178
#  Metal 2       93844 (100.0%)         0 (  0.0%)      93844
#  Metal 3       20559 (100.0%)         0 (  0.0%)      20559
#  Metal 4        7483 (100.0%)         0 (  0.0%)       7483
#  Metal 5        1180 ( 94.5%)        69 (  5.5%)       1249
#  Metal 6         106 (100.0%)         0 (  0.0%)        106
#-----------------------------------------------------------
#               241096 ( 99.9%)       323 (  0.1%)     241419 
#
#Total number of DRC violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:40
#Elapsed time = 00:00:42
#Increased memory = 13.00 (Mb)
#Total memory = 687.00 (Mb)
#Peak memory = 749.00 (Mb)
#Updating routing design signature
#Created 2493 library cell signatures
#Created 42287 NETS and 0 SPECIALNETS signatures
#Created 42137 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:47
#Elapsed time = 00:00:50
#Increased memory = 23.00 (Mb)
#Total memory = 687.00 (Mb)
#Peak memory = 749.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 19
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 27 23:48:56 2016
#
**optDesign ... cpu = 0:01:12, real = 0:01:15, mem = 687.5M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'alu' of instances=42136 and nets=42287 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design alu.
Process corner(s) are loaded.
Loading corner...  Typical_Case : /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable
Loading corner...  Best_Case    : /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cbest.captable
Loading corner...  Worst_Case   : /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable
extractDetailRC Option : -outfile ./alu_LPIbgK_7110.rcdb.d -maxResLength 200  -3Corners
RC Mode: Detail [Extended CapTable, LEF Resistances, 3 Process Corners]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 687.5M)
Creating parasitic data file './alu_LPIbgK_7110.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0007% (CPU Time= 0:00:00.9  MEM= 691.3M)
Extracted 20.001% (CPU Time= 0:00:01.3  MEM= 691.3M)
Extracted 30.0007% (CPU Time= 0:00:01.6  MEM= 691.3M)
Extracted 40.001% (CPU Time= 0:00:01.9  MEM= 691.3M)
Extracted 50.0007% (CPU Time= 0:00:02.2  MEM= 691.3M)
Extracted 60.001% (CPU Time= 0:00:02.5  MEM= 691.3M)
Extracted 70.0007% (CPU Time= 0:00:03.2  MEM= 691.3M)
Extracted 80.001% (CPU Time= 0:00:03.9  MEM= 691.3M)
Extracted 90.0007% (CPU Time= 0:00:04.6  MEM= 691.3M)
Extracted 100% (CPU Time= 0:00:06.2  MEM= 691.3M)
Nr. Extracted Resistors     : 449031
Nr. Extracted Ground Cap.   : 491230
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './alu_LPIbgK_7110.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:06.6  Real Time: 0:00:09.0  MEM: 687.484M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 687.5M, InitMEM = 687.5M)
Start delay calculation (mem=687.484M)...
Requesting RC Corner late ...
delayCal using detail RC...
Opening parasitic data file './alu_LPIbgK_7110.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.5  MEM= 687.5M)
Delay calculation completed. (cpu=0:00:03.2 real=0:00:03.0 mem=687.523M 0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 687.5M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:26, real = 0:01:31, mem = 687.5M **
** Profile ** Start :  cpu=0:00:00.0, mem=687.5M
** Profile ** Other data :  cpu=0:00:00.4, mem=687.6M
** Profile ** Overall slacks :  cpu=0:00:03.8, mem=687.6M
** Profile ** Total reports :  cpu=0:00:01.3, mem=687.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=687.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.343  |  0.343  |  5.432  |  3.943  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   653   |   132   |   392   |   129   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.589%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=687.6M
**optDesign ... cpu = 0:01:32, real = 0:01:40, mem = 687.5M **
**INFO : removing temp dont-use cells (LVT only flow version : 4)
Deleting the dont_use list
*** Finished optDesign ***
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Start to collect the design information.
Build netlist information for Cell alu.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ./log/route_summary.rpt.
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Extraction called for design 'alu' of instances=42136 and nets=42287 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design alu.
Process corner(s) are loaded.
Loading corner...  Typical_Case : /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable
Loading corner...  Best_Case    : /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cbest.captable
Loading corner...  Worst_Case   : /home/linux/ieng6/ee260b/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable
extractDetailRC Option : -outfile ./alu_LPIbgK_7110.rcdb.d -maxResLength 200  -3Corners
RC Mode: Detail [Extended CapTable, LEF Resistances, 3 Process Corners]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 687.5M)
Closing parasitic data file './alu_LPIbgK_7110.rcdb.d'. 42285 times net's RC data read were performed.
Creating parasitic data file './alu_LPIbgK_7110.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0007% (CPU Time= 0:00:00.9  MEM= 695.1M)
Extracted 20.001% (CPU Time= 0:00:01.2  MEM= 695.1M)
Extracted 30.0007% (CPU Time= 0:00:01.5  MEM= 695.1M)
Extracted 40.001% (CPU Time= 0:00:01.9  MEM= 697.2M)
Extracted 50.0007% (CPU Time= 0:00:02.2  MEM= 699.9M)
Extracted 60.001% (CPU Time= 0:00:02.5  MEM= 702.5M)
Extracted 70.0007% (CPU Time= 0:00:03.2  MEM= 702.8M)
Extracted 80.001% (CPU Time= 0:00:04.0  MEM= 702.8M)
Extracted 90.0007% (CPU Time= 0:00:04.7  MEM= 702.8M)
Extracted 100% (CPU Time= 0:00:06.4  MEM= 702.9M)
Nr. Extracted Resistors     : 449031
Nr. Extracted Ground Cap.   : 491230
Nr. Extracted Coupling Cap. : 754264
Opening parasitic data file './alu_LPIbgK_7110.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 687.5M)
Creating parasitic data file './alu_LPIbgK_7110.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './alu_LPIbgK_7110.rcdb.d'. 42285 times net's RC data read were performed.
Opening parasitic data file './alu_LPIbgK_7110.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:07.9  Real Time: 0:00:10.0  MEM: 687.484M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 687.5M, InitMEM = 687.5M)
Start delay calculation (mem=687.484M)...
Requesting RC Corner late ...
delayCal using detail RC...
Opening parasitic data file './alu_LPIbgK_7110.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.6  MEM= 687.5M)
Delay calculation completed. (cpu=0:00:03.2 real=0:00:03.0 mem=687.523M 0)
*** CDM Built up (cpu=0:00:11.8  real=0:00:14.0  mem= 687.5M) ***
CPE found ground net: VSS
CPE found power net: VDD  voltage: 0.9V

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
WARNING (POWER-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


CK: assigning clock clk to net clk

Propagating signal activity...


Starting Levelizing
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT)
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 5%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 10%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 15%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 20%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 25%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 30%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 35%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 40%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 45%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 50%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 55%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 60%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 65%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 70%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 75%
2016-Jan-27 23:49:38 (2016-Jan-28 07:49:38 GMT): 80%
2016-Jan-27 23:49:39 (2016-Jan-28 07:49:39 GMT): 85%
2016-Jan-27 23:49:39 (2016-Jan-28 07:49:39 GMT): 90%
2016-Jan-27 23:49:39 (2016-Jan-28 07:49:39 GMT): 95%

Finished Levelizing
2016-Jan-27 23:49:39 (2016-Jan-28 07:49:39 GMT)

Starting Activity Propagation
2016-Jan-27 23:49:39 (2016-Jan-28 07:49:39 GMT)
2016-Jan-27 23:49:40 (2016-Jan-28 07:49:40 GMT): 5%
2016-Jan-27 23:49:40 (2016-Jan-28 07:49:40 GMT): 10%
2016-Jan-27 23:49:40 (2016-Jan-28 07:49:40 GMT): 15%
2016-Jan-27 23:49:40 (2016-Jan-28 07:49:40 GMT): 20%
2016-Jan-27 23:49:40 (2016-Jan-28 07:49:40 GMT): 25%
2016-Jan-27 23:49:40 (2016-Jan-28 07:49:40 GMT): 30%

Finished Activity Propagation
2016-Jan-27 23:49:42 (2016-Jan-28 07:49:42 GMT)

Starting Calculating power
2016-Jan-27 23:49:42 (2016-Jan-28 07:49:42 GMT)

Calculating power dissipation...

 ... Calculating switching power
2016-Jan-27 23:49:42 (2016-Jan-28 07:49:42 GMT): 5%
2016-Jan-27 23:49:42 (2016-Jan-28 07:49:42 GMT): 10%
2016-Jan-27 23:49:42 (2016-Jan-28 07:49:42 GMT): 15%
2016-Jan-27 23:49:42 (2016-Jan-28 07:49:42 GMT): 20%
2016-Jan-27 23:49:42 (2016-Jan-28 07:49:42 GMT): 25%
2016-Jan-27 23:49:42 (2016-Jan-28 07:49:42 GMT): 30%
2016-Jan-27 23:49:42 (2016-Jan-28 07:49:42 GMT): 35%
2016-Jan-27 23:49:42 (2016-Jan-28 07:49:42 GMT): 40%
2016-Jan-27 23:49:42 (2016-Jan-28 07:49:42 GMT): 45%
2016-Jan-27 23:49:42 (2016-Jan-28 07:49:42 GMT): 50%
 ... Calculating internal and leakage power
2016-Jan-27 23:49:43 (2016-Jan-28 07:49:43 GMT): 55%
2016-Jan-27 23:49:43 (2016-Jan-28 07:49:43 GMT): 60%
2016-Jan-27 23:49:44 (2016-Jan-28 07:49:44 GMT): 65%
2016-Jan-27 23:49:44 (2016-Jan-28 07:49:44 GMT): 70%
2016-Jan-27 23:49:44 (2016-Jan-28 07:49:44 GMT): 75%
2016-Jan-27 23:49:45 (2016-Jan-28 07:49:45 GMT): 80%
2016-Jan-27 23:49:45 (2016-Jan-28 07:49:45 GMT): 85%
2016-Jan-27 23:49:46 (2016-Jan-28 07:49:46 GMT): 90%
2016-Jan-27 23:49:46 (2016-Jan-28 07:49:46 GMT): 95%

Finished Calculating power
2016-Jan-27 23:49:47 (2016-Jan-28 07:49:47 GMT)
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       6.089       38.6%
Total Switching Power:       8.613       54.6%
Total Leakage Power:       1.072      6.795%
Total Power:       15.77
-----------------------------------------------------------------------------------------
report_power consumed time (real time) 00:00:26 : peak memory (865M) 
Output file is ./log/route_power.rpt
Metric 5	CLKP	WNS	INT_PWR		SWIT_PWR	LEAK	TOT_PWR
0.01121		6.0	0.343	6.089		8.613		1.072	15.77
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory alu_routed.enc.dat exists, rename it to alu_routed.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "alu_routed.enc.dat/alu.v.gz" ...
Saving clock tree spec file 'alu_routed.enc.dat/alu.ctstch' ...
Saving configuration ...
Saving preference file alu_routed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 1 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=687.6M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=687.6M) ***
Writing DEF file 'alu_routed.enc.dat/alu.def.gz', current time is Wed Jan 27 23:49:52 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'alu_routed.enc.dat/alu.def.gz' is written, current time is Wed Jan 27 23:49:52 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
Writing Netlist "soce_alu.v" ...

*** Memory Usage v#1 (Current mem = 687.648M, initial mem = 47.070M) ***
--- Ending "Encounter" (totcpu=0:18:21, real=0:19:55, mem=687.6M) ---
