# PeakRDL-regblock
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

## Installing
(Not published to PyPi yet)
