$date
	Tue Aug 27 17:00:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CS158_S1_2_tb $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var wire 1 $ w $end
$var wire 1 % s $end
$var wire 1 & r $end
$var wire 1 ' q $end
$var wire 1 ( p $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 1 + c $end
$var reg 1 , d $end
$scope module test $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + c $end
$var wire 1 , d $end
$var wire 1 ( p $end
$var wire 1 ' q $end
$var wire 1 & r $end
$var wire 1 % s $end
$var wire 1 $ w $end
$var wire 1 # x $end
$var wire 1 " y $end
$var wire 1 ! z $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 -
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
b10 -
1,
#20
1!
1%
b11 -
1+
0,
#30
0!
0%
b100 -
1,
#40
1!
1%
1"
1&
b101 -
1*
0+
0,
#50
0!
0%
b110 -
1,
#60
0!
0%
0"
0&
1#
1'
b111 -
1+
0,
#70
0#
0'
b1000 -
1,
#80
b1001 -
1)
0*
0+
0,
#90
1#
1!
1'
1%
b1010 -
1,
