<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>pool</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/.apc/.tb</location>
		</link>
		<link>
			<name>Col_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline/.tcls</location>
		</link>
		<link>
			<name>Col_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_unroll/.tcls</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_pipeline/.tcls</location>
		</link>
		<link>
			<name>Filter_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_unroll/.tcls</location>
		</link>
		<link>
			<name>Pool_Col_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_pipeline/.tcls</location>
		</link>
		<link>
			<name>Pool_Col_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_unroll/.tcls</location>
		</link>
		<link>
			<name>Pool_Row_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_pipeline/.tcls</location>
		</link>
		<link>
			<name>Pool_Row_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_unroll/.tcls</location>
		</link>
		<link>
			<name>Row_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline/.tcls</location>
		</link>
		<link>
			<name>Row_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_unroll/.tcls</location>
		</link>
		<link>
			<name>no_directive/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/no_directive/.tcls</location>
		</link>
		<link>
			<name>source/parameters.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/parameters.h</location>
		</link>
		<link>
			<name>source/pooling.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/pooling.cpp</location>
		</link>
		<link>
			<name>source/pooling.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/pooling.h</location>
		</link>
		<link>
			<name>testbench/conv_1_out.txt</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/conv_1_out.txt</location>
		</link>
		<link>
			<name>testbench/main.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/main.cpp</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline/Col_pipeline.directive</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Col_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_unroll/Col_unroll.directive</location>
		</link>
		<link>
			<name>Col_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Col_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_unroll/script.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_pipeline/Filter_pipeline.directive</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_unroll/Filter_unroll.directive</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_unroll/script.tcl</location>
		</link>
		<link>
			<name>Pool_Col_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_pipeline/Pool_Col_pipeline.directive</location>
		</link>
		<link>
			<name>Pool_Col_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Pool_Col_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Pool_Col_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_unroll/Pool_Col_unroll.directive</location>
		</link>
		<link>
			<name>Pool_Col_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Pool_Col_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_unroll/script.tcl</location>
		</link>
		<link>
			<name>Pool_Row_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_pipeline/Pool_Row_pipeline.directive</location>
		</link>
		<link>
			<name>Pool_Row_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Pool_Row_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Pool_Row_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_unroll/Pool_Row_unroll.directive</location>
		</link>
		<link>
			<name>Pool_Row_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Pool_Row_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_unroll/script.tcl</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline/Row_pipeline.directive</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Row_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_unroll/Row_unroll.directive</location>
		</link>
		<link>
			<name>Row_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Row_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_unroll/script.tcl</location>
		</link>
		<link>
			<name>no_directive/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/no_directive/no_directive.directive</location>
		</link>
		<link>
			<name>no_directive/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/no_directive/directives.tcl</location>
		</link>
		<link>
			<name>no_directive/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/no_directive/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
