#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 27 14:03:20 2020
# Process ID: 20636
# Current directory: C:/Users/lucas/Documents/fpga/lab1_4_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21888 C:\Users\lucas\Documents\fpga\lab1_4_2\lab1_4_2.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab1_4_2/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab1_4_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab1_4_2/lab1_4_2.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_project
create_project decoder C:/Users/lucas/Documents/fpga/decoder -part xc7a100tcsg324-1
file mkdir C:/Users/lucas/Documents/fpga/decoder/decoder.srcs/sources_1/new
close [ open C:/Users/lucas/Documents/fpga/decoder/decoder.srcs/sources_1/new/bcdto7segment_dataflow.v w ]
add_files C:/Users/lucas/Documents/fpga/decoder/decoder.srcs/sources_1/new/bcdto7segment_dataflow.v
import_files -fileset constrs_1 -force -norecurse {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/Nexys4DDR_Master.xdc}}
update_compile_order -fileset sources_1
open_project C:/Users/lucas/Documents/fpga/lab1_4_2/lab1_4_2.xpr
update_compile_order -fileset sources_1
current_project decoder
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property target_constrs_file C:/Users/lucas/Documents/fpga/decoder/decoder.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc [current_fileset -constrset]
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_project
