{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513187251728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513187251732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 14:47:31 2017 " "Processing started: Wed Dec 13 14:47:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513187251732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513187251732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaDriver -c vgaDriver " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaDriver -c vgaDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513187251733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513187252223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513187252223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaDriver.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaDriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaDriver " "Found entity 1: vgaDriver" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513187263769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513187263769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk50to25.v 1 1 " "Found 1 design units, including 1 entities, in source file clk50to25.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk50to25 " "Found entity 1: clk50to25" {  } { { "clk50to25.v" "" { Text "/home/crystal/Documentos/vga/clk50to25.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513187263769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513187263769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaPxlGen.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaPxlGen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaPxlGen " "Found entity 1: vgaPxlGen" {  } { { "vgaPxlGen.v" "" { Text "/home/crystal/Documentos/vga/vgaPxlGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513187263770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513187263770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaSync.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaSync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaSync " "Found entity 1: vgaSync" {  } { { "vgaSync.v" "" { Text "/home/crystal/Documentos/vga/vgaSync.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513187263770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513187263770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgaDriver " "Elaborating entity \"vgaDriver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513187263967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk50to25 clk50to25:clk50to25 " "Elaborating entity \"clk50to25\" for hierarchy \"clk50to25:clk50to25\"" {  } { { "vgaDriver.v" "clk50to25" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513187264031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaSync vgaSync:vgaSync " "Elaborating entity \"vgaSync\" for hierarchy \"vgaSync:vgaSync\"" {  } { { "vgaDriver.v" "vgaSync" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513187264039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaPxlGen vgaPxlGen:vgaPxlGen " "Elaborating entity \"vgaPxlGen\" for hierarchy \"vgaPxlGen:vgaPxlGen\"" {  } { { "vgaDriver.v" "vgaPxlGen" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513187264052 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513187264918 "|vgaDriver|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513187264918 "|vgaDriver|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513187264918 "|vgaDriver|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513187264918 "|vgaDriver|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513187264918 "|vgaDriver|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513187264918 "|vgaDriver|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513187264918 "|vgaDriver|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513187264918 "|vgaDriver|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513187264918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513187265100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513187266251 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513187266251 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513187267079 "|vgaDriver|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513187267079 "|vgaDriver|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513187267079 "|vgaDriver|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513187267079 "|vgaDriver|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513187267079 "|vgaDriver|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513187267079 "|vgaDriver|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513187267079 "|vgaDriver|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513187267079 "|vgaDriver|KEY[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[9\] " "No output dependent on input pin \"KEY\[9\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513187267079 "|vgaDriver|KEY[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[10\] " "No output dependent on input pin \"KEY\[10\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513187267079 "|vgaDriver|KEY[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[11\] " "No output dependent on input pin \"KEY\[11\]\"" {  } { { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513187267079 "|vgaDriver|KEY[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513187267079 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513187267082 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513187267082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513187267082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513187267082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "956 " "Peak virtual memory: 956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513187267105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 14:47:47 2017 " "Processing ended: Wed Dec 13 14:47:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513187267105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513187267105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513187267105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513187267105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1513187270110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513187270110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 14:47:48 2017 " "Processing started: Wed Dec 13 14:47:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513187270110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513187270110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vgaDriver -c vgaDriver " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vgaDriver -c vgaDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513187270110 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513187270170 ""}
{ "Info" "0" "" "Project  = vgaDriver" {  } {  } 0 0 "Project  = vgaDriver" 0 0 "Fitter" 0 0 1513187270220 ""}
{ "Info" "0" "" "Revision = vgaDriver" {  } {  } 0 0 "Revision = vgaDriver" 0 0 "Fitter" 0 0 1513187270220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1513187270340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513187270340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vgaDriver EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"vgaDriver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513187270394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513187270551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513187270551 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513187271245 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513187271300 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513187271965 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513187271965 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513187272007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 425 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513187272007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 427 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513187272007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 429 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513187272007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 431 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513187272007 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513187272007 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513187272016 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaDriver.sdc " "Synopsys Design Constraints File file not found: 'vgaDriver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513187272852 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513187272853 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1513187272891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1513187272892 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513187272893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50to25:clk50to25\|clk_out  " "Automatically promoted node clk50to25:clk50to25\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513187272912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk50to25:clk50to25\|clk_out~0 " "Destination node clk50to25:clk50to25\|clk_out~0" {  } { { "clk50to25.v" "" { Text "/home/crystal/Documentos/vga/clk50to25.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513187272912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513187272912 ""}  } { { "clk50to25.v" "" { Text "/home/crystal/Documentos/vga/clk50to25.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513187272912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513187273243 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513187273245 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513187273246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513187273250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513187273253 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513187273254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513187273254 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513187273254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513187273269 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1513187273269 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513187273269 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CNVST " "Node \"ADC_CNVST\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CNVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT1 " "Node \"ADC_DOUT1\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT2 " "Node \"ADC_DOUT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_REFSEL " "Node \"ADC_REFSEL\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_REFSEL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SD " "Node \"ADC_SD\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SEL " "Node \"ADC_SEL\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SEL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_UB " "Node \"ADC_UB\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_UB" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_CLR " "Node \"DAC_CLR\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_CLR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_CS_N " "Node \"DAC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DIN " "Node \"DAC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_SCLK " "Node \"DAC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP0_D\[0\] " "Node \"DISP0_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP0_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP0_D\[1\] " "Node \"DISP0_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP0_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP0_D\[2\] " "Node \"DISP0_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP0_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP0_D\[3\] " "Node \"DISP0_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP0_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP0_D\[4\] " "Node \"DISP0_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP0_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP0_D\[5\] " "Node \"DISP0_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP0_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP0_D\[6\] " "Node \"DISP0_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP0_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP0_D\[7\] " "Node \"DISP0_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP0_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP1_D\[0\] " "Node \"DISP1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP1_D\[1\] " "Node \"DISP1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP1_D\[2\] " "Node \"DISP1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP1_D\[3\] " "Node \"DISP1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP1_D\[4\] " "Node \"DISP1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP1_D\[5\] " "Node \"DISP1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP1_D\[6\] " "Node \"DISP1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISP1_D\[7\] " "Node \"DISP1_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISP1_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_COL " "Node \"ETH_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_CRS " "Node \"ETH_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_MDC " "Node \"ETH_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_MDIO " "Node \"ETH_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RST_N " "Node \"ETH_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RXCLK " "Node \"ETH_RXCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RXCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RXDV " "Node \"ETH_RXDV\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RXDV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RXD\[0\] " "Node \"ETH_RXD\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RXD\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RXD\[1\] " "Node \"ETH_RXD\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RXD\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RXD\[2\] " "Node \"ETH_RXD\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RXD\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RXD\[3\] " "Node \"ETH_RXD\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RXD\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RXER " "Node \"ETH_RXER\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RXER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TXCLK " "Node \"ETH_TXCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TXCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TXD\[0\] " "Node \"ETH_TXD\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TXD\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TXD\[1\] " "Node \"ETH_TXD\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TXD\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TXD\[2\] " "Node \"ETH_TXD\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TXD\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TXD\[3\] " "Node \"ETH_TXD\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TXD\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TXEN " "Node \"ETH_TXEN\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TXEN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TXER " "Node \"ETH_TXER\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TXER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ASDO " "Node \"FLASH_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CS0_N " "Node \"FLASH_CS0_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_CS0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA0 " "Node \"FLASH_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DCLK " "Node \"FLASH_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKIN\[0\] " "Node \"GPIO0_CLKIN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKIN\[1\] " "Node \"GPIO0_CLKIN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKOUT\[0\] " "Node \"GPIO0_CLKOUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKOUT\[1\] " "Node \"GPIO0_CLKOUT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[0\] " "Node \"GPIO0_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[10\] " "Node \"GPIO0_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[11\] " "Node \"GPIO0_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[12\] " "Node \"GPIO0_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[13\] " "Node \"GPIO0_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[14\] " "Node \"GPIO0_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[15\] " "Node \"GPIO0_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[16\] " "Node \"GPIO0_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[17\] " "Node \"GPIO0_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[18\] " "Node \"GPIO0_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[19\] " "Node \"GPIO0_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[1\] " "Node \"GPIO0_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[20\] " "Node \"GPIO0_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[21\] " "Node \"GPIO0_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[22\] " "Node \"GPIO0_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[23\] " "Node \"GPIO0_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[24\] " "Node \"GPIO0_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[25\] " "Node \"GPIO0_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[26\] " "Node \"GPIO0_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[27\] " "Node \"GPIO0_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[28\] " "Node \"GPIO0_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[29\] " "Node \"GPIO0_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[2\] " "Node \"GPIO0_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[30\] " "Node \"GPIO0_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[31\] " "Node \"GPIO0_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[3\] " "Node \"GPIO0_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[4\] " "Node \"GPIO0_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[5\] " "Node \"GPIO0_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[6\] " "Node \"GPIO0_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[7\] " "Node \"GPIO0_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[8\] " "Node \"GPIO0_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[9\] " "Node \"GPIO0_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKIN\[0\] " "Node \"GPIO1_CLKIN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKIN\[1\] " "Node \"GPIO1_CLKIN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKOUT\[0\] " "Node \"GPIO1_CLKOUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKOUT\[1\] " "Node \"GPIO1_CLKOUT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[0\] " "Node \"GPIO1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[10\] " "Node \"GPIO1_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[11\] " "Node \"GPIO1_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[12\] " "Node \"GPIO1_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[13\] " "Node \"GPIO1_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[14\] " "Node \"GPIO1_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[15\] " "Node \"GPIO1_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[16\] " "Node \"GPIO1_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[17\] " "Node \"GPIO1_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[18\] " "Node \"GPIO1_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[19\] " "Node \"GPIO1_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[1\] " "Node \"GPIO1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[20\] " "Node \"GPIO1_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[21\] " "Node \"GPIO1_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[22\] " "Node \"GPIO1_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[23\] " "Node \"GPIO1_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[24\] " "Node \"GPIO1_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[25\] " "Node \"GPIO1_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[26\] " "Node \"GPIO1_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[27\] " "Node \"GPIO1_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[28\] " "Node \"GPIO1_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[29\] " "Node \"GPIO1_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[2\] " "Node \"GPIO1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[30\] " "Node \"GPIO1_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[31\] " "Node \"GPIO1_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[3\] " "Node \"GPIO1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[4\] " "Node \"GPIO1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[5\] " "Node \"GPIO1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[6\] " "Node \"GPIO1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[7\] " "Node \"GPIO1_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[8\] " "Node \"GPIO1_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[9\] " "Node \"GPIO1_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_OVERTEMP_N " "Node \"I2C_OVERTEMP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_OVERTEMP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BACKLIGHT " "Node \"LCD_BACKLIGHT\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BACKLIGHT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[0\] " "Node \"LCD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[1\] " "Node \"LCD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[2\] " "Node \"LCD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[3\] " "Node \"LCD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[4\] " "Node \"LCD_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[5\] " "Node \"LCD_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[6\] " "Node \"LCD_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[7\] " "Node \"LCD_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDM_C\[0\] " "Node \"LEDM_C\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDM_C\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDM_C\[1\] " "Node \"LEDM_C\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDM_C\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDM_C\[2\] " "Node \"LEDM_C\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDM_C\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDM_C\[3\] " "Node \"LEDM_C\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDM_C\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDM_C\[4\] " "Node \"LEDM_C\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDM_C\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDM_R\[0\] " "Node \"LEDM_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDM_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDM_R\[1\] " "Node \"LEDM_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDM_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDM_R\[2\] " "Node \"LEDM_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDM_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDM_R\[3\] " "Node \"LEDM_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDM_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDM_R\[4\] " "Node \"LEDM_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDM_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDM_R\[5\] " "Node \"LEDM_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDM_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDM_R\[6\] " "Node \"LEDM_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDM_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDM_R\[7\] " "Node \"LEDM_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDM_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_B " "Node \"LED_B\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_G " "Node \"LED_G\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_G" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_R " "Node \"LED_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_A\[0\] " "Node \"PROTO_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_A\[1\] " "Node \"PROTO_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_A\[2\] " "Node \"PROTO_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_A\[3\] " "Node \"PROTO_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_A\[4\] " "Node \"PROTO_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_A\[5\] " "Node \"PROTO_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_A\[6\] " "Node \"PROTO_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_A\[7\] " "Node \"PROTO_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_B\[0\] " "Node \"PROTO_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_B\[1\] " "Node \"PROTO_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_B\[2\] " "Node \"PROTO_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_B\[3\] " "Node \"PROTO_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_B\[4\] " "Node \"PROTO_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_B\[5\] " "Node \"PROTO_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_B\[6\] " "Node \"PROTO_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO_B\[7\] " "Node \"PROTO_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PROTO_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[0\] " "Node \"SDRAM_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[10\] " "Node \"SDRAM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[11\] " "Node \"SDRAM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[12\] " "Node \"SDRAM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[1\] " "Node \"SDRAM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[2\] " "Node \"SDRAM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[3\] " "Node \"SDRAM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[4\] " "Node \"SDRAM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[5\] " "Node \"SDRAM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[6\] " "Node \"SDRAM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[7\] " "Node \"SDRAM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[8\] " "Node \"SDRAM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[9\] " "Node \"SDRAM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA\[0\] " "Node \"SDRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA\[1\] " "Node \"SDRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CAS_N " "Node \"SDRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE " "Node \"SDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CLK " "Node \"SDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CS_N " "Node \"SDRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQM\[0\] " "Node \"SDRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQM\[1\] " "Node \"SDRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[0\] " "Node \"SDRAM_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[10\] " "Node \"SDRAM_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[11\] " "Node \"SDRAM_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[12\] " "Node \"SDRAM_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[13\] " "Node \"SDRAM_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[14\] " "Node \"SDRAM_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[15\] " "Node \"SDRAM_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[1\] " "Node \"SDRAM_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[2\] " "Node \"SDRAM_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[3\] " "Node \"SDRAM_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[4\] " "Node \"SDRAM_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[5\] " "Node \"SDRAM_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[6\] " "Node \"SDRAM_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[7\] " "Node \"SDRAM_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[8\] " "Node \"SDRAM_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[9\] " "Node \"SDRAM_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_RAS_N " "Node \"SDRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_WE_N " "Node \"SDRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CD_N " "Node \"SD_CD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_D\[0\] " "Node \"SD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_D\[1\] " "Node \"SD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_D\[2\] " "Node \"SD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_D\[3\] " "Node \"SD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN1 " "Node \"SMA_CLKIN1\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch\[0\] " "Node \"Switch\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch\[1\] " "Node \"Switch\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch\[2\] " "Node \"Switch\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch\[3\] " "Node \"Switch\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_Rx " "Node \"UART_Rx\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_Rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_Tx " "Node \"UART_Tx\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_Tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_D\[0\] " "Node \"USB_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_D\[1\] " "Node \"USB_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_D\[2\] " "Node \"USB_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_D\[3\] " "Node \"USB_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_D\[4\] " "Node \"USB_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_D\[5\] " "Node \"USB_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_D\[6\] " "Node \"USB_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_D\[7\] " "Node \"USB_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_POWEREN_N " "Node \"USB_POWEREN_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_POWEREN_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD " "Node \"USB_RD\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RXF_N " "Node \"USB_RXF_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RXF_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_TXE_N " "Node \"USB_TXE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_TXE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR " "Node \"USB_WR\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_WR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock1_50MHz " "Node \"clock1_50MHz\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock1_50MHz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock2_50MHz " "Node \"clock2_50MHz\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock2_50MHz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock3_50MHz " "Node \"clock3_50MHz\" is assigned to location or region, but does not exist in design" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock3_50MHz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513187273335 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1513187273335 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513187273343 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513187273438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513187275035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513187275294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513187275360 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513187276271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513187276271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513187276617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X34_Y33 X44_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "/home/crystal/Documentos/vga/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y33 to location X44_Y43"} { { 12 { 0 ""} 34 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513187278113 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513187278113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1513187278462 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513187278462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513187278464 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513187278603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513187278615 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513187278858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513187278858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513187279060 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513187279406 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1513187279542 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL U20 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 11 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513187279546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL U22 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 12 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513187279546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL U16 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at U16" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 13 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513187279546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[4\] 3.3-V LVTTL W20 " "Pin KEY\[4\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { KEY[4] } } } { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[4\]" } } } } { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 14 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513187279546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[5\] 3.3-V LVTTL U21 " "Pin KEY\[5\] uses I/O standard 3.3-V LVTTL at U21" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { KEY[5] } } } { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[5\]" } } } } { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 15 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513187279546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[6\] 3.3-V LVTTL V15 " "Pin KEY\[6\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { KEY[6] } } } { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[6\]" } } } } { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 16 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513187279546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[7\] 3.3-V LVTTL W17 " "Pin KEY\[7\] uses I/O standard 3.3-V LVTTL at W17" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { KEY[7] } } } { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[7\]" } } } } { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 17 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513187279546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[8\] 3.3-V LVTTL W19 " "Pin KEY\[8\] uses I/O standard 3.3-V LVTTL at W19" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { KEY[8] } } } { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[8\]" } } } } { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 18 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513187279546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[9\] 3.3-V LVTTL W15 " "Pin KEY\[9\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { KEY[9] } } } { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[9\]" } } } } { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 19 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513187279546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[10\] 3.3-V LVTTL U17 " "Pin KEY\[10\] uses I/O standard 3.3-V LVTTL at U17" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { KEY[10] } } } { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[10\]" } } } } { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 20 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513187279546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[11\] 3.3-V LVTTL Y17 " "Pin KEY\[11\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { KEY[11] } } } { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[11\]" } } } } { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 21 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513187279546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL V22 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 10 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513187279546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50MHz 3.3-V LVTTL T1 " "Pin clock_50MHz uses I/O standard 3.3-V LVTTL at T1" {  } { { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { clock_50MHz } } } { "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/crystal/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock_50MHz" } } } } { "vgaDriver.v" "" { Text "/home/crystal/Documentos/vga/vgaDriver.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/crystal/Documentos/vga/" { { 0 { 0 ""} 0 34 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513187279546 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1513187279546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/crystal/Documentos/vga/output_files/vgaDriver.fit.smsg " "Generated suppressed messages file /home/crystal/Documentos/vga/output_files/vgaDriver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513187279625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 251 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 251 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1206 " "Peak virtual memory: 1206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513187280227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 14:48:00 2017 " "Processing ended: Wed Dec 13 14:48:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513187280227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513187280227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513187280227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513187280227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513187283579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513187283580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 14:48:03 2017 " "Processing started: Wed Dec 13 14:48:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513187283580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513187283580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vgaDriver -c vgaDriver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vgaDriver -c vgaDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513187283580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1513187283785 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513187285066 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513187285129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "818 " "Peak virtual memory: 818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513187285514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 14:48:05 2017 " "Processing ended: Wed Dec 13 14:48:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513187285514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513187285514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513187285514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513187285514 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513187285671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513187287043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513187287044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 14:48:06 2017 " "Processing started: Wed Dec 13 14:48:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513187287044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vgaDriver -c vgaDriver " "Command: quartus_sta vgaDriver -c vgaDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287044 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1513187287128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287345 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaDriver.sdc " "Synopsys Design Constraints File file not found: 'vgaDriver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287593 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287593 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50to25:clk50to25\|clk_out clk50to25:clk50to25\|clk_out " "create_clock -period 1.000 -name clk50to25:clk50to25\|clk_out clk50to25:clk50to25\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513187287594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50MHz clock_50MHz " "create_clock -period 1.000 -name clock_50MHz clock_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513187287594 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287594 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287596 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1513187287596 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513187287618 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513187287654 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.421 " "Worst-case setup slack is -1.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187287654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187287654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.421             -28.669 clk50to25:clk50to25\|clk_out  " "   -1.421             -28.669 clk50to25:clk50to25\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187287654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447              -0.447 clock_50MHz  " "   -0.447              -0.447 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187287654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187287655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187287655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clock_50MHz  " "    0.433               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187287655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 clk50to25:clk50to25\|clk_out  " "    0.464               0.000 clk50to25:clk50to25\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187287655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187287657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187287657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 clock_50MHz  " "   -3.000              -4.285 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187287657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 clk50to25:clk50to25\|clk_out  " "   -1.285             -30.840 clk50to25:clk50to25\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187287657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287657 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513187287713 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187287820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288273 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288324 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513187288326 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.202 " "Worst-case setup slack is -1.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202             -23.957 clk50to25:clk50to25\|clk_out  " "   -1.202             -23.957 clk50to25:clk50to25\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340              -0.340 clock_50MHz  " "   -0.340              -0.340 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clock_50MHz  " "    0.384               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 clk50to25:clk50to25\|clk_out  " "    0.419               0.000 clk50to25:clk50to25\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 clock_50MHz  " "   -3.000              -4.285 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 clk50to25:clk50to25\|clk_out  " "   -1.285             -30.840 clk50to25:clk50to25\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288334 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513187288357 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288480 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513187288481 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.153 " "Worst-case setup slack is -0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153              -1.780 clk50to25:clk50to25\|clk_out  " "   -0.153              -1.780 clk50to25:clk50to25\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 clock_50MHz  " "    0.001               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 clk50to25:clk50to25\|clk_out  " "    0.212               0.000 clk50to25:clk50to25\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 clock_50MHz  " "    0.213               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.316 clock_50MHz  " "   -3.000              -4.316 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 clk50to25:clk50to25\|clk_out  " "   -1.000             -24.000 clk50to25:clk50to25\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513187288490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288490 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288920 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "830 " "Peak virtual memory: 830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513187288964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 14:48:08 2017 " "Processing ended: Wed Dec 13 14:48:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513187288964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513187288964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513187288964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187288964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513187290570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513187290571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 14:48:10 2017 " "Processing started: Wed Dec 13 14:48:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513187290571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513187290571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vgaDriver -c vgaDriver " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vgaDriver -c vgaDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513187290571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1513187290873 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaDriver_7_1200mv_85c_slow.vo /home/crystal/Documentos/vga/simulation/modelsim/ simulation " "Generated file vgaDriver_7_1200mv_85c_slow.vo in folder \"/home/crystal/Documentos/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513187291165 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaDriver_7_1200mv_0c_slow.vo /home/crystal/Documentos/vga/simulation/modelsim/ simulation " "Generated file vgaDriver_7_1200mv_0c_slow.vo in folder \"/home/crystal/Documentos/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513187291194 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaDriver_min_1200mv_0c_fast.vo /home/crystal/Documentos/vga/simulation/modelsim/ simulation " "Generated file vgaDriver_min_1200mv_0c_fast.vo in folder \"/home/crystal/Documentos/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513187291257 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaDriver.vo /home/crystal/Documentos/vga/simulation/modelsim/ simulation " "Generated file vgaDriver.vo in folder \"/home/crystal/Documentos/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513187291282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaDriver_7_1200mv_85c_v_slow.sdo /home/crystal/Documentos/vga/simulation/modelsim/ simulation " "Generated file vgaDriver_7_1200mv_85c_v_slow.sdo in folder \"/home/crystal/Documentos/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513187291303 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaDriver_7_1200mv_0c_v_slow.sdo /home/crystal/Documentos/vga/simulation/modelsim/ simulation " "Generated file vgaDriver_7_1200mv_0c_v_slow.sdo in folder \"/home/crystal/Documentos/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513187291329 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaDriver_min_1200mv_0c_v_fast.sdo /home/crystal/Documentos/vga/simulation/modelsim/ simulation " "Generated file vgaDriver_min_1200mv_0c_v_fast.sdo in folder \"/home/crystal/Documentos/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513187291348 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaDriver_v.sdo /home/crystal/Documentos/vga/simulation/modelsim/ simulation " "Generated file vgaDriver_v.sdo in folder \"/home/crystal/Documentos/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513187291366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1052 " "Peak virtual memory: 1052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513187291394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 14:48:11 2017 " "Processing ended: Wed Dec 13 14:48:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513187291394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513187291394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513187291394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513187291394 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 280 s " "Quartus Prime Full Compilation was successful. 0 errors, 280 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513187291530 ""}
