41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 68 100 44 0 \NUL
Chen, Zhiqi
22 8 96 75 76 0 \NUL
zchen287
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 424 184 473 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 32 384 91 365 0
a_0
22 14 458 269 434 0 \NUL
Displays the hexadecial number
22 14 487 244 463 0 \NUL
specified by output switches
22 397 436 746 412 0 \NUL
Use XOR gate and the pattern of truth table
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 397 464 752 440 0 \NUL
to design a circuit that has the same outputs
22 195 730 508 706 0 \NUL
Implement the truth table by using SOP
22 195 758 668 734 0 \NUL
Output the result on the LED connected to c_0, c_1, and c_2
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
22 14 516 204 492 0 \NUL
in_3, in_2, in_1, and in_0
22 14 545 214 521 0 \NUL
(with in_3 being the most
22 14 574 133 550 0 \NUL
sigificant digit)
22 397 492 685 468 0 \NUL
(b_2, b_1, and b_0) as the truth table
22 195 786 660 762 0 \NUL
(c_1 using only NAND gates and c_2 using only NOR gates)
1 470 159 481 198
1 409 198 398 159
1 337 198 326 159
1 265 198 262 159
1 169 390 136 302
1 169 396 120 326
1 169 402 104 350
1 169 408 88 374
1 328 622 361 639
1 328 662 361 679
1 472 382 473 335
1 544 382 545 335
1 616 382 617 335
1 328 582 361 599
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 68 100 44 0 \NUL
Chen, Zhiqi
22 8 96 75 76 0 \NUL
zchen287
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 32 184 262 164 0 \NUL
placeholder senders and receivers
22 209 350 645 330 0 \NUL
We suggest building each part on a new page using the -/+ buttons
22 253 120 568 96 0 \NUL
My answers start on next page, thanks!
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 86 44 0 \NUL
Chen, Zhiqi
22 8 96 75 76 0 \NUL
zchen287
19 32 288 91 269 0
in_0
19 32 240 91 221 0
in_2
19 32 288 91 269 0
in_0
19 32 264 91 245 0
in_1
19 32 216 91 197 0
in_3
20 362 216 421 197 0
a_3
20 362 240 421 221 0
a_2
20 362 264 421 245 0
a_1
20 362 288 421 269 0
a_0
22 192 155 246 131 0 \NUL
Part A
22 15 331 109 307 0 \NUL
Four inputs
22 338 331 444 307 0 \NUL
Four outputs
22 458 226 779 202 0 \NUL
The four output switches are connected
22 458 255 747 231 0 \NUL
to the 7 segment display component
1 363 206 88 206
1 363 230 88 230
1 363 254 88 254
1 363 278 88 278
38 4
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 86 44 0 \NUL
Chen, Zhiqi
22 8 96 75 76 0 \NUL
zchen287
19 128 204 187 185 0
in_1
19 130 247 189 228 0
in_0
20 437 247 496 228 0
b_1
20 435 323 494 304 0
b_0
20 437 218 496 199 0
b_2
35 327 233 376 184 0 0
14 140 338 189 289
22 292 107 346 83 0 \NUL
Part B
22 137 129 191 105 0 \NUL
Inputs
22 437 129 505 105 0 \NUL
Outputs
22 392 388 784 364 0 \NUL
Each of the output switche is connected to a LED
22 425 418 784 394 0 \NUL
£¨LED on represents "1", off represents "0")
1 328 194 184 194
1 328 222 186 237
1 438 208 373 208
1 438 237 186 237
1 436 313 186 313
38 5
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 86 44 0 \NUL
Chen, Zhiqi
22 8 96 75 76 0 \NUL
zchen287
20 601 573 660 554 0
c_1
20 673 209 732 190 0
c_0
19 176 54 235 35 0
in_2
19 175 94 234 75 0
in_1
19 175 134 234 115 0
in_0
5 265 68 314 19 0
5 266 107 315 58 0
5 266 149 315 100 0
3 401 107 450 58 1 0
4 559 224 608 175 2 0
22 454 442 652 422 0 \NUL
in_2=a; in_1=b; in_0=c; c_0=y
22 453 467 793 447 0 \NUL
According to the truth table, y=a'b'c'+a'bc+ab'c+abc'
3 183 493 232 444 0 1
3 183 531 232 482 0 1
3 310 470 359 421 1 1
3 183 456 232 407 0 1
19 83 441 142 422 0
in_2
19 84 480 143 461 0
in_1
19 83 518 142 499 0
in_0
3 488 588 537 539 2 1
22 612 712 786 692 0 \NUL
1 NAND gate = 1 NOT gate
22 612 736 786 716 0 \NUL
2 NAND gate = 1 AND gate
22 457 761 787 741 0 \NUL
2 NAND gates connect to 1 NAND gate = 1 OR gate
22 389 60 432 40 0 \NUL
Part C
22 479 787 787 767 0 \NUL
Two NAND gates conneted can be canceled out
3 401 219 450 170 1 0
3 401 303 450 254 1 0
3 401 383 450 334 1 0
19 175 172 234 153 0
in_2
19 175 204 234 185 0
in_1
19 175 233 234 214 0
in_0
5 266 187 315 138 0
19 175 262 234 243 0
in_2
19 176 288 235 269 0
in_1
19 176 314 235 295 0
in_0
5 266 303 315 254 0
19 176 342 235 323 0
in_2
19 176 368 235 349 0
in_1
19 176 394 235 375 0
in_0
5 261 409 310 360 0
3 183 569 232 520 0 1
19 83 554 142 535 0
in_2
19 83 580 142 561 0
in_1
19 83 605 142 586 0
in_0
3 311 583 360 534 1 1
3 312 670 361 621 1 1
3 313 756 362 707 1 1
19 83 629 142 610 0
in_2
19 83 655 142 636 0
in_1
19 83 680 142 661 0
in_0
19 82 706 141 687 0
in_2
19 82 732 141 713 0
in_1
19 82 757 141 738 0
in_0
3 185 670 234 621 0 1
3 186 770 235 721 0 1
1 232 44 266 43
1 231 84 267 82
1 231 124 267 124
1 311 43 402 68
1 312 82 402 82
1 312 124 402 96
1 447 82 560 185
1 605 199 674 199
1 139 431 184 417
1 139 431 184 445
1 140 470 184 454
1 140 470 184 482
1 139 508 184 492
1 139 508 184 520
1 229 431 311 431
1 229 468 311 445
1 229 506 311 459
1 356 445 489 549
1 534 563 602 563
1 231 162 267 162
1 312 162 402 180
1 231 194 402 194
1 231 223 402 208
1 447 194 560 194
1 232 278 267 278
1 312 278 402 278
1 231 252 402 264
1 232 304 402 292
1 232 332 402 344
1 232 358 402 358
1 232 384 262 384
1 307 384 402 372
1 447 278 560 204
1 447 358 560 213
1 139 544 184 530
1 139 544 184 558
1 139 570 312 558
1 139 595 312 572
1 229 544 312 544
1 357 558 489 558
1 139 645 186 631
1 139 645 186 659
1 138 747 187 731
1 138 747 187 759
1 139 619 313 631
1 231 645 313 645
1 139 670 313 659
1 138 696 314 717
1 138 722 314 731
1 232 745 314 745
1 358 645 489 568
1 359 731 489 577
38 6
22 8 32 48 12 0 \NUL
Lab 1
22 8 67 100 43 0 \NUL
Chen, Zhiqi
22 8 94 75 74 0 \NUL
zchen287
20 721 227 780 208 0
c_2
19 96 116 155 97 0
in_2
19 96 145 155 126 0
in_1
19 96 174 155 155 0
in_0
4 454 160 503 111 1 1
22 615 467 781 447 0 \NUL
1 NOR gate = 1 NOT gate
22 615 494 781 474 0 \NUL
2 NOR gate = 1 AND gate
22 459 519 781 499 0 \NUL
2 NOR gates connect to 1 NOR gate = 1 AND gate
4 559 242 608 193 2 1
4 655 242 704 193 0 1
22 481 546 781 526 0 \NUL
Two NOR gates conneted can be canceled out
4 196 244 245 195 0 1
19 96 202 155 183 0
in_2
19 96 231 155 212 0
in_1
19 96 270 155 251 0
in_0
19 97 312 156 293 0
in_2
19 97 341 156 322 0
in_1
19 97 370 156 351 0
in_0
19 98 413 157 394 0
in_2
19 99 456 158 437 0
in_1
19 99 485 158 466 0
in_0
4 456 244 505 195 1 1
4 458 356 507 307 1 1
4 458 471 507 422 1 1
4 197 284 246 235 0 1
4 199 432 248 383 0 1
4 198 324 247 275 0 1
4 199 385 248 336 0 1
4 199 471 248 422 0 1
1 152 106 455 121
1 152 135 455 135
1 152 164 455 149
1 500 135 560 203
1 605 217 656 203
1 605 217 656 231
1 701 217 722 217
1 152 221 197 205
1 152 221 197 233
1 152 260 198 245
1 152 260 198 273
1 153 302 199 285
1 153 302 199 313
1 153 360 200 346
1 153 360 200 374
1 154 403 200 393
1 154 403 200 421
1 155 446 200 432
1 155 446 200 460
1 152 192 457 205
1 242 219 457 219
1 243 259 457 233
1 244 299 459 317
1 153 331 459 331
1 245 360 459 345
1 502 219 560 212
1 504 331 560 222
1 245 407 459 432
1 245 446 459 446
1 155 475 459 460
1 504 446 560 231
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
