proc SCHEMATIC_SIP_TestBench3 {} {
make SIP_EGDE_TRIG_D_FLIPFLOP -name xi0 -origin {2620 60}
make pulse -name V0 -origin {2320 80}
make pulse -name V1 -origin {2400 80}
make output -name Qn -origin {2720 60}
make output -name Q -origin {2720 80}
make global -name gnd -origin {2320 120}
make global -name gnd -origin {2400 120}
make name_net -name D -origin {2320 40}
make name_net -name C -origin {2400 40}
make name_net -name D -origin {2510 60}
make name_net -name C -origin {2500 80}
  make_wire 2520 60 2510 60
  make_wire 2520 80 2500 80
}

