Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 20:57:29 2024
| Host         : eecs-digital-27 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu48dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 151
+-----------+----------+-------------------------+------------+
| Rule      | Severity | Description             | Violations |
+-----------+----------+-------------------------+------------+
| DPIP-2    | Warning  | Input pipelining        | 120        |
| DPOP-3    | Warning  | PREG Output pipelining  | 8          |
| DPOP-4    | Warning  | MREG Output pipelining  | 16         |
| PDCN-1569 | Warning  | LUT equation term check | 6          |
| RTSTAT-10 | Warning  | No routable loads       | 1          |
+-----------+----------+-------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[10] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[11] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[12] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[12]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[13] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[13]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[14] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[14]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[1] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[2] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[3] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[4] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[5] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[6] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[7] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[8] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[9] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[9]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/p_0_out input design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[10] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[11] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[12] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[12]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[13] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[13]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[14] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[14]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[1] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[2] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[3] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[4] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[5] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[6] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[7] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[8] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[9] input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[9]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/p_0_out input design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[10] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[11] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[12] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[12]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[13] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[13]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[14] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[14]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[1] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[2] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[3] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[4] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[5] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[6] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[7] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[8] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[9] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[9]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/p_0_out input design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[10] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[11] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[12] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[12]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[13] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[13]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#50 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[14] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[14]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#51 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[1] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#52 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[2] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#53 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[3] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#54 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[4] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#55 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[5] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#56 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[6] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#57 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[7] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#58 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[8] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#59 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[9] input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[9]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#60 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/p_0_out input design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#61 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[10] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#62 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[11] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#63 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[12] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[12]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#64 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[13] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[13]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#65 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[14] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[14]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#66 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[1] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#67 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[2] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#68 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[3] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#69 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[4] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#70 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[5] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#71 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[6] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#72 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[7] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#73 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[8] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#74 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[9] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[9]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#75 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/p_0_out input design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#76 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[10] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#77 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[11] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#78 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[12] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[12]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#79 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[13] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[13]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#80 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[14] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[14]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#81 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[1] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#82 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[2] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#83 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[3] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#84 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[4] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#85 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[5] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#86 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[6] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#87 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[7] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#88 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[8] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#89 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[9] input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[9]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#90 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/p_0_out input design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#91 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[10] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#92 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[11] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#93 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[12] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[12]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#94 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[13] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[13]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#95 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[14] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[14]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#96 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[1] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#97 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[2] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#98 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[3] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#99 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[4] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#100 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[5] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#101 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[6] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#102 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[7] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#103 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[8] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#104 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[9] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[9]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#105 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/p_0_out input design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#106 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[10] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#107 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[11] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#108 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[12] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[12]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#109 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[13] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[13]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#110 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[14] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[14]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#111 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[1] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#112 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[2] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#113 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[3] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#114 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[4] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#115 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[5] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#116 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[6] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#117 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[7] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#118 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[8] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#119 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[9] input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[9]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#120 Warning
Input pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/p_0_out input design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/p_0_out output design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/p_0_out output design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/p_0_out output design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/p_0_out output design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#5 Warning
PREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/p_0_out output design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#6 Warning
PREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/p_0_out output design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#7 Warning
PREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/p_0_out output design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#8 Warning
PREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/p_0_out output design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[14] multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/fir_regs_reg[14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/p_0_out multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_1_I/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[14] multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/fir_regs_reg[14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#4 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/p_0_out multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_1_Q/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#5 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[14] multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/fir_regs_reg[14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#6 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/p_0_out multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_2_I/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#7 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[14] multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/fir_regs_reg[14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#8 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/p_0_out multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_2_Q/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#9 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[14] multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/fir_regs_reg[14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#10 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/p_0_out multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_3_I/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#11 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[14] multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/fir_regs_reg[14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#12 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/p_0_out multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_3_Q/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#13 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[14] multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/fir_regs_reg[14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#14 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/p_0_out multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_4_I/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#15 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[14] multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/fir_regs_reg[14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#16 Warning
MREG Output pipelining  
DSP design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/p_0_out multiplier stage design_1_i/DSP_top_level_w_0/inst/top/fir_4_Q/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#4 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#5 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#6 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
120 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC0[13],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC0[1],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC0[4],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC0[5],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC0[6],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC0[7],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC1[13],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC1[1],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC1[4],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC1[5],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC1[6],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC1[7],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC2[1],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC2[4],
design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/STATUS_ADC2[5]
 (the first 15 of 96 listed nets/buses).
Related violations: <none>


