# Validation-bits-Management-Verilog

Muxes integration and addition of validation bits to the conductual model. Estructural model synthethized through Yosys.

## Requirements

- Iverilog 
- Gtkwave
- Yosys 
-  Make package for console

## Instructions 

- Run the makefile as "make" inside the folder with the files. This will run the main testbench and results in the program.
- Check the Makefile to run the other rules as you require.
