###############################################################################
#                                                                             #
#                                                       17/Feb/2010  18:31:03 #
# IAR C/C++ Compiler V5.30.0.20166/W32, Evaluation Version  for Atmel AVR     #
# Copyright 1996-2009 IAR Systems AB.                                         #
#                                                                             #
#    Source file  =  G:\AVR\EthRadio_buf_inline\FIFO.c                        #
#    Command line =  --string_literals_in_flash G:\AVR\EthRadio_buf_inline\FI #
#                    FO.c --cpu=m32 -ms -o G:\AVR\EthRadio_buf_inline\Debug\O #
#                    bj\ -lC G:\AVR\EthRadio_buf_inline\Debug\List\ -lB       #
#                    G:\AVR\EthRadio_buf_inline\Debug\List\                   #
#                    --initializers_in_flash -s9 --no_code_motion --debug     #
#                    -DENABLE_BIT_DEFINITIONS -e -I "C:\Program Files\IAR     #
#                    Systems\Embedded Workbench Evaluation 5.3\avr\INC\" -I   #
#                    "C:\Program Files\IAR Systems\Embedded Workbench         #
#                    Evaluation 5.3\avr\INC\CLIB\" --eeprom_size 1024         #
#                    --lock_regs=1                                            #
#    List file    =  G:\AVR\EthRadio_buf_inline\Debug\List\FIFO.lst           #
#    Object file  =  G:\AVR\EthRadio_buf_inline\Debug\Obj\FIFO.r90            #
#                                                                             #
#                                                                             #
###############################################################################

G:\AVR\EthRadio_buf_inline\FIFO.c
      1          
      2          #include "compiler.h"

   \                                 In  segment ABSOLUTE, at 0x2e
   \   <__C30> volatile __io _A_SPSR
   \                     _A_SPSR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2f
   \   <__C32> volatile __io _A_SPDR
   \                     _A_SPDR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x31
   \   <__C36> volatile __io _A_DDRD
   \                     _A_DDRD:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x32
   \   <__C38> volatile __io _A_PORTD
   \                     _A_PORTD:
   \   00000000                      DS8 1
      3          #include "stdafx.h"
      4          #include "FIFO.h"
      5          #include "tcp.h"
      6          #include "io.h"
      7          

   \                                 In  segment NEAR_Z, align 1, keep-with-next
   \   00000000                      REQUIRE `?<Segment init: NEAR_Z>`
      8          UINT32 MP3fifo_pRD;//fifo_head;
   \                     MP3fifo_pRD:
   \   00000000                      DS8 4
      9          UINT32 MP3fifo_pWR;//fifo_tail;
   \                     MP3fifo_pWR:
   \   00000004                      DS8 4
     10          //const UINT32 MP3fifo_pSTART;
     11          //const UINT32 MP3fifo_pEND;
     12          
     13          UINT32 ETHfifo_pRD;//fifo_head;
   \                     ETHfifo_pRD:
   \   00000008                      DS8 4
     14          UINT32 ETHfifo_pWR;//fifo_tail;
   \                     ETHfifo_pWR:
   \   0000000C                      DS8 4
     15          
     16          //const UINT32 ETHfifo_pSTART;
     17          //const UINT32 ETHfifo_pEND;
     18          

   \                                 In  segment NEAR_Z, align 1, keep-with-next
   \   00000000                      REQUIRE `?<Segment init: NEAR_Z>`
     19          UINT8 ETHfifo_CNT;
   \                     ETHfifo_CNT:
   \   00000000                      DS8 1
     20          
     21          //volatile UREG MP3FIFO_STATE=MP3FIFO_STATE_FREE;
     22          /*
     23          #pragma vector = TIMER1_OVF_vect
     24          __interrupt  void T1_TASK(void)
     25          {
     26           static UREG div;
     27           
     28             if ((div&(0x7F))==127)
     29             {
     30               OCR1A = (UINT16)(MP3fifo_free()>>7);
     31             }
     32           div++;
     33           //
     34          }
     35          */
     36          
     37          #pragma inline =forced
     38          void fifo_spi_write(UINT8 c)
     39          {
     40          	SPDR = c;
     41                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished            
     42          }
     43          
     44          #pragma inline =forced
     45          UINT8 fifo_spi_read(void)
     46          {
     47          	SPDR = 0xFF;
     48                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished            
     49          	return SPDR;
     50          }
     51          
     52          

   \                                 In  segment CODE, align 2, keep-with-next
     53          UINT32 ETHfifo_free(void)
   \                     ETHfifo_free:
     54          {
     55          	UINT32 free;
     56          	if(ETHfifo_pRD > ETHfifo_pWR)
   \   00000000   ....               LDI     R30, LOW(MP3fifo_pRD)
   \   00000002   ....               LDI     R31, (MP3fifo_pRD) >> 8
   \   00000004   8504               LDD     R16, Z+12
   \   00000006   8515               LDD     R17, Z+13
   \   00000008   8526               LDD     R18, Z+14
   \   0000000A   8537               LDD     R19, Z+15
   \   0000000C   8540               LDD     R20, Z+8
   \   0000000E   8551               LDD     R21, Z+9
   \   00000010   8562               LDD     R22, Z+10
   \   00000012   8573               LDD     R23, Z+11
   \   00000014   1704               CP      R16, R20
   \   00000016   0715               CPC     R17, R21
   \   00000018   0726               CPC     R18, R22
   \   0000001A   0737               CPC     R19, R23
   \   0000001C   018A               MOVW    R17:R16, R21:R20
   \   0000001E   019B               MOVW    R19:R18, R23:R22
   \   00000020   8544               LDD     R20, Z+12
   \   00000022   8555               LDD     R21, Z+13
   \   00000024   8566               LDD     R22, Z+14
   \   00000026   8577               LDD     R23, Z+15
   \   00000028   F428               BRCC    ??ETHfifo_free_0
     57          	{
     58          		free = ETHfifo_pRD-ETHfifo_pWR;
   \   0000002A   1B04               SUB     R16, R20
   \   0000002C   0B15               SBC     R17, R21
   \   0000002E   0B26               SBC     R18, R22
   \   00000030   0B37               SBC     R19, R23
   \   00000032   C012               RJMP    ??ETHfifo_free_1
     59          	}
     60          	else if(ETHfifo_pRD < ETHfifo_pWR)
   \                     ??ETHfifo_free_0:
   \   00000034   1704               CP      R16, R20
   \   00000036   0715               CPC     R17, R21
   \   00000038   0726               CPC     R18, R22
   \   0000003A   0737               CPC     R19, R23
   \   0000003C   F448               BRCC    ??ETHfifo_free_2
     61          	{
     62          		free = ETHfifo_pEND-ETHfifo_pWR+1+ETHfifo_pRD-ETHfifo_pSTART;
   \   0000003E   1B04               SUB     R16, R20
   \   00000040   0B15               SBC     R17, R21
   \   00000042   0B26               SBC     R18, R22
   \   00000044   0B37               SBC     R19, R23
   \   00000046   5405               SUBI    R16, 69
   \   00000048   4C19               SBCI    R17, 201
   \   0000004A   4F2F               SBCI    R18, 255
   \   0000004C   4F3F               SBCI    R19, 255
   \   0000004E   C004               RJMP    ??ETHfifo_free_1
     63          	}
     64          	else
     65          	{
     66          		free = ETHfifo_pEND-ETHfifo_pSTART+1;
   \                     ??ETHfifo_free_2:
   \   00000050   EB0B               LDI     R16, 187
   \   00000052   E316               LDI     R17, 54
   \   00000054   E020               LDI     R18, 0
   \   00000056   E030               LDI     R19, 0
     67          	}
     68          	return free-1;
   \                     ??ETHfifo_free_1:
   \   00000058                      REQUIRE ?Subroutine0
   \   00000058                      ;               // Fall through to label ?Subroutine0
     69          }

   \                                 In  segment CODE, align 2, keep-with-next
   \                     ?Subroutine0:
   \   00000000   5001               SUBI    R16, 1
   \   00000002   4010               SBCI    R17, 0
   \   00000004   4020               SBCI    R18, 0
   \   00000006   4030               SBCI    R19, 0
   \   00000008   9508               RET
     70          

   \                                 In  segment CODE, align 2, keep-with-next
     71          UINT32 ETHfifo_len(void)
   \                     ETHfifo_len:
     72          {
     73          	UINT32 len;
     74          
     75          	if(ETHfifo_pRD > ETHfifo_pWR)
   \   00000000   ....               LDI     R30, LOW(MP3fifo_pRD)
   \   00000002   ....               LDI     R31, (MP3fifo_pRD) >> 8
   \   00000004   8504               LDD     R16, Z+12
   \   00000006   8515               LDD     R17, Z+13
   \   00000008   8526               LDD     R18, Z+14
   \   0000000A   8537               LDD     R19, Z+15
   \   0000000C   8540               LDD     R20, Z+8
   \   0000000E   8551               LDD     R21, Z+9
   \   00000010   8562               LDD     R22, Z+10
   \   00000012   8573               LDD     R23, Z+11
   \   00000014   1704               CP      R16, R20
   \   00000016   0715               CPC     R17, R21
   \   00000018   0726               CPC     R18, R22
   \   0000001A   0737               CPC     R19, R23
   \   0000001C   F448               BRCC    ??ETHfifo_len_0
     76          	{
     77          		len = ETHfifo_pEND-ETHfifo_pRD+1+ETHfifo_pWR-ETHfifo_pSTART;
   \   0000001E   1B04               SUB     R16, R20
   \   00000020   0B15               SBC     R17, R21
   \   00000022   0B26               SBC     R18, R22
   \   00000024   0B37               SBC     R19, R23
   \   00000026   5405               SUBI    R16, 69
   \   00000028   4C19               SBCI    R17, 201
   \   0000002A   4F2F               SBCI    R18, 255
   \   0000002C   4F3F               SBCI    R19, 255
   \   0000002E   9508               RET
     78          	}
     79          	else if(ETHfifo_pRD < ETHfifo_pWR)
   \                     ??ETHfifo_len_0:
   \   00000030   018A               MOVW    R17:R16, R21:R20
   \   00000032   019B               MOVW    R19:R18, R23:R22
   \   00000034   8544               LDD     R20, Z+12
   \   00000036   8555               LDD     R21, Z+13
   \   00000038   8566               LDD     R22, Z+14
   \   0000003A   8577               LDD     R23, Z+15
   \   0000003C   1704               CP      R16, R20
   \   0000003E   0715               CPC     R17, R21
   \   00000040   0726               CPC     R18, R22
   \   00000042   0737               CPC     R19, R23
   \   00000044   F438               BRCC    ??ETHfifo_len_1
     80          	{
     81          		len = ETHfifo_pWR-ETHfifo_pRD;
   \   00000046   018A               MOVW    R17:R16, R21:R20
   \   00000048   019B               MOVW    R19:R18, R23:R22
   \   0000004A   8540               LDD     R20, Z+8
   \   0000004C   8551               LDD     R21, Z+9
   \   0000004E   8562               LDD     R22, Z+10
   \   00000050   8573               LDD     R23, Z+11
   \   00000052   ....               RJMP    ?Subroutine2
     82          	}
     83          	else
     84          	{
     85          		len = 0;
   \                     ??ETHfifo_len_1:
   \   00000054   ....               RJMP    ?Subroutine1
     86          	}
     87          
     88          	return len;
     89          }

   \                                 In  segment CODE, align 2, keep-with-next
   \                     ?Subroutine2:
   \   00000000   1B04               SUB     R16, R20
   \   00000002   0B15               SBC     R17, R21
   \   00000004   0B26               SBC     R18, R22
   \   00000006   0B37               SBC     R19, R23
   \   00000008   9508               RET

   \                                 In  segment CODE, align 2, keep-with-next
   \                     ?Subroutine1:
   \   00000000   E000               LDI     R16, 0
   \   00000002   E010               LDI     R17, 0
   \   00000004   E020               LDI     R18, 0
   \   00000006   E030               LDI     R19, 0
   \   00000008   9508               RET
     90          
     91          

   \                                 In  segment CODE, align 2, keep-with-next
     92          UINT32 MP3fifo_free(void)
   \                     MP3fifo_free:
     93          {
     94          	UINT32 free;
     95          	if(MP3fifo_pRD > MP3fifo_pWR)
   \   00000000   ....               LDI     R30, LOW(MP3fifo_pRD)
   \   00000002   ....               LDI     R31, (MP3fifo_pRD) >> 8
   \   00000004   8104               LDD     R16, Z+4
   \   00000006   8115               LDD     R17, Z+5
   \   00000008   8126               LDD     R18, Z+6
   \   0000000A   8137               LDD     R19, Z+7
   \   0000000C   8140               LD      R20, Z
   \   0000000E   8151               LDD     R21, Z+1
   \   00000010   8162               LDD     R22, Z+2
   \   00000012   8173               LDD     R23, Z+3
   \   00000014   1704               CP      R16, R20
   \   00000016   0715               CPC     R17, R21
   \   00000018   0726               CPC     R18, R22
   \   0000001A   0737               CPC     R19, R23
   \   0000001C   018A               MOVW    R17:R16, R21:R20
   \   0000001E   019B               MOVW    R19:R18, R23:R22
   \   00000020   8144               LDD     R20, Z+4
   \   00000022   8155               LDD     R21, Z+5
   \   00000024   8166               LDD     R22, Z+6
   \   00000026   8177               LDD     R23, Z+7
   \   00000028   F428               BRCC    ??MP3fifo_free_0
     96          	{
     97          		free = MP3fifo_pRD-MP3fifo_pWR;
   \   0000002A   1B04               SUB     R16, R20
   \   0000002C   0B15               SBC     R17, R21
   \   0000002E   0B26               SBC     R18, R22
   \   00000030   0B37               SBC     R19, R23
   \   00000032   C015               RJMP    ??MP3fifo_free_1
     98          	}
     99          	else if(MP3fifo_pRD < MP3fifo_pWR)
   \                     ??MP3fifo_free_0:
   \   00000034   1704               CP      R16, R20
   \   00000036   0715               CPC     R17, R21
   \   00000038   0726               CPC     R18, R22
   \   0000003A   0737               CPC     R19, R23
   \   0000003C   E404               LDI     R16, 68
   \   0000003E   EC19               LDI     R17, 201
   \   00000040   E021               LDI     R18, 1
   \   00000042   E030               LDI     R19, 0
   \   00000044   F460               BRCC    ??MP3fifo_free_1
    100          	{
    101          		free = MP3fifo_pEND-MP3fifo_pWR+1+MP3fifo_pRD-MP3fifo_pSTART;
   \   00000046   1B04               SUB     R16, R20
   \   00000048   0B15               SBC     R17, R21
   \   0000004A   0B26               SBC     R18, R22
   \   0000004C   0B37               SBC     R19, R23
   \   0000004E   8140               LD      R20, Z
   \   00000050   8151               LDD     R21, Z+1
   \   00000052   8162               LDD     R22, Z+2
   \   00000054   8173               LDD     R23, Z+3
   \   00000056   0F04               ADD     R16, R20
   \   00000058   1F15               ADC     R17, R21
   \   0000005A   1F26               ADC     R18, R22
   \   0000005C   1F37               ADC     R19, R23
    102          	}
    103          	else
    104          	{
    105          		free = MP3fifo_pEND-MP3fifo_pSTART+1;
    106          	}
    107          	return free-1;
   \                     ??MP3fifo_free_1:
   \   0000005E   ....               RJMP    ?Subroutine0
    108          }
    109          
    110          

   \                                 In  segment CODE, align 2, keep-with-next
    111          UINT32 MP3fifo_len(void)
   \                     MP3fifo_len:
    112          {
    113          	UINT32 len;
    114          
    115          	if(MP3fifo_pRD > MP3fifo_pWR)
   \   00000000   ....               LDI     R30, LOW(MP3fifo_pRD)
   \   00000002   ....               LDI     R31, (MP3fifo_pRD) >> 8
   \   00000004   8104               LDD     R16, Z+4
   \   00000006   8115               LDD     R17, Z+5
   \   00000008   8126               LDD     R18, Z+6
   \   0000000A   8137               LDD     R19, Z+7
   \   0000000C   8140               LD      R20, Z
   \   0000000E   8151               LDD     R21, Z+1
   \   00000010   8162               LDD     R22, Z+2
   \   00000012   8173               LDD     R23, Z+3
   \   00000014   1704               CP      R16, R20
   \   00000016   0715               CPC     R17, R21
   \   00000018   0726               CPC     R18, R22
   \   0000001A   0737               CPC     R19, R23
   \   0000001C   F488               BRCC    ??MP3fifo_len_0
    116          	{
    117          		len = MP3fifo_pEND-MP3fifo_pRD+1+MP3fifo_pWR-MP3fifo_pSTART;
   \   0000001E   E404               LDI     R16, 68
   \   00000020   EC19               LDI     R17, 201
   \   00000022   E021               LDI     R18, 1
   \   00000024   E030               LDI     R19, 0
   \   00000026   1B04               SUB     R16, R20
   \   00000028   0B15               SBC     R17, R21
   \   0000002A   0B26               SBC     R18, R22
   \   0000002C   0B37               SBC     R19, R23
   \   0000002E   8144               LDD     R20, Z+4
   \   00000030   8155               LDD     R21, Z+5
   \   00000032   8166               LDD     R22, Z+6
   \   00000034   8177               LDD     R23, Z+7
   \   00000036   0F04               ADD     R16, R20
   \   00000038   1F15               ADC     R17, R21
   \   0000003A   1F26               ADC     R18, R22
   \   0000003C   1F37               ADC     R19, R23
   \   0000003E   9508               RET
    118          	}
    119          	else if(MP3fifo_pRD < MP3fifo_pWR)
   \                     ??MP3fifo_len_0:
   \   00000040   018A               MOVW    R17:R16, R21:R20
   \   00000042   019B               MOVW    R19:R18, R23:R22
   \   00000044   8144               LDD     R20, Z+4
   \   00000046   8155               LDD     R21, Z+5
   \   00000048   8166               LDD     R22, Z+6
   \   0000004A   8177               LDD     R23, Z+7
   \   0000004C   1704               CP      R16, R20
   \   0000004E   0715               CPC     R17, R21
   \   00000050   0726               CPC     R18, R22
   \   00000052   0737               CPC     R19, R23
   \   00000054   F438               BRCC    ??MP3fifo_len_1
    120          	{
    121          		len = MP3fifo_pWR-MP3fifo_pRD;
   \   00000056   018A               MOVW    R17:R16, R21:R20
   \   00000058   019B               MOVW    R19:R18, R23:R22
   \   0000005A   8140               LD      R20, Z
   \   0000005C   8151               LDD     R21, Z+1
   \   0000005E   8162               LDD     R22, Z+2
   \   00000060   8173               LDD     R23, Z+3
   \   00000062   ....               RJMP    ?Subroutine2
    122          	}
    123          	else
    124          	{
    125          		len = 0;
   \                     ??MP3fifo_len_1:
   \   00000064   ....               RJMP    ?Subroutine1
    126          	}
    127          
    128          	return len;
    129          }
    130          

   \                                 In  segment CODE, align 2, keep-with-next
    131          void fifo_init(void)
   \                     fifo_init:
    132          {
    133          
    134                  MP3fifo_pWR = MP3fifo_pSTART;
   \   00000000   ....               LDI     R30, LOW(MP3fifo_pRD)
   \   00000002   ....               LDI     R31, (MP3fifo_pRD) >> 8
   \   00000004   E000               LDI     R16, 0
   \   00000006   E030               LDI     R19, 0
   \   00000008   8304               STD     Z+4, R16
   \   0000000A   8305               STD     Z+5, R16
   \   0000000C   8306               STD     Z+6, R16
   \   0000000E   8307               STD     Z+7, R16
    135          	MP3fifo_pRD = MP3fifo_pSTART;        
   \   00000010   8300               ST      Z, R16
   \   00000012   8301               STD     Z+1, R16
   \   00000014   8302               STD     Z+2, R16
   \   00000016   8303               STD     Z+3, R16
    136          
    137          
    138                  ETHfifo_pWR = ETHfifo_pSTART;
   \   00000018   E405               LDI     R16, 69
   \   0000001A   EC19               LDI     R17, 201
   \   0000001C   E021               LDI     R18, 1
   \   0000001E   8704               STD     Z+12, R16
   \   00000020   8715               STD     Z+13, R17
   \   00000022   8726               STD     Z+14, R18
   \   00000024   8737               STD     Z+15, R19
    139          	ETHfifo_pRD = ETHfifo_pSTART;
   \   00000026   8700               STD     Z+8, R16
   \   00000028   8711               STD     Z+9, R17
   \   0000002A   8722               STD     Z+10, R18
   \   0000002C   8733               STD     Z+11, R19
    140                  
    141                  sbi (FM_DDR, FM_CS);
   \   0000002E   9A8C               SBI     0x11, 0x04
    142                  
    143          	FM_CS_ENABLE();
   \   00000030   9894               CBI     0x12, 0x04
    144                  SPDR=FM_WREN;
   \   00000032   E006               LDI     R16, 6
   \   00000034   B90F               OUT     0x0F, R16
    145                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished            
   \                     ??fifo_init_0:
   \   00000036   9B77               SBIS    0x0E, 0x07
   \   00000038   CFFE               RJMP    ??fifo_init_0
    146          	FM_CS_DISABLE();
   \   0000003A   9A94               SBI     0x12, 0x04
    147          
    148          	FM_CS_ENABLE();
   \   0000003C   9894               CBI     0x12, 0x04
    149                  SPDR=FM_WRSR;
   \   0000003E   B92F               OUT     0x0F, R18
    150                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished            
   \                     ??fifo_init_1:
   \   00000040   9B77               SBIS    0x0E, 0x07
   \   00000042   CFFE               RJMP    ??fifo_init_1
    151                  SPDR=0x00;
   \   00000044   B93F               OUT     0x0F, R19
    152                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished                   
   \                     ??fifo_init_2:
   \   00000046   9B77               SBIS    0x0E, 0x07
   \   00000048   CFFE               RJMP    ??fifo_init_2
    153          	FM_CS_DISABLE();
   \   0000004A   9A94               SBI     0x12, 0x04
    154                  
    155          	FM_CS_ENABLE();
   \   0000004C   9894               CBI     0x12, 0x04
    156                  SPDR=FM_WRSR;
   \   0000004E   B92F               OUT     0x0F, R18
    157                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished            
   \                     ??fifo_init_3:
   \   00000050   9B77               SBIS    0x0E, 0x07
   \   00000052   CFFE               RJMP    ??fifo_init_3
    158                  SPDR=0x00;        
   \   00000054   B93F               OUT     0x0F, R19
    159                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished            
   \                     ??fifo_init_4:
   \   00000056   9B77               SBIS    0x0E, 0x07
   \   00000058   CFFE               RJMP    ??fifo_init_4
    160          	FM_CS_DISABLE();
   \   0000005A   9A94               SBI     0x12, 0x04
    161          	return;
   \   0000005C   9508               RET
   \   0000005E                      REQUIRE _A_SPSR
   \   0000005E                      REQUIRE _A_SPDR
   \   0000005E                      REQUIRE _A_DDRD
   \   0000005E                      REQUIRE _A_PORTD
    162          }
    163          
    164          

   \                                 In  segment NEAR_F, align 1, keep-with-next
    165          char const __flash _EthWRlen[]="\r\nEFW l:";
   \                     _EthWRlen:
   \   00000000   0A0D46452057       DC8 "\015\012EFW l:"
   \              3A6C00      

   \                                 In  segment NEAR_F, align 1, keep-with-next
    166          char const __flash _EthTS[]="TS:"; 
   \                     _EthTS:
   \   00000000   5354003A           DC8 "TS:"

   \                                 In  segment NEAR_F, align 1, keep-with-next
    167          char const __flash _EthCNT[]="EFCNT:";
   \                     _EthCNT:
   \   00000000   46454E433A54       DC8 "EFCNT:"
   \              00          

   \                                 In  segment NEAR_F, align 1, keep-with-next
    168          char const __flash _EthpWRH[]="pWRH:";
   \                     _EthpWRH:
   \   00000000   57704852003A       DC8 "pWRH:"

   \                                 In  segment NEAR_F, align 1, keep-with-next
    169          char const __flash _EthpWRL[]="pWRL:";
   \                     _EthpWRL:
   \   00000000   57704C52003A       DC8 "pWRL:"
    170          

   \                                 In  segment NEAR_F, align 1, keep-with-next
    171          char const __flash _EthRDlen[]="\r\nEFR l:";
   \                     _EthRDlen:
   \   00000000   0A0D46452052       DC8 "\015\012EFR l:"
   \              3A6C00      

   \                                 In  segment NEAR_F, align 1, keep-with-next
    172          char const __flash _EthpRDH[]="pRDH:";
   \                     _EthpRDH:
   \   00000000   52704844003A       DC8 "pRDH:"

   \                                 In  segment NEAR_F, align 1, keep-with-next
    173          char const __flash _EthpRDL[]="pRDL:";
   \                     _EthpRDL:
   \   00000000   52704C44003A       DC8 "pRDL:"
    174          
    175          
    176          

   \                                 In  segment CODE, align 2, keep-with-next
    177          void fifo_test()
   \                     fifo_test:
    178          {
    179                  UINT32 addr=0x00000000;
   \   00000000   E000               LDI     R16, 0
   \   00000002   E010               LDI     R17, 0
   \   00000004   E020               LDI     R18, 0
   \   00000006   E030               LDI     R19, 0
    180                  UINT32 ENDaddr=0x0001FFFF;
    181                  sbi(PORTD, PD5);
   \   00000008   9A95               SBI     0x12, 0x05
    182                  FM_CS_ENABLE();
   \   0000000A   9894               CBI     0x12, 0x04
    183          	SPDR=FM_WREN;
   \   0000000C   E046               LDI     R20, 6
   \   0000000E   B94F               OUT     0x0F, R20
    184                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished    
   \                     ??fifo_test_0:
   \   00000010   9B77               SBIS    0x0E, 0x07
   \   00000012   CFFE               RJMP    ??fifo_test_0
    185          	FM_CS_DISABLE();
   \   00000014   9A94               SBI     0x12, 0x04
    186          
    187          	FM_CS_ENABLE();
   \   00000016   9894               CBI     0x12, 0x04
    188          	SPDR=FM_WRITE;
   \   00000018   E042               LDI     R20, 2
   \   0000001A   B94F               OUT     0x0F, R20
    189                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished    
   \                     ??fifo_test_1:
   \   0000001C   9B77               SBIS    0x0E, 0x07
   \   0000001E   CFFE               RJMP    ??fifo_test_1
    190                  
    191                 	SPDR=(addr>>16);
   \   00000020   E040               LDI     R20, 0
   \   00000022   B90F               OUT     0x0F, R16
    192                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished    
   \                     ??fifo_test_2:
   \   00000024   9B77               SBIS    0x0E, 0x07
   \   00000026   CFFE               RJMP    ??fifo_test_2
    193          	SPDR=(addr>>8);
   \   00000028   B90F               OUT     0x0F, R16
    194                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished    
   \                     ??fifo_test_3:
   \   0000002A   9B77               SBIS    0x0E, 0x07
   \   0000002C   CFFE               RJMP    ??fifo_test_3
    195          	SPDR=(addr);
   \   0000002E   B90F               OUT     0x0F, R16
    196                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished    
   \                     ??fifo_test_4:
   \   00000030   9B77               SBIS    0x0E, 0x07
   \   00000032   CFFE               RJMP    ??fifo_test_4
    197                  
    198                  while (addr<=ENDaddr)
    199                  {
    200                    SPDR=(UREG)(addr);
   \                     ??fifo_test_5:
   \   00000034   B90F               OUT     0x0F, R16
    201                    while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished    
   \                     ??fifo_test_6:
   \   00000036   9B77               SBIS    0x0E, 0x07
   \   00000038   CFFE               RJMP    ??fifo_test_6
    202                    addr++;        	
   \   0000003A   5F0F               SUBI    R16, 255
   \   0000003C   4F1F               SBCI    R17, 255
   \   0000003E   4F2F               SBCI    R18, 255
   \   00000040   4F3F               SBCI    R19, 255
    203            //	  addr &= (FM_SIZE-1);
    204                  }        
   \   00000042   3000               CPI     R16, 0
   \   00000044   0714               CPC     R17, R20
   \   00000046   E042               LDI     R20, 2
   \   00000048   0724               CPC     R18, R20
   \   0000004A   E040               LDI     R20, 0
   \   0000004C   0734               CPC     R19, R20
   \   0000004E   F390               BRCS    ??fifo_test_5
    205          	FM_CS_DISABLE();                
   \   00000050   9A94               SBI     0x12, 0x04
    206                  UREG k, error=0;
   \   00000052   E060               LDI     R22, 0
    207                  addr=0x00000000;
   \   00000054   E000               LDI     R16, 0
   \   00000056   E010               LDI     R17, 0
   \   00000058   E020               LDI     R18, 0
   \   0000005A   E030               LDI     R19, 0
    208                  FM_CS_ENABLE();
   \   0000005C   9894               CBI     0x12, 0x04
    209          	SPDR=FM_READ;
   \   0000005E   E043               LDI     R20, 3
   \   00000060   B94F               OUT     0x0F, R20
    210                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished
   \                     ??fifo_test_7:
   \   00000062   9B77               SBIS    0x0E, 0x07
   \   00000064   CFFE               RJMP    ??fifo_test_7
    211                  SPDR=(addr>>16);
   \   00000066   B96F               OUT     0x0F, R22
    212                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished    
   \                     ??fifo_test_8:
   \   00000068   9B77               SBIS    0x0E, 0x07
   \   0000006A   CFFE               RJMP    ??fifo_test_8
    213          	SPDR=(addr>>8);
   \   0000006C   B96F               OUT     0x0F, R22
    214                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished    
   \                     ??fifo_test_9:
   \   0000006E   9B77               SBIS    0x0E, 0x07
   \   00000070   CFFE               RJMP    ??fifo_test_9
    215          	SPDR=(addr);
   \   00000072   B96F               OUT     0x0F, R22
    216                  while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished    
   \                     ??fifo_test_10:
   \   00000074   9B77               SBIS    0x0E, 0x07
   \   00000076   CFFE               RJMP    ??fifo_test_10
    217                  while (addr<ENDaddr)
    218                  {
    219                    SPDR=0xFF;
   \                     ??fifo_test_11:
   \   00000078   EF4F               LDI     R20, 255
   \   0000007A   B94F               OUT     0x0F, R20
    220                    while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished    
   \                     ??fifo_test_12:
   \   0000007C   9B77               SBIS    0x0E, 0x07
   \   0000007E   CFFE               RJMP    ??fifo_test_12
    221                    k=SPDR;
   \   00000080   B17F               IN      R23, 0x0F
    222                    if (k!=(UREG)(addr)) error=1;
   \   00000082   1770               CP      R23, R16
   \   00000084   F009               BREQ    ??fifo_test_13
   \   00000086   E061               LDI     R22, 1
    223                    addr++;        	
   \                     ??fifo_test_13:
   \   00000088   5F0F               SUBI    R16, 255
   \   0000008A   4F1F               SBCI    R17, 255
   \   0000008C   4F2F               SBCI    R18, 255
   \   0000008E   4F3F               SBCI    R19, 255
    224          //  	  addr &= (FM_SIZE-1);
    225                  }        
   \   00000090   3F0F               CPI     R16, 255
   \   00000092   0714               CPC     R17, R20
   \   00000094   E041               LDI     R20, 1
   \   00000096   0724               CPC     R18, R20
   \   00000098   E040               LDI     R20, 0
   \   0000009A   0734               CPC     R19, R20
   \   0000009C   F368               BRCS    ??fifo_test_11
    226          	FM_CS_DISABLE();
   \   0000009E   9A94               SBI     0x12, 0x04
    227                  cbi(PORTD, PD5);
   \   000000A0   9895               CBI     0x12, 0x05
    228                  if (error) 
   \   000000A2   2366               TST     R22
   \   000000A4   F0B9               BREQ    ??fifo_test_14
    229                  {
    230                    for (k=1; k<10;k++)
   \   000000A6   E009               LDI     R16, 9
    231                    {
    232                      sbi (PORTD, PD5);
   \                     ??fifo_test_15:
   \   000000A8   9A95               SBI     0x12, 0x05
    233                      _delay_ms(500);
   \   000000AA   EF4F               LDI     R20, 255
   \   000000AC   E659               LDI     R21, 105
   \   000000AE   E168               LDI     R22, 24
   \   000000B0   5041               SUBI    R20, 1
   \   000000B2   4050               SBCI    R21, 0
   \   000000B4   4060               SBCI    R22, 0
   \   000000B6   F7E1               BRNE    $-6
   \   000000B8   C000               RJMP    $+2
   \   000000BA   0000               NOP
    234                      cbi (PORTD, PD5);
   \   000000BC   9895               CBI     0x12, 0x05
    235                      _delay_ms(500);  
   \   000000BE   EF4F               LDI     R20, 255
   \   000000C0   E659               LDI     R21, 105
   \   000000C2   E168               LDI     R22, 24
   \   000000C4   5041               SUBI    R20, 1
   \   000000C6   4050               SBCI    R21, 0
   \   000000C8   4060               SBCI    R22, 0
   \   000000CA   F7E1               BRNE    $-6
   \   000000CC   C000               RJMP    $+2
   \   000000CE   0000               NOP
    236                    }
   \   000000D0   950A               DEC     R16
   \   000000D2   F751               BRNE    ??fifo_test_15
    237                  }                
    238          }
   \                     ??fifo_test_14:
   \   000000D4   9508               RET
   \   000000D6                      REQUIRE _A_SPSR
   \   000000D6                      REQUIRE _A_SPDR
   \   000000D6                      REQUIRE _A_PORTD
    239          
    240          /* 
    241          void ETHfifo_write(UINT8 *data, UINT16 len, UINT8 TS)
    242          {
    243          	UINT32 pWR;
    244                  UINT16 len1, len2, len3;
    245          	UINT8 c;
    246          	if(len == 0)	return;
    247                  if (ETHfifo_free() < ETH_MAX_PACKET_SIZE+3) return; // если пакет+длина+таймаут не влезут - не пишем
    248          	UINT8 header_cnt=0;
    249                 	pWR = ETHfifo_pWR;
    250                  len+=3; //  к длине Ethernet пакета добавим 2 байта его длины и 1 байт метки времени
    251                  #ifdef CONSOLE_DEBUG
    252                  _print_num (_EthWRlen,len); _print_num (_EthTS,(UINT16)TS);
    253                  _print_num (_EthpWRH,(UINT16)(pWR>>16)); _print_num (_EthpWRL,(UINT16)pWR);
    254                  #endif
    255                  if ((pWR+len)>ETHfifo_pEND) // при записи упремся в потолок... надо разбить на 2 записи
    256                  {          
    257                    len1=(ETHfifo_pEND-pWR+1); // размер первой порции
    258                    len2=len-len1; // размер второй порции
    259          
    260                      FM_CS_ENABLE();
    261            	    fifo_spi_write(FM_WREN);
    262          	    FM_CS_DISABLE();
    263            	    FM_CS_ENABLE();
    264                      fifo_spi_write(FM_WRITE); 
    265                 	    fifo_spi_write(pWR>>16);
    266          	    fifo_spi_write(pWR>>8);
    267          	    fifo_spi_write(pWR);	// Открыли сессию записи в FIFO                         
    268                      // дописали до крайнего верхнего байта - двигаем голову в начало
    269                      pWR= ETHfifo_pSTART;	  
    270                      ETHfifo_pWR=pWR;  
    271          	    for(; len1!=0; len1--)
    272          	    {
    273                         switch (header_cnt)
    274                          {
    275                            case 0:
    276                              c=(UINT8) ((len-3) >>8);
    277                              header_cnt++;
    278                              break;
    279                            case 1:
    280                              c=(UINT8) (len-3);
    281                              header_cnt++;
    282                              break;
    283                            case 2:  
    284                              c= TS;
    285                              header_cnt++;
    286                              break;
    287                            default:
    288                              c = *data++;
    289                            break;
    290                          }             		
    291                          SPDR = c;
    292          		while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished 
    293          	    }
    294          	  FM_CS_DISABLE();               
    295          
    296                    if (len2)
    297                    {
    298                      // вторая запись - дописываем то, что не влезло                    
    299                      FM_CS_ENABLE();
    300          	    fifo_spi_write(FM_WREN);
    301          	    FM_CS_DISABLE();
    302          	    FM_CS_ENABLE();
    303                      fifo_spi_write(FM_WRITE);
    304                 	    fifo_spi_write(pWR>>16);
    305          	    fifo_spi_write(pWR>>8);
    306          	    fifo_spi_write(pWR);	
    307                      // двигаем голову на след. ячейку
    308                      pWR+= len2;
    309          	    ETHfifo_pWR = pWR;
    310          	    for(; len2!=0; len2--)
    311          	    {
    312                         switch (header_cnt)
    313                          {
    314                            case 0:
    315                              c=(UINT8) ((len-3) >>8);
    316                              header_cnt++;
    317                              break;
    318                            case 1:
    319                              c=(UINT8) (len-3);
    320                              header_cnt++;
    321                              break;
    322                            case 2:  
    323                              c= TS;
    324                              header_cnt++;
    325                              break;
    326                            default:
    327                              c = *data++;
    328                            break;
    329                          }                   
    330          		SPDR = c;
    331          		while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished
    332          	    }
    333          	  FM_CS_DISABLE();
    334                    }
    335                  }
    336                  else // пакет влезет без переполнения
    337                  {
    338                    FM_CS_ENABLE();
    339          	  fifo_spi_write(FM_WREN);
    340          	  FM_CS_DISABLE();
    341          	  FM_CS_ENABLE();
    342                    fifo_spi_write(FM_WRITE);
    343                 	  fifo_spi_write(pWR>>16);
    344          	  fifo_spi_write(pWR>>8);
    345          	  fifo_spi_write(pWR);	
    346                    len3=len;
    347                    pWR+= len3;
    348          	  ETHfifo_pWR = pWR;
    349          	  for(; len3!=0; len3--)
    350          	  {
    351                         switch (header_cnt)
    352                          {
    353                            case 0:
    354                              c=(UINT8) ((len-3) >>8);
    355                              header_cnt++;
    356                              break;
    357                            case 1:
    358                              c=(UINT8) (len-3);
    359                              header_cnt++;
    360                              break;
    361                            case 2:  
    362                              c= TS;
    363                              header_cnt++;
    364                              break;
    365                            default:
    366                              c = *data++;
    367                            break;
    368                          }                 
    369                          SPDR = c;
    370          		while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished 
    371          	  }
    372          	  FM_CS_DISABLE();
    373                  }         
    374          	ETHfifo_CNT++;// увеличиваем счетчик пакетов в FIFO
    375                  #ifdef CONSOLE_DEBUG
    376                  _print_num (_EthCNT,(UINT16)ETHfifo_CNT);
    377                  #endif
    378          }
    379          */
    380          
    381          /*
    382          #pragma inline=forced
    383          void ETHfifo_read(UINT8 *data, UINT16 len)
    384          {
    385          	UINT32 pRD;
    386                  UINT16 len1, len2;
    387          	UINT8 c;	
    388          	if(len == 0)	return;
    389                  if (ETHfifo_len() < (UINT32) len) return; // в буфер записано меньше, чем пытаемся считать
    390          	pRD = ETHfifo_pRD;
    391                  #ifdef CONSOLE_DEBUG
    392                  _print_num (_EthRDlen,len);
    393                  _print_num (_EthpRDH,(UINT16)(pRD>>16)); _print_num (_EthpRDL,(UINT16)pRD);
    394                  #endif
    395                  if ((pRD+len)>ETHfifo_pEND) // при чтении упремся в потолок... надо разбить на 2 записи
    396                  {          
    397                    len1 =(ETHfifo_pEND-pRD+1); // размер первой порции
    398                    len2=len-len1; // размер второй порции
    399          
    400          	  FM_CS_ENABLE();
    401                    fifo_spi_write(FM_READ);
    402                 	  fifo_spi_write(pRD>>16);
    403          	  fifo_spi_write(pRD>>8);
    404          	  fifo_spi_write(pRD);	                    
    405          	  for(; len1!=0; len1--)
    406          	  {
    407          		SPDR=0xFF;
    408                   	while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished 
    409                          c=SPDR;
    410          		*data++=c;
    411          	  }
    412          	  FM_CS_DISABLE();          
    413                    pRD= ETHfifo_pSTART;	  
    414          	  ETHfifo_pRD = pRD;  //двигаем хвост в начало
    415                    // второе чтение -считываем снизу           
    416                    if (len2)
    417                    {
    418          	    FM_CS_ENABLE();
    419                      fifo_spi_write(FM_READ);
    420                 	    fifo_spi_write(pRD>>16);
    421          	    fifo_spi_write(pRD>>8);
    422          	    fifo_spi_write(pRD);	
    423                      pRD+= len2;	  
    424          	    ETHfifo_pRD = pRD;
    425          	    for(; len2!=0; len2--)
    426          	    {
    427          		SPDR = 0xFF;
    428                          while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished 
    429                          c=SPDR;
    430          		*data++=c;
    431          	    }
    432          	    FM_CS_DISABLE();    
    433                    }
    434                  }
    435                  else // пакет можно читать целиком
    436                  {
    437          	  FM_CS_ENABLE();
    438                    fifo_spi_write(FM_READ);
    439                 	  fifo_spi_write(pRD>>16);
    440          	  fifo_spi_write(pRD>>8);
    441          	  fifo_spi_write(pRD);	
    442                    pRD+= len;
    443                    ETHfifo_pRD = pRD; 
    444          	  for(; len!=0; len--)
    445          	  {
    446          		SPDR = 0xFF;
    447                     	while (!(SPSR & (1<<SPIF))); // wait SPI comm. finished 
    448                          c=SPDR;
    449          		*data++=c;
    450          	  }
    451          	  FM_CS_DISABLE();
    452                  }            
    453          }
    454          */
    455          /*
    456          // Читаем 3 байта заголовка (длина, таймаут)
    457          UINT16 ETHfifo_PKT_read(UINT8* eth_data, UINT8* TS)
    458          { 
    459            UINT8 data[3]; // Временное хранилище
    460            UINT16 len;  
    461            ETHfifo_read(&data[0], 3); // Прочитаем 3 байта LH,LL,TS
    462            len = (UINT16)(((data[0]<<8)|data[1]));//len=LHLL
    463            *TS=data[2];// *TS=TS
    464            #ifdef CONSOLE_DEBUG
    465            _print_num (_EthTS,(UINT16) (*TS));
    466            #endif
    467            // Ограничим длину пакета на всякий случай, чтоб при отладке не запороть ОЗУ)
    468            if (len> ETH_MAX_PACKET_SIZE) len = ETH_MAX_PACKET_SIZE;
    469            ETHfifo_read(eth_data, len);
    470            if (ETHfifo_CNT) ETHfifo_CNT--;// уменьшаем счетчик пакетов в FIFO
    471            #ifdef CONSOLE_DEBUG
    472            _print_num (_EthCNT,(UINT16)ETHfifo_CNT);
    473            #endif
    474            return len;
    475          }
    476          */

   Maximum stack usage in bytes:

     Function     CSTACK RSTACK
     --------     ------ ------
     ETHfifo_free     0      2
     ETHfifo_len      0      2
     MP3fifo_free     0      2
     MP3fifo_len      0      2
     fifo_init        0      2
     fifo_test        0      2


   Segment part sizes:

     Function/Label Bytes
     -------------- -----
     _A_SPSR           1
     _A_SPDR           1
     _A_DDRD           1
     _A_PORTD          1
     MP3fifo_pRD      16
     MP3fifo_pWR
     ETHfifo_pRD
     ETHfifo_pWR
     ETHfifo_CNT       1
     ETHfifo_free     88
     ?Subroutine0     10
     ETHfifo_len      86
     ?Subroutine2     10
     ?Subroutine1     10
     MP3fifo_free     96
     MP3fifo_len     102
     fifo_init        94
     _EthWRlen         9
     _EthTS            4
     _EthCNT           7
     _EthpWRH          6
     _EthpWRL          6
     _EthRDlen         9
     _EthpRDH          6
     _EthpRDL          6
     fifo_test       214
      Others           6

 
   4 bytes in segment ABSOLUTE
 710 bytes in segment CODE
   6 bytes in segment INITTAB
  53 bytes in segment NEAR_F
  17 bytes in segment NEAR_Z
 
 763 bytes of CODE memory (+ 6 bytes shared)
  17 bytes of DATA memory (+ 4 bytes shared)

Errors: none
Warnings: none
