{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 20:53:31 2011 " "Info: Processing started: Mon Mar 14 20:53:31 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Serial_Clocks_Generator -c Serial_Clocks_Generator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Serial_Clocks_Generator -c Serial_Clocks_Generator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_IN_STA_MODE" "" "Warning: Found USE_TIMEQUEST_TIMING_ANALYZER=ON. The Classic Timing Analyzer is not the default timing analysis tool during full compilation" {  } {  } 0 0 "Found USE_TIMEQUEST_TIMING_ANALYZER=ON. The Classic Timing Analyzer is not the default timing analysis tool during full compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100 " "Info: Assuming node \"Clk_100\" is an undefined clock" {  } { { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 152 -104 64 168 "Clk_100" "" } { -88 960 1008 -72 "Clk_100" "" } { 176 960 1008 192 "Clk_100" "" } { 448 960 1008 464 "Clk_100" "" } { 776 712 768 792 "Clk_100" "" } { 792 1016 1064 808 "Clk_100" "" } { 1016 320 376 1032 "Clk_100" "" } { 1040 1032 1096 1056 "Clk_100" "" } { 992 1176 1232 1008 "Clk_100" "" } { 992 520 576 1008 "Clk_100" "" } { -120 232 296 -104 "Clk_100" "" } { -80 72 120 -64 "Clk_100" "" } { 792 1496 1552 808 "Clk_100" "" } { 184 1736 1784 200 "Clk_100" "" } { 0 1736 1784 16 "Clk_100" "" } { 456 1744 1792 472 "Clk_100" "" } { 592 1904 1952 608 "Clk_100" "" } { 712 1736 1784 728 "Clk_100" "" } { 32 144 208 48 "Clk_100" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Wr_n " "Info: Assuming node \"Wr_n\" is an undefined clock" {  } { { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 384 -96 72 400 "Wr_n" "" } { -96 528 608 -80 "Wr_n" "" } { 32 528 608 48 "Wr_n" "" } { 168 528 608 184 "Wr_n" "" } { 304 528 608 320 "Wr_n" "" } { 440 528 608 456 "Wr_n" "" } { 568 528 608 584 "Wr_n" "" } { 696 528 608 712 "Wr_n" "" } { 968 -40 40 984 "Wr_n" "" } { 968 768 848 984 "Wr_n" "" } { -112 1296 1376 -96 "Wr_n" "" } { 24 1296 1376 40 "Wr_n" "" } { 176 1296 1376 192 "Wr_n" "" } { 312 1296 1376 328 "Wr_n" "" } { 448 1296 1376 464 "Wr_n" "" } { 576 1296 1376 592 "Wr_n" "" } { 704 1296 1376 720 "Wr_n" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Wr_n" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_100 register lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[3\] register lpm_counter33:inst38\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[7\] 244.8 MHz 4.085 ns Internal " "Info: Clock \"Clk_100\" has Internal fmax of 244.8 MHz between source register \"lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[3\]\" and destination register \"lpm_counter33:inst38\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[7\]\" (period= 4.085 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.897 ns + Longest register register " "Info: + Longest register to register delay is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[3\] 1 REG FF_X29_Y22_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X29_Y22_N7; Fanout = 2; REG Node = 'lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "db/cntr_4gk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_4gk.tdf" 76 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.446 ns) 1.096 ns lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_comb_bita3~COUT 2 COMB LCCOMB_X29_Y22_N6 2 " "Info: 2: + IC(0.650 ns) + CELL(0.446 ns) = 1.096 ns; Loc. = LCCOMB_X29_Y22_N6; Fanout = 2; COMB Node = 'lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.096 ns" { lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_4gk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_4gk.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.154 ns lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_comb_bita4~COUT 3 COMB LCCOMB_X29_Y22_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 1.154 ns; Loc. = LCCOMB_X29_Y22_N8; Fanout = 2; COMB Node = 'lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita3~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_4gk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_4gk.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.212 ns lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_comb_bita5~COUT 4 COMB LCCOMB_X29_Y22_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 1.212 ns; Loc. = LCCOMB_X29_Y22_N10; Fanout = 2; COMB Node = 'lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita4~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_4gk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_4gk.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.270 ns lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_comb_bita6~COUT 5 COMB LCCOMB_X29_Y22_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 1.270 ns; Loc. = LCCOMB_X29_Y22_N12; Fanout = 2; COMB Node = 'lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita5~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_4gk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_4gk.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.328 ns lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_comb_bita7~COUT 6 COMB LCCOMB_X29_Y22_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.328 ns; Loc. = LCCOMB_X29_Y22_N14; Fanout = 1; COMB Node = 'lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita6~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_4gk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_4gk.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.783 ns lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_comb_bita7~0 7 COMB LCCOMB_X29_Y22_N16 5 " "Info: 7: + IC(0.000 ns) + CELL(0.455 ns) = 1.783 ns; Loc. = LCCOMB_X29_Y22_N16; Fanout = 5; COMB Node = 'lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_comb_bita7~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita7~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita7~0 } "NODE_NAME" } } { "db/cntr_4gk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_4gk.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.369 ns) 2.432 ns inst69 8 COMB LCCOMB_X29_Y22_N24 16 " "Info: 8: + IC(0.280 ns) + CELL(0.369 ns) = 2.432 ns; Loc. = LCCOMB_X29_Y22_N24; Fanout = 16; COMB Node = 'inst69'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.649 ns" { lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita7~0 inst69 } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 992 240 304 1040 "inst69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.609 ns) 3.897 ns lpm_counter33:inst38\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[7\] 9 REG FF_X26_Y23_N15 2 " "Info: 9: + IC(0.856 ns) + CELL(0.609 ns) = 3.897 ns; Loc. = FF_X26_Y23_N15; Fanout = 2; REG Node = 'lpm_counter33:inst38\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[7\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.465 ns" { inst69 lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_4gk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_4gk.tdf" 76 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 54.17 % ) " "Info: Total cell delay = 2.111 ns ( 54.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.786 ns ( 45.83 % ) " "Info: Total interconnect delay = 1.786 ns ( 45.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.897 ns" { lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita3~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita4~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita5~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita6~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita7~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita7~0 inst69 lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.897 ns" { lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita3~COUT {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita4~COUT {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita5~COUT {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita6~COUT {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita7~COUT {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita7~0 {} inst69 {} lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] {} } { 0.000ns 0.650ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.280ns 0.856ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.369ns 0.609ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.349 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_100\" to destination register is 2.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 152 -104 64 168 "Clk_100" "" } { -88 960 1008 -72 "Clk_100" "" } { 176 960 1008 192 "Clk_100" "" } { 448 960 1008 464 "Clk_100" "" } { 776 712 768 792 "Clk_100" "" } { 792 1016 1064 808 "Clk_100" "" } { 1016 320 376 1032 "Clk_100" "" } { 1040 1032 1096 1056 "Clk_100" "" } { 992 1176 1232 1008 "Clk_100" "" } { 992 520 576 1008 "Clk_100" "" } { -120 232 296 -104 "Clk_100" "" } { -80 72 120 -64 "Clk_100" "" } { 792 1496 1552 808 "Clk_100" "" } { 184 1736 1784 200 "Clk_100" "" } { 0 1736 1784 16 "Clk_100" "" } { 456 1744 1792 472 "Clk_100" "" } { 592 1904 1952 608 "Clk_100" "" } { 712 1736 1784 728 "Clk_100" "" } { 32 144 208 48 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N8; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 152 -104 64 168 "Clk_100" "" } { -88 960 1008 -72 "Clk_100" "" } { 176 960 1008 192 "Clk_100" "" } { 448 960 1008 464 "Clk_100" "" } { 776 712 768 792 "Clk_100" "" } { 792 1016 1064 808 "Clk_100" "" } { 1016 320 376 1032 "Clk_100" "" } { 1040 1032 1096 1056 "Clk_100" "" } { 992 1176 1232 1008 "Clk_100" "" } { 992 520 576 1008 "Clk_100" "" } { -120 232 296 -104 "Clk_100" "" } { -80 72 120 -64 "Clk_100" "" } { 792 1496 1552 808 "Clk_100" "" } { 184 1736 1784 200 "Clk_100" "" } { 0 1736 1784 16 "Clk_100" "" } { 456 1744 1792 472 "Clk_100" "" } { 592 1904 1952 608 "Clk_100" "" } { 712 1736 1784 728 "Clk_100" "" } { 32 144 208 48 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G2 59 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G2; Fanout = 59; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 152 -104 64 168 "Clk_100" "" } { -88 960 1008 -72 "Clk_100" "" } { 176 960 1008 192 "Clk_100" "" } { 448 960 1008 464 "Clk_100" "" } { 776 712 768 792 "Clk_100" "" } { 792 1016 1064 808 "Clk_100" "" } { 1016 320 376 1032 "Clk_100" "" } { 1040 1032 1096 1056 "Clk_100" "" } { 992 1176 1232 1008 "Clk_100" "" } { 992 520 576 1008 "Clk_100" "" } { -120 232 296 -104 "Clk_100" "" } { -80 72 120 -64 "Clk_100" "" } { 792 1496 1552 808 "Clk_100" "" } { 184 1736 1784 200 "Clk_100" "" } { 0 1736 1784 16 "Clk_100" "" } { 456 1744 1792 472 "Clk_100" "" } { 592 1904 1952 608 "Clk_100" "" } { 712 1736 1784 728 "Clk_100" "" } { 32 144 208 48 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.534 ns) 2.349 ns lpm_counter33:inst38\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[7\] 4 REG FF_X26_Y23_N15 2 " "Info: 4: + IC(0.783 ns) + CELL(0.534 ns) = 2.349 ns; Loc. = FF_X26_Y23_N15; Fanout = 2; REG Node = 'lpm_counter33:inst38\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[7\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.317 ns" { Clk_100~inputclkctrl lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_4gk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_4gk.tdf" 76 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 59.00 % ) " "Info: Total cell delay = 1.386 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 41.00 % ) " "Info: Total interconnect delay = 0.963 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.349 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.349 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] {} } { 0.000ns 0.000ns 0.180ns 0.783ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.353 ns - Longest register " "Info: - Longest clock path from clock \"Clk_100\" to source register is 2.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 152 -104 64 168 "Clk_100" "" } { -88 960 1008 -72 "Clk_100" "" } { 176 960 1008 192 "Clk_100" "" } { 448 960 1008 464 "Clk_100" "" } { 776 712 768 792 "Clk_100" "" } { 792 1016 1064 808 "Clk_100" "" } { 1016 320 376 1032 "Clk_100" "" } { 1040 1032 1096 1056 "Clk_100" "" } { 992 1176 1232 1008 "Clk_100" "" } { 992 520 576 1008 "Clk_100" "" } { -120 232 296 -104 "Clk_100" "" } { -80 72 120 -64 "Clk_100" "" } { 792 1496 1552 808 "Clk_100" "" } { 184 1736 1784 200 "Clk_100" "" } { 0 1736 1784 16 "Clk_100" "" } { 456 1744 1792 472 "Clk_100" "" } { 592 1904 1952 608 "Clk_100" "" } { 712 1736 1784 728 "Clk_100" "" } { 32 144 208 48 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N8; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 152 -104 64 168 "Clk_100" "" } { -88 960 1008 -72 "Clk_100" "" } { 176 960 1008 192 "Clk_100" "" } { 448 960 1008 464 "Clk_100" "" } { 776 712 768 792 "Clk_100" "" } { 792 1016 1064 808 "Clk_100" "" } { 1016 320 376 1032 "Clk_100" "" } { 1040 1032 1096 1056 "Clk_100" "" } { 992 1176 1232 1008 "Clk_100" "" } { 992 520 576 1008 "Clk_100" "" } { -120 232 296 -104 "Clk_100" "" } { -80 72 120 -64 "Clk_100" "" } { 792 1496 1552 808 "Clk_100" "" } { 184 1736 1784 200 "Clk_100" "" } { 0 1736 1784 16 "Clk_100" "" } { 456 1744 1792 472 "Clk_100" "" } { 592 1904 1952 608 "Clk_100" "" } { 712 1736 1784 728 "Clk_100" "" } { 32 144 208 48 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G2 59 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G2; Fanout = 59; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 152 -104 64 168 "Clk_100" "" } { -88 960 1008 -72 "Clk_100" "" } { 176 960 1008 192 "Clk_100" "" } { 448 960 1008 464 "Clk_100" "" } { 776 712 768 792 "Clk_100" "" } { 792 1016 1064 808 "Clk_100" "" } { 1016 320 376 1032 "Clk_100" "" } { 1040 1032 1096 1056 "Clk_100" "" } { 992 1176 1232 1008 "Clk_100" "" } { 992 520 576 1008 "Clk_100" "" } { -120 232 296 -104 "Clk_100" "" } { -80 72 120 -64 "Clk_100" "" } { 792 1496 1552 808 "Clk_100" "" } { 184 1736 1784 200 "Clk_100" "" } { 0 1736 1784 16 "Clk_100" "" } { 456 1744 1792 472 "Clk_100" "" } { 592 1904 1952 608 "Clk_100" "" } { 712 1736 1784 728 "Clk_100" "" } { 32 144 208 48 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.534 ns) 2.353 ns lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[3\] 4 REG FF_X29_Y22_N7 2 " "Info: 4: + IC(0.787 ns) + CELL(0.534 ns) = 2.353 ns; Loc. = FF_X29_Y22_N7; Fanout = 2; REG Node = 'lpm_counter33:inst40\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.321 ns" { Clk_100~inputclkctrl lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "db/cntr_4gk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_4gk.tdf" 76 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 58.90 % ) " "Info: Total cell delay = 1.386 ns ( 58.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 41.10 % ) " "Info: Total interconnect delay = 0.967 ns ( 41.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.353 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.353 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] {} } { 0.000ns 0.000ns 0.180ns 0.787ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.349 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.349 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] {} } { 0.000ns 0.000ns 0.180ns 0.783ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.353 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.353 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] {} } { 0.000ns 0.000ns 0.180ns 0.787ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_4gk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_4gk.tdf" 76 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_4gk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_4gk.tdf" 76 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.897 ns" { lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita3~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita4~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita5~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita6~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita7~COUT lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita7~0 inst69 lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.897 ns" { lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita3~COUT {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita4~COUT {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita5~COUT {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita6~COUT {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita7~COUT {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_comb_bita7~0 {} inst69 {} lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] {} } { 0.000ns 0.650ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.280ns 0.856ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.369ns 0.609ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.349 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.349 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] {} } { 0.000ns 0.000ns 0.180ns 0.783ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.353 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.353 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] {} } { 0.000ns 0.000ns 0.180ns 0.787ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Wr_n " "Info: No valid register-to-register data paths exist for clock \"Wr_n\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst47\|lpm_ff:lpm_ff_component\|dffs\[7\] Addr\[3\] Wr_n 5.250 ns register " "Info: tsu for register \"lpm_dff0:inst47\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"Addr\[3\]\", clock pin = \"Wr_n\") is 5.250 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.621 ns + Longest pin register " "Info: + Longest pin to register delay is 7.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Addr\[3\] 1 PIN PIN_T11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T11; Fanout = 1; PIN Node = 'Addr\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Addr[3] } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 456 -96 72 472 "Addr\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Addr\[3\]~input 2 COMB IOIBUF_X23_Y0_N8 2 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOIBUF_X23_Y0_N8; Fanout = 2; COMB Node = 'Addr\[3\]~input'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.850 ns" { Addr[3] Addr[3]~input } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 456 -96 72 472 "Addr\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.341 ns) + CELL(0.369 ns) 4.560 ns lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode101w\[1\] 3 COMB LCCOMB_X23_Y11_N10 8 " "Info: 3: + IC(3.341 ns) + CELL(0.369 ns) = 4.560 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 8; COMB Node = 'lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode101w\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.710 ns" { Addr[3]~input lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode101w[1] } "NODE_NAME" } } { "db/decode_svf.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/decode_svf.tdf" 33 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.242 ns) 5.443 ns lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode149w\[3\] 4 COMB LCCOMB_X18_Y11_N16 8 " "Info: 4: + IC(0.641 ns) + CELL(0.242 ns) = 5.443 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 8; COMB Node = 'lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode149w\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.883 ns" { lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode101w[1] lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode149w[3] } "NODE_NAME" } } { "db/decode_svf.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/decode_svf.tdf" 39 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.610 ns) 7.621 ns lpm_dff0:inst47\|lpm_ff:lpm_ff_component\|dffs\[7\] 5 REG FF_X28_Y22_N1 1 " "Info: 5: + IC(1.568 ns) + CELL(0.610 ns) = 7.621 ns; Loc. = FF_X28_Y22_N1; Fanout = 1; REG Node = 'lpm_dff0:inst47\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.178 ns" { lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode149w[3] lpm_dff0:inst47|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.071 ns ( 27.17 % ) " "Info: Total cell delay = 2.071 ns ( 27.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.550 ns ( 72.83 % ) " "Info: Total interconnect delay = 5.550 ns ( 72.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.621 ns" { Addr[3] Addr[3]~input lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode101w[1] lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode149w[3] lpm_dff0:inst47|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.621 ns" { Addr[3] {} Addr[3]~input {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode101w[1] {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode149w[3] {} lpm_dff0:inst47|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 3.341ns 0.641ns 1.568ns } { 0.000ns 0.850ns 0.369ns 0.242ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Wr_n destination 2.356 ns - Shortest register " "Info: - Shortest clock path from clock \"Wr_n\" to destination register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wr_n 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Wr_n'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 384 -96 72 400 "Wr_n" "" } { -96 528 608 -80 "Wr_n" "" } { 32 528 608 48 "Wr_n" "" } { 168 528 608 184 "Wr_n" "" } { 304 528 608 320 "Wr_n" "" } { 440 528 608 456 "Wr_n" "" } { 568 528 608 584 "Wr_n" "" } { 696 528 608 712 "Wr_n" "" } { 968 -40 40 984 "Wr_n" "" } { 968 768 848 984 "Wr_n" "" } { -112 1296 1376 -96 "Wr_n" "" } { 24 1296 1376 40 "Wr_n" "" } { 176 1296 1376 192 "Wr_n" "" } { 312 1296 1376 328 "Wr_n" "" } { 448 1296 1376 464 "Wr_n" "" } { 576 1296 1376 592 "Wr_n" "" } { 704 1296 1376 720 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Wr_n~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Wr_n~input'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.852 ns" { Wr_n Wr_n~input } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 384 -96 72 400 "Wr_n" "" } { -96 528 608 -80 "Wr_n" "" } { 32 528 608 48 "Wr_n" "" } { 168 528 608 184 "Wr_n" "" } { 304 528 608 320 "Wr_n" "" } { 440 528 608 456 "Wr_n" "" } { 568 528 608 584 "Wr_n" "" } { 696 528 608 712 "Wr_n" "" } { 968 -40 40 984 "Wr_n" "" } { 968 768 848 984 "Wr_n" "" } { -112 1296 1376 -96 "Wr_n" "" } { 24 1296 1376 40 "Wr_n" "" } { 176 1296 1376 192 "Wr_n" "" } { 312 1296 1376 328 "Wr_n" "" } { 448 1296 1376 464 "Wr_n" "" } { 576 1296 1376 592 "Wr_n" "" } { 704 1296 1376 720 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Wr_n~inputclkctrl 3 COMB CLKCTRL_G4 240 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 240; COMB Node = 'Wr_n~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.180 ns" { Wr_n~input Wr_n~inputclkctrl } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 384 -96 72 400 "Wr_n" "" } { -96 528 608 -80 "Wr_n" "" } { 32 528 608 48 "Wr_n" "" } { 168 528 608 184 "Wr_n" "" } { 304 528 608 320 "Wr_n" "" } { 440 528 608 456 "Wr_n" "" } { 568 528 608 584 "Wr_n" "" } { 696 528 608 712 "Wr_n" "" } { 968 -40 40 984 "Wr_n" "" } { 968 768 848 984 "Wr_n" "" } { -112 1296 1376 -96 "Wr_n" "" } { 24 1296 1376 40 "Wr_n" "" } { 176 1296 1376 192 "Wr_n" "" } { 312 1296 1376 328 "Wr_n" "" } { 448 1296 1376 464 "Wr_n" "" } { 576 1296 1376 592 "Wr_n" "" } { 704 1296 1376 720 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.534 ns) 2.356 ns lpm_dff0:inst47\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG FF_X28_Y22_N1 1 " "Info: 4: + IC(0.790 ns) + CELL(0.534 ns) = 2.356 ns; Loc. = FF_X28_Y22_N1; Fanout = 1; REG Node = 'lpm_dff0:inst47\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.324 ns" { Wr_n~inputclkctrl lpm_dff0:inst47|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 58.83 % ) " "Info: Total cell delay = 1.386 ns ( 58.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 41.17 % ) " "Info: Total interconnect delay = 0.970 ns ( 41.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.356 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff0:inst47|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.356 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff0:inst47|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.180ns 0.790ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.621 ns" { Addr[3] Addr[3]~input lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode101w[1] lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode149w[3] lpm_dff0:inst47|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.621 ns" { Addr[3] {} Addr[3]~input {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode101w[1] {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode149w[3] {} lpm_dff0:inst47|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 3.341ns 0.641ns 1.568ns } { 0.000ns 0.850ns 0.369ns 0.242ns 0.610ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.356 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff0:inst47|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.356 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff0:inst47|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.180ns 0.790ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_100 Cnt\[4\] lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_shk:auto_generated\|counter_reg_bit\[4\] 8.084 ns register " "Info: tco from clock \"Clk_100\" to destination pin \"Cnt\[4\]\" through register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_shk:auto_generated\|counter_reg_bit\[4\]\" is 8.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.359 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to source register is 2.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 152 -104 64 168 "Clk_100" "" } { -88 960 1008 -72 "Clk_100" "" } { 176 960 1008 192 "Clk_100" "" } { 448 960 1008 464 "Clk_100" "" } { 776 712 768 792 "Clk_100" "" } { 792 1016 1064 808 "Clk_100" "" } { 1016 320 376 1032 "Clk_100" "" } { 1040 1032 1096 1056 "Clk_100" "" } { 992 1176 1232 1008 "Clk_100" "" } { 992 520 576 1008 "Clk_100" "" } { -120 232 296 -104 "Clk_100" "" } { -80 72 120 -64 "Clk_100" "" } { 792 1496 1552 808 "Clk_100" "" } { 184 1736 1784 200 "Clk_100" "" } { 0 1736 1784 16 "Clk_100" "" } { 456 1744 1792 472 "Clk_100" "" } { 592 1904 1952 608 "Clk_100" "" } { 712 1736 1784 728 "Clk_100" "" } { 32 144 208 48 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N8; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 152 -104 64 168 "Clk_100" "" } { -88 960 1008 -72 "Clk_100" "" } { 176 960 1008 192 "Clk_100" "" } { 448 960 1008 464 "Clk_100" "" } { 776 712 768 792 "Clk_100" "" } { 792 1016 1064 808 "Clk_100" "" } { 1016 320 376 1032 "Clk_100" "" } { 1040 1032 1096 1056 "Clk_100" "" } { 992 1176 1232 1008 "Clk_100" "" } { 992 520 576 1008 "Clk_100" "" } { -120 232 296 -104 "Clk_100" "" } { -80 72 120 -64 "Clk_100" "" } { 792 1496 1552 808 "Clk_100" "" } { 184 1736 1784 200 "Clk_100" "" } { 0 1736 1784 16 "Clk_100" "" } { 456 1744 1792 472 "Clk_100" "" } { 592 1904 1952 608 "Clk_100" "" } { 712 1736 1784 728 "Clk_100" "" } { 32 144 208 48 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G2 59 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G2; Fanout = 59; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 152 -104 64 168 "Clk_100" "" } { -88 960 1008 -72 "Clk_100" "" } { 176 960 1008 192 "Clk_100" "" } { 448 960 1008 464 "Clk_100" "" } { 776 712 768 792 "Clk_100" "" } { 792 1016 1064 808 "Clk_100" "" } { 1016 320 376 1032 "Clk_100" "" } { 1040 1032 1096 1056 "Clk_100" "" } { 992 1176 1232 1008 "Clk_100" "" } { 992 520 576 1008 "Clk_100" "" } { -120 232 296 -104 "Clk_100" "" } { -80 72 120 -64 "Clk_100" "" } { 792 1496 1552 808 "Clk_100" "" } { 184 1736 1784 200 "Clk_100" "" } { 0 1736 1784 16 "Clk_100" "" } { 456 1744 1792 472 "Clk_100" "" } { 592 1904 1952 608 "Clk_100" "" } { 712 1736 1784 728 "Clk_100" "" } { 32 144 208 48 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.534 ns) 2.359 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_shk:auto_generated\|counter_reg_bit\[4\] 4 REG FF_X16_Y12_N9 17 " "Info: 4: + IC(0.793 ns) + CELL(0.534 ns) = 2.359 ns; Loc. = FF_X16_Y12_N9; Fanout = 17; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_shk:auto_generated\|counter_reg_bit\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.327 ns" { Clk_100~inputclkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4] } "NODE_NAME" } } { "db/cntr_shk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_shk.tdf" 114 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 58.75 % ) " "Info: Total cell delay = 1.386 ns ( 58.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 41.25 % ) " "Info: Total interconnect delay = 0.973 ns ( 41.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.359 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.359 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4] {} } { 0.000ns 0.000ns 0.180ns 0.793ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_shk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_shk.tdf" 114 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.526 ns + Longest register pin " "Info: + Longest register to pin delay is 5.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_shk:auto_generated\|counter_reg_bit\[4\] 1 REG FF_X16_Y12_N9 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y12_N9; Fanout = 17; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_shk:auto_generated\|counter_reg_bit\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4] } "NODE_NAME" } } { "db/cntr_shk.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_14_2011_A/db/cntr_shk.tdf" 114 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.219 ns) + CELL(3.307 ns) 5.526 ns Cnt\[4\]~output 2 COMB IOOBUF_X0_Y21_N9 1 " "Info: 2: + IC(2.219 ns) + CELL(3.307 ns) = 5.526 ns; Loc. = IOOBUF_X0_Y21_N9; Fanout = 1; COMB Node = 'Cnt\[4\]~output'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.526 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4] Cnt[4]~output } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 880 1832 2008 896 "Cnt\[15..0\]" "" } { -160 712 792 -144 "Cnt\[15..0\]" "" } { -120 440 497 -104 "Cnt\[15..0\]" "" } { -192 1496 1568 -176 "Cnt\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.526 ns Cnt\[4\] 3 PIN PIN_F3 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 5.526 ns; Loc. = PIN_F3; Fanout = 0; PIN Node = 'Cnt\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.000 ns" { Cnt[4]~output Cnt[4] } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 880 1832 2008 896 "Cnt\[15..0\]" "" } { -160 712 792 -144 "Cnt\[15..0\]" "" } { -120 440 497 -104 "Cnt\[15..0\]" "" } { -192 1496 1568 -176 "Cnt\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.307 ns ( 59.84 % ) " "Info: Total cell delay = 3.307 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.219 ns ( 40.16 % ) " "Info: Total interconnect delay = 2.219 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.526 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4] Cnt[4]~output Cnt[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.526 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4] {} Cnt[4]~output {} Cnt[4] {} } { 0.000ns 2.219ns 0.000ns } { 0.000ns 3.307ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.359 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.359 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4] {} } { 0.000ns 0.000ns 0.180ns 0.793ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.526 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4] Cnt[4]~output Cnt[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.526 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4] {} Cnt[4]~output {} Cnt[4] {} } { 0.000ns 2.219ns 0.000ns } { 0.000ns 3.307ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Skip Pixel_End 8.948 ns Longest " "Info: Longest tpd from source pin \"Skip\" to destination pin \"Pixel_End\" is 8.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Skip 1 PIN PIN_D16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D16; Fanout = 1; PIN Node = 'Skip'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Skip } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 200 -104 64 216 "Skip" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Skip~input 2 COMB IOIBUF_X34_Y19_N8 3 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOIBUF_X34_Y19_N8; Fanout = 3; COMB Node = 'Skip~input'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.842 ns" { Skip Skip~input } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 200 -104 64 216 "Skip" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.364 ns) + CELL(0.369 ns) 5.575 ns inst54~0 3 COMB LCCOMB_X17_Y12_N12 3 " "Info: 3: + IC(4.364 ns) + CELL(0.369 ns) = 5.575 ns; Loc. = LCCOMB_X17_Y12_N12; Fanout = 3; COMB Node = 'inst54~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.733 ns" { Skip~input inst54~0 } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { -72 -16 48 -24 "inst54" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(1.969 ns) 8.948 ns Pixel_End~output 4 COMB IOOBUF_X16_Y0_N9 1 " "Info: 4: + IC(1.404 ns) + CELL(1.969 ns) = 8.948 ns; Loc. = IOOBUF_X16_Y0_N9; Fanout = 1; COMB Node = 'Pixel_End~output'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.373 ns" { inst54~0 Pixel_End~output } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 472 1880 2056 488 "Pixel_End" "" } { -64 64 125 -48 "Pixel_End" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 8.948 ns Pixel_End 5 PIN PIN_R8 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 8.948 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'Pixel_End'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.000 ns" { Pixel_End~output Pixel_End } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 472 1880 2056 488 "Pixel_End" "" } { -64 64 125 -48 "Pixel_End" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.180 ns ( 35.54 % ) " "Info: Total cell delay = 3.180 ns ( 35.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.768 ns ( 64.46 % ) " "Info: Total interconnect delay = 5.768 ns ( 64.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.948 ns" { Skip Skip~input inst54~0 Pixel_End~output Pixel_End } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.948 ns" { Skip {} Skip~input {} inst54~0 {} Pixel_End~output {} Pixel_End {} } { 0.000ns 0.000ns 4.364ns 1.404ns 0.000ns } { 0.000ns 0.842ns 0.369ns 1.969ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\] Dat\[1\] Wr_n 0.624 ns register " "Info: th for register \"lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"Dat\[1\]\", clock pin = \"Wr_n\") is 0.624 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Wr_n destination 2.357 ns + Longest register " "Info: + Longest clock path from clock \"Wr_n\" to destination register is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wr_n 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Wr_n'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 384 -96 72 400 "Wr_n" "" } { -96 528 608 -80 "Wr_n" "" } { 32 528 608 48 "Wr_n" "" } { 168 528 608 184 "Wr_n" "" } { 304 528 608 320 "Wr_n" "" } { 440 528 608 456 "Wr_n" "" } { 568 528 608 584 "Wr_n" "" } { 696 528 608 712 "Wr_n" "" } { 968 -40 40 984 "Wr_n" "" } { 968 768 848 984 "Wr_n" "" } { -112 1296 1376 -96 "Wr_n" "" } { 24 1296 1376 40 "Wr_n" "" } { 176 1296 1376 192 "Wr_n" "" } { 312 1296 1376 328 "Wr_n" "" } { 448 1296 1376 464 "Wr_n" "" } { 576 1296 1376 592 "Wr_n" "" } { 704 1296 1376 720 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Wr_n~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Wr_n~input'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.852 ns" { Wr_n Wr_n~input } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 384 -96 72 400 "Wr_n" "" } { -96 528 608 -80 "Wr_n" "" } { 32 528 608 48 "Wr_n" "" } { 168 528 608 184 "Wr_n" "" } { 304 528 608 320 "Wr_n" "" } { 440 528 608 456 "Wr_n" "" } { 568 528 608 584 "Wr_n" "" } { 696 528 608 712 "Wr_n" "" } { 968 -40 40 984 "Wr_n" "" } { 968 768 848 984 "Wr_n" "" } { -112 1296 1376 -96 "Wr_n" "" } { 24 1296 1376 40 "Wr_n" "" } { 176 1296 1376 192 "Wr_n" "" } { 312 1296 1376 328 "Wr_n" "" } { 448 1296 1376 464 "Wr_n" "" } { 576 1296 1376 592 "Wr_n" "" } { 704 1296 1376 720 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Wr_n~inputclkctrl 3 COMB CLKCTRL_G4 240 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 240; COMB Node = 'Wr_n~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.180 ns" { Wr_n~input Wr_n~inputclkctrl } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 384 -96 72 400 "Wr_n" "" } { -96 528 608 -80 "Wr_n" "" } { 32 528 608 48 "Wr_n" "" } { 168 528 608 184 "Wr_n" "" } { 304 528 608 320 "Wr_n" "" } { 440 528 608 456 "Wr_n" "" } { 568 528 608 584 "Wr_n" "" } { 696 528 608 712 "Wr_n" "" } { 968 -40 40 984 "Wr_n" "" } { 968 768 848 984 "Wr_n" "" } { -112 1296 1376 -96 "Wr_n" "" } { 24 1296 1376 40 "Wr_n" "" } { 176 1296 1376 192 "Wr_n" "" } { 312 1296 1376 328 "Wr_n" "" } { 448 1296 1376 464 "Wr_n" "" } { 576 1296 1376 592 "Wr_n" "" } { 704 1296 1376 720 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.534 ns) 2.357 ns lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG FF_X21_Y12_N23 1 " "Info: 4: + IC(0.791 ns) + CELL(0.534 ns) = 2.357 ns; Loc. = FF_X21_Y12_N23; Fanout = 1; REG Node = 'lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.325 ns" { Wr_n~inputclkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 58.80 % ) " "Info: Total cell delay = 1.386 ns ( 58.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 41.20 % ) " "Info: Total interconnect delay = 0.971 ns ( 41.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.357 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.357 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.180ns 0.791ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.890 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Dat\[1\] 1 PIN PIN_E15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; PIN Node = 'Dat\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dat[1] } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 344 -96 72 360 "Dat\[15..0\]" "" } { 424 504 592 440 "Dat\[15..0\]" "" } { 680 528 608 696 "Dat\[15..0\]" "" } { 952 -40 40 968 "Dat\[15..0\]" "" } { 952 768 848 968 "Dat\[15..0\]" "" } { -112 520 592 -96 "Dat\[15..0\]" "" } { 152 520 592 168 "Dat\[15..0\]" "" } { -128 1296 1360 -112 "Dat\[15..0\]" "" } { 160 1296 1360 176 "Dat\[15..0\]" "" } { 432 1296 1376 448 "Dat\[15..0\]" "" } { 560 1288 1361 576 "Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Dat\[1\]~input 2 COMB IOIBUF_X34_Y12_N1 16 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X34_Y12_N1; Fanout = 16; COMB Node = 'Dat\[1\]~input'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.852 ns" { Dat[1] Dat[1]~input } "NODE_NAME" } } { "serial_clocks_generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_14_2011_A/serial_clocks_generator.bdf" { { 344 -96 72 360 "Dat\[15..0\]" "" } { 424 504 592 440 "Dat\[15..0\]" "" } { 680 528 608 696 "Dat\[15..0\]" "" } { 952 -40 40 968 "Dat\[15..0\]" "" } { 952 768 848 968 "Dat\[15..0\]" "" } { -112 520 592 -96 "Dat\[15..0\]" "" } { 152 520 592 168 "Dat\[15..0\]" "" } { -128 1296 1360 -112 "Dat\[15..0\]" "" } { 160 1296 1360 176 "Dat\[15..0\]" "" } { 432 1296 1376 448 "Dat\[15..0\]" "" } { 560 1288 1361 576 "Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.130 ns) 1.799 ns lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder 3 COMB LCCOMB_X21_Y12_N22 1 " "Info: 3: + IC(0.817 ns) + CELL(0.130 ns) = 1.799 ns; Loc. = LCCOMB_X21_Y12_N22; Fanout = 1; COMB Node = 'lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.947 ns" { Dat[1]~input lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.890 ns lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG FF_X21_Y12_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.890 ns; Loc. = FF_X21_Y12_N23; Fanout = 1; REG Node = 'lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.091 ns" { lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1]~feeder lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.073 ns ( 56.77 % ) " "Info: Total cell delay = 1.073 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.817 ns ( 43.23 % ) " "Info: Total interconnect delay = 0.817 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.890 ns" { Dat[1] Dat[1]~input lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1]~feeder lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.890 ns" { Dat[1] {} Dat[1]~input {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1]~feeder {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.817ns 0.000ns } { 0.000ns 0.852ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.357 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.357 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.180ns 0.791ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.890 ns" { Dat[1] Dat[1]~input lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1]~feeder lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.890 ns" { Dat[1] {} Dat[1]~input {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1]~feeder {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.817ns 0.000ns } { 0.000ns 0.852ns 0.130ns 0.091ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 20:53:32 2011 " "Info: Processing ended: Mon Mar 14 20:53:32 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
