`timescale 1ns/1ps

module shift_register4 (
    input  wire       clk,
    input  wire       rst,
    input  wire       enable,
    input  wire       serial_in,
    output reg  [3:0] value
);

    always @(posedge clk) begin
        if (rst)
            value <= 4'd0;
        else if (enable)
            value <= {serial_in, value[3:1]};
    end

endmodule
