Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 19 12:22:41 2019
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file car_timing_summary_routed.rpt -pb car_timing_summary_routed.pb -rpx car_timing_summary_routed.rpx -warn_on_violation
| Design       : car
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: divide/clk_prime_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.521        0.000                      0                   51        0.308        0.000                      0                   51        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.521        0.000                      0                   51        0.308        0.000                      0                   51        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 divide/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 3.281ns (59.890%)  route 2.197ns (40.110%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    divide/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  divide/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  divide/count_reg[10]/Q
                         net (fo=3, routed)           0.811     6.427    divide/count_reg[10]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.551 r  divide/count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.551    divide/count1_carry__0_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.084 r  divide/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.084    divide/count1_carry__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  divide/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.201    divide/count1_carry__1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  divide/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.318    divide/load
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.537 r  divide/count1_carry__3/O[0]
                         net (fo=33, routed)          1.386     8.924    divide/count1_carry__3_n_7
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.697     9.621 r  divide/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    divide/count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  divide/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divide/count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  divide/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    divide/count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  divide/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    divide/count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  divide/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    divide/count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.191 r  divide/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    divide/count_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.305 r  divide/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.305    divide/count_reg[24]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.639 r  divide/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.639    divide/count_reg[28]_i_1_n_6
    SLICE_X0Y7           FDCE                                         r  divide/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518    14.859    divide/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  divide/count_reg[29]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    divide/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 divide/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 3.260ns (59.736%)  route 2.197ns (40.264%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    divide/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  divide/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  divide/count_reg[10]/Q
                         net (fo=3, routed)           0.811     6.427    divide/count_reg[10]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.551 r  divide/count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.551    divide/count1_carry__0_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.084 r  divide/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.084    divide/count1_carry__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  divide/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.201    divide/count1_carry__1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  divide/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.318    divide/load
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.537 r  divide/count1_carry__3/O[0]
                         net (fo=33, routed)          1.386     8.924    divide/count1_carry__3_n_7
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.697     9.621 r  divide/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    divide/count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  divide/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divide/count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  divide/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    divide/count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  divide/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    divide/count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  divide/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    divide/count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.191 r  divide/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    divide/count_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.305 r  divide/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.305    divide/count_reg[24]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.618 r  divide/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.618    divide/count_reg[28]_i_1_n_4
    SLICE_X0Y7           FDCE                                         r  divide/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518    14.859    divide/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  divide/count_reg[31]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    divide/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 divide/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 3.186ns (59.182%)  route 2.197ns (40.817%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    divide/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  divide/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  divide/count_reg[10]/Q
                         net (fo=3, routed)           0.811     6.427    divide/count_reg[10]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.551 r  divide/count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.551    divide/count1_carry__0_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.084 r  divide/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.084    divide/count1_carry__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  divide/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.201    divide/count1_carry__1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  divide/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.318    divide/load
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.537 r  divide/count1_carry__3/O[0]
                         net (fo=33, routed)          1.386     8.924    divide/count1_carry__3_n_7
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.697     9.621 r  divide/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    divide/count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  divide/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divide/count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  divide/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    divide/count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  divide/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    divide/count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  divide/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    divide/count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.191 r  divide/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    divide/count_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.305 r  divide/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.305    divide/count_reg[24]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.544 r  divide/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.544    divide/count_reg[28]_i_1_n_5
    SLICE_X0Y7           FDCE                                         r  divide/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518    14.859    divide/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  divide/count_reg[30]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    divide/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 divide/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 3.170ns (59.061%)  route 2.197ns (40.939%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    divide/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  divide/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  divide/count_reg[10]/Q
                         net (fo=3, routed)           0.811     6.427    divide/count_reg[10]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.551 r  divide/count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.551    divide/count1_carry__0_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.084 r  divide/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.084    divide/count1_carry__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  divide/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.201    divide/count1_carry__1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  divide/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.318    divide/load
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.537 r  divide/count1_carry__3/O[0]
                         net (fo=33, routed)          1.386     8.924    divide/count1_carry__3_n_7
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.697     9.621 r  divide/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    divide/count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  divide/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divide/count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  divide/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    divide/count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  divide/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    divide/count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  divide/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    divide/count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.191 r  divide/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    divide/count_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.305 r  divide/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.305    divide/count_reg[24]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.528 r  divide/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.528    divide/count_reg[28]_i_1_n_7
    SLICE_X0Y7           FDCE                                         r  divide/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518    14.859    divide/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  divide/count_reg[28]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    divide/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 divide/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 3.167ns (59.038%)  route 2.197ns (40.962%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    divide/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  divide/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  divide/count_reg[10]/Q
                         net (fo=3, routed)           0.811     6.427    divide/count_reg[10]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.551 r  divide/count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.551    divide/count1_carry__0_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.084 r  divide/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.084    divide/count1_carry__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  divide/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.201    divide/count1_carry__1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  divide/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.318    divide/load
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.537 r  divide/count1_carry__3/O[0]
                         net (fo=33, routed)          1.386     8.924    divide/count1_carry__3_n_7
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.697     9.621 r  divide/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    divide/count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  divide/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divide/count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  divide/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    divide/count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  divide/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    divide/count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  divide/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    divide/count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.191 r  divide/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    divide/count_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.525 r  divide/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.525    divide/count_reg[24]_i_1_n_6
    SLICE_X0Y6           FDCE                                         r  divide/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    divide/clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  divide/count_reg[25]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)        0.062    15.161    divide/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 divide/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 3.146ns (58.877%)  route 2.197ns (41.123%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    divide/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  divide/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  divide/count_reg[10]/Q
                         net (fo=3, routed)           0.811     6.427    divide/count_reg[10]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.551 r  divide/count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.551    divide/count1_carry__0_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.084 r  divide/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.084    divide/count1_carry__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  divide/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.201    divide/count1_carry__1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  divide/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.318    divide/load
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.537 r  divide/count1_carry__3/O[0]
                         net (fo=33, routed)          1.386     8.924    divide/count1_carry__3_n_7
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.697     9.621 r  divide/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    divide/count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  divide/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divide/count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  divide/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    divide/count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  divide/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    divide/count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  divide/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    divide/count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.191 r  divide/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    divide/count_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.504 r  divide/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.504    divide/count_reg[24]_i_1_n_4
    SLICE_X0Y6           FDCE                                         r  divide/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    divide/clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  divide/count_reg[27]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)        0.062    15.161    divide/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 divide/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 3.072ns (58.299%)  route 2.197ns (41.701%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    divide/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  divide/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  divide/count_reg[10]/Q
                         net (fo=3, routed)           0.811     6.427    divide/count_reg[10]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.551 r  divide/count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.551    divide/count1_carry__0_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.084 r  divide/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.084    divide/count1_carry__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  divide/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.201    divide/count1_carry__1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  divide/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.318    divide/load
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.537 r  divide/count1_carry__3/O[0]
                         net (fo=33, routed)          1.386     8.924    divide/count1_carry__3_n_7
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.697     9.621 r  divide/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    divide/count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  divide/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divide/count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  divide/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    divide/count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  divide/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    divide/count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  divide/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    divide/count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.191 r  divide/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    divide/count_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.430 r  divide/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.430    divide/count_reg[24]_i_1_n_5
    SLICE_X0Y6           FDCE                                         r  divide/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    divide/clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  divide/count_reg[26]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)        0.062    15.161    divide/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 divide/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 3.056ns (58.172%)  route 2.197ns (41.828%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    divide/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  divide/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  divide/count_reg[10]/Q
                         net (fo=3, routed)           0.811     6.427    divide/count_reg[10]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.551 r  divide/count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.551    divide/count1_carry__0_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.084 r  divide/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.084    divide/count1_carry__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  divide/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.201    divide/count1_carry__1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  divide/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.318    divide/load
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.537 r  divide/count1_carry__3/O[0]
                         net (fo=33, routed)          1.386     8.924    divide/count1_carry__3_n_7
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.697     9.621 r  divide/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    divide/count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  divide/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divide/count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  divide/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    divide/count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  divide/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    divide/count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  divide/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    divide/count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.191 r  divide/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    divide/count_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.414 r  divide/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.414    divide/count_reg[24]_i_1_n_7
    SLICE_X0Y6           FDCE                                         r  divide/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    divide/clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  divide/count_reg[24]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)        0.062    15.161    divide/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 divide/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 3.053ns (58.149%)  route 2.197ns (41.851%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    divide/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  divide/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  divide/count_reg[10]/Q
                         net (fo=3, routed)           0.811     6.427    divide/count_reg[10]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.551 r  divide/count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.551    divide/count1_carry__0_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.084 r  divide/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.084    divide/count1_carry__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  divide/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.201    divide/count1_carry__1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  divide/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.318    divide/load
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.537 r  divide/count1_carry__3/O[0]
                         net (fo=33, routed)          1.386     8.924    divide/count1_carry__3_n_7
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.697     9.621 r  divide/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    divide/count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  divide/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divide/count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  divide/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    divide/count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  divide/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    divide/count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  divide/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    divide/count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.411 r  divide/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.411    divide/count_reg[20]_i_1_n_6
    SLICE_X0Y5           FDCE                                         r  divide/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    divide/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  divide/count_reg[21]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDCE (Setup_fdce_C_D)        0.062    15.161    divide/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 divide/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 3.032ns (57.980%)  route 2.197ns (42.019%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    divide/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  divide/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  divide/count_reg[10]/Q
                         net (fo=3, routed)           0.811     6.427    divide/count_reg[10]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.551 r  divide/count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.551    divide/count1_carry__0_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.084 r  divide/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.084    divide/count1_carry__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  divide/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.201    divide/count1_carry__1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  divide/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.318    divide/load
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.537 r  divide/count1_carry__3/O[0]
                         net (fo=33, routed)          1.386     8.924    divide/count1_carry__3_n_7
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.697     9.621 r  divide/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    divide/count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  divide/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divide/count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  divide/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    divide/count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  divide/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    divide/count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  divide/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    divide/count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.390 r  divide/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.390    divide/count_reg[20]_i_1_n_4
    SLICE_X0Y5           FDCE                                         r  divide/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    divide/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  divide/count_reg[23]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDCE (Setup_fdce_C_D)        0.062    15.161    divide/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 speed/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.587     1.470    speed/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  speed/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  speed/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.797    speed/count_reg_n_0_[0]
    SLICE_X64Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  speed/count[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.842    speed/count[0]_i_2__0_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  speed/count_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.912    speed/count_reg[0]_i_1__0_n_7
    SLICE_X64Y19         FDRE                                         r  speed/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.856     1.983    speed/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  speed/count_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    speed/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 speed/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.468    speed/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  speed/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  speed/count_reg[11]/Q
                         net (fo=1, routed)           0.173     1.805    speed/count_reg_n_0_[11]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.914 r  speed/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.914    speed/count_reg[8]_i_1__0_n_4
    SLICE_X64Y21         FDRE                                         r  speed/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.854     1.981    speed/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  speed/count_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    speed/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 speed/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.587     1.470    speed/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  speed/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  speed/count_reg[3]/Q
                         net (fo=1, routed)           0.173     1.807    speed/count_reg_n_0_[3]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.916 r  speed/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.916    speed/count_reg[0]_i_1__0_n_4
    SLICE_X64Y19         FDRE                                         r  speed/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.856     1.983    speed/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  speed/count_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    speed/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 speed/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.468    speed/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  speed/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  speed/count_reg[12]/Q
                         net (fo=1, routed)           0.170     1.803    speed/count_reg_n_0_[12]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  speed/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.918    speed/count_reg[12]_i_1__0_n_7
    SLICE_X64Y22         FDRE                                         r  speed/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.853     1.980    speed/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  speed/count_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    speed/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 speed/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.586     1.469    speed/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  speed/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  speed/count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.804    speed/count_reg_n_0_[4]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  speed/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.919    speed/count_reg[4]_i_1__0_n_7
    SLICE_X64Y20         FDRE                                         r  speed/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.855     1.982    speed/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  speed/count_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    speed/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divide/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.479    divide/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  divide/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  divide/count_reg[11]/Q
                         net (fo=3, routed)           0.173     1.793    divide/count_reg[11]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     1.838 r  divide/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.838    divide/count[8]_i_2_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.901 r  divide/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    divide/count_reg[8]_i_1_n_4
    SLICE_X0Y2           FDCE                                         r  divide/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     1.994    divide/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  divide/count_reg[11]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.105     1.584    divide/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divide/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.478    divide/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  divide/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  divide/count_reg[19]/Q
                         net (fo=3, routed)           0.173     1.792    divide/count_reg[19]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  divide/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.837    divide/count[16]_i_2_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.900 r  divide/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    divide/count_reg[16]_i_1_n_4
    SLICE_X0Y4           FDCE                                         r  divide/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     1.993    divide/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  divide/count_reg[19]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y4           FDCE (Hold_fdce_C_D)         0.105     1.583    divide/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divide/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.478    divide/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  divide/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  divide/count_reg[23]/Q
                         net (fo=4, routed)           0.173     1.792    divide/count_reg[23]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  divide/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.837    divide/count[20]_i_2_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.900 r  divide/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    divide/count_reg[20]_i_1_n_4
    SLICE_X0Y5           FDCE                                         r  divide/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     1.993    divide/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  divide/count_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.105     1.583    divide/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divide/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.479    divide/clk_IBUF_BUFG
    SLICE_X0Y0           FDCE                                         r  divide/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  divide/count_reg[3]/Q
                         net (fo=3, routed)           0.173     1.793    divide/count_reg[3]
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.045     1.838 r  divide/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    divide/count[0]_i_2_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.901 r  divide/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    divide/count_reg[0]_i_1_n_4
    SLICE_X0Y0           FDCE                                         r  divide/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     1.994    divide/clk_IBUF_BUFG
    SLICE_X0Y0           FDCE                                         r  divide/count_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y0           FDCE (Hold_fdce_C_D)         0.105     1.584    divide/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divide/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.479    divide/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  divide/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  divide/count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.793    divide/count_reg[7]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.045     1.838 r  divide/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.838    divide/count[4]_i_2_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.901 r  divide/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    divide/count_reg[4]_i_1_n_4
    SLICE_X0Y1           FDCE                                         r  divide/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     1.994    divide/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  divide/count_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.105     1.584    divide/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     divide/clk_prime_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     divide/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     divide/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     divide/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     divide/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     divide/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     divide/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     divide/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     divide/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     divide/count_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     divide/count_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     divide/count_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     divide/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   speed/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   speed/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   speed/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   speed/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   speed/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   speed/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     divide/clk_prime_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     divide/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     divide/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     divide/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     divide/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     divide/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     divide/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     divide/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     divide/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     divide/count_reg[18]/C



