###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Wed Sep 14 17:34:38 2016
#  Design:            DLX
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[14]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[14]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.083
- Arrival Time                  0.480
= Slack Time                    4.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                                |           |       |   0.000 |    4.603 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                                | OR2_X4    | 0.006 |   0.006 |    4.609 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64           | OR2_X4    | 0.086 |   0.092 |    4.695 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64           | NAND2_X1  | 0.023 |   0.115 |    4.718 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65           | NAND2_X1  | 0.094 |   0.209 |    4.812 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65           | CLKBUF_X2 | 0.000 |   0.209 |    4.812 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | CLKBUF_X2 | 0.137 |   0.346 |    4.949 | 
     | u_DataPath/u_ifidreg/U93/B1                       |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | OAI22_X1  | 0.021 |   0.368 |    4.971 | 
     | u_DataPath/u_ifidreg/U93/ZN                       |   ^   | u_DataPath/u_ifidreg/n179          | OAI22_X1  | 0.074 |   0.442 |    5.045 | 
     | u_DataPath/u_ifidreg/FE_PHC34_n179/A              |   ^   | u_DataPath/u_ifidreg/n179          | CLKBUF_X3 | 0.000 |   0.442 |    5.045 | 
     | u_DataPath/u_ifidreg/FE_PHC34_n179/Z              |   ^   | u_DataPath/u_ifidreg/FE_PHN34_n179 | CLKBUF_X3 | 0.038 |   0.480 |    5.083 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[14]/D |   ^   | u_DataPath/u_ifidreg/FE_PHN34_n179 | DFFR_X1   | 0.000 |   0.480 |    5.083 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.603 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.603 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.551 | 
     | clk__L2_I5/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.549 | 
     | clk__L2_I5/Z                                       |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.491 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[14]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.490 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[25]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[25]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.084
- Arrival Time                  0.480
= Slack Time                    4.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                                |           |       |   0.000 |    4.604 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                                | OR2_X4    | 0.006 |   0.006 |    4.609 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64           | OR2_X4    | 0.086 |   0.092 |    4.695 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64           | NAND2_X1  | 0.023 |   0.115 |    4.718 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65           | NAND2_X1  | 0.094 |   0.209 |    4.812 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65           | CLKBUF_X2 | 0.000 |   0.209 |    4.813 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | CLKBUF_X2 | 0.137 |   0.346 |    4.950 | 
     | u_DataPath/u_ifidreg/U115/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | OAI22_X1  | 0.021 |   0.368 |    4.971 | 
     | u_DataPath/u_ifidreg/U115/ZN                      |   ^   | u_DataPath/u_ifidreg/n190          | OAI22_X1  | 0.074 |   0.442 |    5.045 | 
     | u_DataPath/u_ifidreg/FE_PHC27_n190/A              |   ^   | u_DataPath/u_ifidreg/n190          | CLKBUF_X3 | 0.000 |   0.442 |    5.045 | 
     | u_DataPath/u_ifidreg/FE_PHC27_n190/Z              |   ^   | u_DataPath/u_ifidreg/FE_PHN27_n190 | CLKBUF_X3 | 0.038 |   0.480 |    5.084 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[25]/D |   ^   | u_DataPath/u_ifidreg/FE_PHN27_n190 | DFFR_X1   | 0.000 |   0.480 |    5.084 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.604 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.603 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.552 | 
     | clk__L2_I4/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.549 | 
     | clk__L2_I4/Z                                       |   ^   | clk__L2_N4 | CLKBUF_X3 | 0.058 |   0.112 |   -4.491 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[25]/CK |   ^   | clk__L2_N4 | DFFR_X1   | 0.002 |   0.114 |   -4.490 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[23]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[23]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.083
- Arrival Time                  0.478
= Slack Time                    4.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                                |           |       |   0.000 |    4.605 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                                | OR2_X4    | 0.006 |   0.006 |    4.611 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64           | OR2_X4    | 0.086 |   0.092 |    4.697 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64           | NAND2_X1  | 0.023 |   0.115 |    4.720 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65           | NAND2_X1  | 0.094 |   0.209 |    4.814 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65           | CLKBUF_X2 | 0.000 |   0.209 |    4.814 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | CLKBUF_X2 | 0.137 |   0.346 |    4.951 | 
     | u_DataPath/u_ifidreg/U111/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | OAI22_X1  | 0.022 |   0.368 |    4.973 | 
     | u_DataPath/u_ifidreg/U111/ZN                      |   ^   | u_DataPath/u_ifidreg/n188          | OAI22_X1  | 0.071 |   0.439 |    5.044 | 
     | u_DataPath/u_ifidreg/FE_PHC13_n188/A              |   ^   | u_DataPath/u_ifidreg/n188          | CLKBUF_X1 | 0.000 |   0.439 |    5.044 | 
     | u_DataPath/u_ifidreg/FE_PHC13_n188/Z              |   ^   | u_DataPath/u_ifidreg/FE_PHN13_n188 | CLKBUF_X1 | 0.039 |   0.478 |    5.083 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[23]/D |   ^   | u_DataPath/u_ifidreg/FE_PHN13_n188 | DFFR_X1   | 0.000 |   0.478 |    5.083 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.605 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.605 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.553 | 
     | clk__L2_I5/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.551 | 
     | clk__L2_I5/Z                                       |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.493 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[23]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.492 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[24]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[24]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.083
- Arrival Time                  0.476
= Slack Time                    4.608
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                                |           |       |   0.000 |    4.608 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                                | OR2_X4    | 0.006 |   0.006 |    4.613 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64           | OR2_X4    | 0.086 |   0.092 |    4.699 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64           | NAND2_X1  | 0.023 |   0.115 |    4.722 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65           | NAND2_X1  | 0.094 |   0.209 |    4.816 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65           | CLKBUF_X2 | 0.000 |   0.209 |    4.817 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | CLKBUF_X2 | 0.137 |   0.346 |    4.954 | 
     | u_DataPath/u_ifidreg/U113/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | OAI22_X1  | 0.020 |   0.366 |    4.974 | 
     | u_DataPath/u_ifidreg/U113/ZN                      |   ^   | u_DataPath/u_ifidreg/n189          | OAI22_X1  | 0.070 |   0.437 |    5.044 | 
     | u_DataPath/u_ifidreg/FE_PHC35_n189/A              |   ^   | u_DataPath/u_ifidreg/n189          | CLKBUF_X1 | 0.000 |   0.437 |    5.044 | 
     | u_DataPath/u_ifidreg/FE_PHC35_n189/Z              |   ^   | u_DataPath/u_ifidreg/FE_PHN35_n189 | CLKBUF_X1 | 0.039 |   0.476 |    5.083 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[24]/D |   ^   | u_DataPath/u_ifidreg/FE_PHN35_n189 | DFFR_X1   | 0.000 |   0.476 |    5.083 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.608 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.607 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.555 | 
     | clk__L2_I5/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.553 | 
     | clk__L2_I5/Z                                       |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.495 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[24]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.494 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[20]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[20]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.116
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.086
- Arrival Time                  0.478
= Slack Time                    4.609
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                                |           |       |   0.000 |    4.609 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                                | OR2_X4    | 0.006 |   0.006 |    4.614 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64           | OR2_X4    | 0.086 |   0.092 |    4.700 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64           | NAND2_X1  | 0.023 |   0.115 |    4.723 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65           | NAND2_X1  | 0.094 |   0.209 |    4.817 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65           | CLKBUF_X2 | 0.000 |   0.209 |    4.817 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | CLKBUF_X2 | 0.137 |   0.346 |    4.955 | 
     | u_DataPath/u_ifidreg/U105/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | OAI22_X1  | 0.019 |   0.365 |    4.973 | 
     | u_DataPath/u_ifidreg/U105/ZN                      |   ^   | u_DataPath/u_ifidreg/n185          | OAI22_X1  | 0.074 |   0.439 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC37_n185/A              |   ^   | u_DataPath/u_ifidreg/n185          | CLKBUF_X3 | 0.000 |   0.439 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC37_n185/Z              |   ^   | u_DataPath/u_ifidreg/FE_PHN37_n185 | CLKBUF_X3 | 0.039 |   0.478 |    5.086 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[20]/D |   ^   | u_DataPath/u_ifidreg/FE_PHN37_n185 | DFFR_X1   | 0.000 |   0.478 |    5.086 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.609 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.608 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.556 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.555 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.495 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[20]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.116 |   -4.492 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[17]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[17]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.116
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.086
- Arrival Time                  0.477
= Slack Time                    4.609
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                                |           |       |   0.000 |    4.609 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                                | OR2_X4    | 0.006 |   0.006 |    4.615 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64           | OR2_X4    | 0.086 |   0.092 |    4.701 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64           | NAND2_X1  | 0.023 |   0.115 |    4.724 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65           | NAND2_X1  | 0.094 |   0.209 |    4.818 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65           | CLKBUF_X2 | 0.000 |   0.209 |    4.818 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | CLKBUF_X2 | 0.137 |   0.346 |    4.956 | 
     | u_DataPath/u_ifidreg/U99/B1                       |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | OAI22_X1  | 0.017 |   0.363 |    4.972 | 
     | u_DataPath/u_ifidreg/U99/ZN                       |   ^   | u_DataPath/u_ifidreg/n182          | OAI22_X1  | 0.075 |   0.438 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC30_n182/A              |   ^   | u_DataPath/u_ifidreg/n182          | CLKBUF_X3 | 0.000 |   0.438 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC30_n182/Z              |   ^   | u_DataPath/u_ifidreg/FE_PHN30_n182 | CLKBUF_X3 | 0.039 |   0.477 |    5.086 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[17]/D |   ^   | u_DataPath/u_ifidreg/FE_PHN30_n182 | DFFR_X1   | 0.000 |   0.477 |    5.086 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.610 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.609 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.557 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.556 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.496 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[17]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.116 |   -4.493 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[19]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[19]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.116
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.086
- Arrival Time                  0.476
= Slack Time                    4.610
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                                |           |       |   0.000 |    4.611 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                                | OR2_X4    | 0.006 |   0.006 |    4.616 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64           | OR2_X4    | 0.086 |   0.092 |    4.702 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64           | NAND2_X1  | 0.023 |   0.115 |    4.725 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65           | NAND2_X1  | 0.094 |   0.209 |    4.819 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65           | CLKBUF_X2 | 0.000 |   0.209 |    4.819 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | CLKBUF_X2 | 0.137 |   0.346 |    4.957 | 
     | u_DataPath/u_ifidreg/U103/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | OAI22_X1  | 0.018 |   0.364 |    4.974 | 
     | u_DataPath/u_ifidreg/U103/ZN                      |   ^   | u_DataPath/u_ifidreg/n184          | OAI22_X1  | 0.073 |   0.437 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC43_n184/A              |   ^   | u_DataPath/u_ifidreg/n184          | CLKBUF_X3 | 0.000 |   0.437 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC43_n184/Z              |   ^   | u_DataPath/u_ifidreg/FE_PHN43_n184 | CLKBUF_X3 | 0.038 |   0.476 |    5.086 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[19]/D |   ^   | u_DataPath/u_ifidreg/FE_PHN43_n184 | DFFR_X1   | 0.000 |   0.476 |    5.086 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.611 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.610 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.558 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.557 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.497 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[19]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.116 |   -4.494 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[18]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[18]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.116
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.086
- Arrival Time                  0.475
= Slack Time                    4.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                                |           |       |   0.000 |    4.612 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                                | OR2_X4    | 0.006 |   0.006 |    4.617 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64           | OR2_X4    | 0.086 |   0.092 |    4.703 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64           | NAND2_X1  | 0.023 |   0.115 |    4.726 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65           | NAND2_X1  | 0.094 |   0.209 |    4.820 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65           | CLKBUF_X2 | 0.000 |   0.209 |    4.821 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | CLKBUF_X2 | 0.137 |   0.346 |    4.958 | 
     | u_DataPath/u_ifidreg/U101/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | OAI22_X1  | 0.017 |   0.363 |    4.974 | 
     | u_DataPath/u_ifidreg/U101/ZN                      |   ^   | u_DataPath/u_ifidreg/n183          | OAI22_X1  | 0.074 |   0.436 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC42_n183/A              |   ^   | u_DataPath/u_ifidreg/n183          | CLKBUF_X3 | 0.000 |   0.436 |    5.048 | 
     | u_DataPath/u_ifidreg/FE_PHC42_n183/Z              |   ^   | u_DataPath/u_ifidreg/FE_PHN42_n183 | CLKBUF_X3 | 0.038 |   0.475 |    5.086 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[18]/D |   ^   | u_DataPath/u_ifidreg/FE_PHN42_n183 | DFFR_X1   | 0.000 |   0.475 |    5.086 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.612 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.611 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.560 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.558 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.499 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[18]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.116 |   -4.496 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[22]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[22]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.085
- Arrival Time                  0.467
= Slack Time                    4.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                                |           |       |   0.000 |    4.618 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                                | OR2_X4    | 0.006 |   0.006 |    4.623 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64           | OR2_X4    | 0.086 |   0.092 |    4.710 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64           | NAND2_X1  | 0.023 |   0.115 |    4.733 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65           | NAND2_X1  | 0.094 |   0.209 |    4.826 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65           | CLKBUF_X2 | 0.000 |   0.209 |    4.827 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | CLKBUF_X2 | 0.137 |   0.346 |    4.964 | 
     | u_DataPath/u_ifidreg/U109/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | OAI22_X1  | 0.010 |   0.356 |    4.974 | 
     | u_DataPath/u_ifidreg/U109/ZN                      |   ^   | u_DataPath/u_ifidreg/n187          | OAI22_X1  | 0.073 |   0.429 |    5.047 | 
     | u_DataPath/u_ifidreg/FE_PHC31_n187/A              |   ^   | u_DataPath/u_ifidreg/n187          | CLKBUF_X3 | 0.000 |   0.429 |    5.047 | 
     | u_DataPath/u_ifidreg/FE_PHC31_n187/Z              |   ^   | u_DataPath/u_ifidreg/FE_PHN31_n187 | CLKBUF_X3 | 0.038 |   0.467 |    5.085 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[22]/D |   ^   | u_DataPath/u_ifidreg/FE_PHN31_n187 | DFFR_X1   | 0.000 |   0.467 |    5.085 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.618 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.617 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.566 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.565 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.505 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[22]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.002 |   0.115 |   -4.503 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[16]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[16]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.085
- Arrival Time                  0.465
= Slack Time                    4.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                                |           |       |   0.000 |    4.620 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                                | OR2_X4    | 0.006 |   0.006 |    4.626 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64           | OR2_X4    | 0.086 |   0.092 |    4.712 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64           | NAND2_X1  | 0.023 |   0.115 |    4.735 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65           | NAND2_X1  | 0.094 |   0.209 |    4.829 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65           | CLKBUF_X2 | 0.000 |   0.209 |    4.829 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | CLKBUF_X2 | 0.137 |   0.346 |    4.966 | 
     | u_DataPath/u_ifidreg/U97/B1                       |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | OAI22_X1  | 0.007 |   0.353 |    4.973 | 
     | u_DataPath/u_ifidreg/U97/ZN                       |   ^   | u_DataPath/u_ifidreg/n181          | OAI22_X1  | 0.073 |   0.427 |    5.047 | 
     | u_DataPath/u_ifidreg/FE_PHC33_n181/A              |   ^   | u_DataPath/u_ifidreg/n181          | CLKBUF_X3 | 0.000 |   0.427 |    5.047 | 
     | u_DataPath/u_ifidreg/FE_PHC33_n181/Z              |   ^   | u_DataPath/u_ifidreg/FE_PHN33_n181 | CLKBUF_X3 | 0.038 |   0.465 |    5.085 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/D |   ^   | u_DataPath/u_ifidreg/FE_PHN33_n181 | DFFR_X1   | 0.000 |   0.465 |    5.085 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.620 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.619 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.568 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.567 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.507 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.002 |   0.115 |   -4.505 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[21]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[21]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.030
+ Phase Shift                   5.000
= Required Time                 5.085
- Arrival Time                  0.464
= Slack Time                    4.621
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                                |           |       |   0.000 |    4.621 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                                | OR2_X4    | 0.006 |   0.006 |    4.626 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64           | OR2_X4    | 0.086 |   0.092 |    4.712 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64           | NAND2_X1  | 0.023 |   0.115 |    4.735 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65           | NAND2_X1  | 0.094 |   0.209 |    4.829 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65           | CLKBUF_X2 | 0.000 |   0.209 |    4.830 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | CLKBUF_X2 | 0.137 |   0.346 |    4.967 | 
     | u_DataPath/u_ifidreg/U107/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65   | OAI22_X1  | 0.007 |   0.353 |    4.973 | 
     | u_DataPath/u_ifidreg/U107/ZN                      |   ^   | u_DataPath/u_ifidreg/n186          | OAI22_X1  | 0.073 |   0.426 |    5.047 | 
     | u_DataPath/u_ifidreg/FE_PHC32_n186/A              |   ^   | u_DataPath/u_ifidreg/n186          | CLKBUF_X3 | 0.000 |   0.426 |    5.047 | 
     | u_DataPath/u_ifidreg/FE_PHC32_n186/Z              |   ^   | u_DataPath/u_ifidreg/FE_PHN32_n186 | CLKBUF_X3 | 0.038 |   0.464 |    5.085 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[21]/D |   ^   | u_DataPath/u_ifidreg/FE_PHN32_n186 | DFFR_X1   | 0.000 |   0.464 |    5.085 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -4.621 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.620 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.569 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -4.567 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |   -4.508 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[21]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.002 |   0.115 |   -4.506 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[2]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[2]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.448
= Slack Time                    4.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.627 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.633 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.719 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.742 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.973 | 
     | u_DataPath/u_ifidreg/U47/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.030 |   0.376 |    5.003 | 
     | u_DataPath/u_ifidreg/U47/ZN          |   ^   | u_DataPath/u_ifidreg/n135        | OAI22_X1  | 0.072 |   0.448 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[2]/D |   ^   | u_DataPath/u_ifidreg/n135        | DFFR_X1   | 0.000 |   0.448 |    5.075 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.627 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.626 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.575 | 
     | clk__L2_I1/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.572 | 
     | clk__L2_I1/Z                          |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -4.515 | 
     | u_DataPath/u_ifidreg/new_pc_reg[2]/CK |   ^   | clk__L2_N1 | DFFR_X1   | 0.001 |   0.114 |   -4.513 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[31]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[31]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.448
= Slack Time                    4.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.627 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.633 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.719 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.742 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.973 | 
     | u_DataPath/u_ifidreg/U41/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.029 |   0.376 |    5.003 | 
     | u_DataPath/u_ifidreg/U41/ZN           |   ^   | u_DataPath/u_ifidreg/n164        | OAI22_X1  | 0.072 |   0.448 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[31]/D |   ^   | u_DataPath/u_ifidreg/n164        | DFFR_X1   | 0.000 |   0.448 |    5.075 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.627 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.626 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.575 | 
     | clk__L2_I3/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.572 | 
     | clk__L2_I3/Z                           |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |   -4.515 | 
     | u_DataPath/u_ifidreg/new_pc_reg[31]/CK |   ^   | clk__L2_N3 | DFFR_X1   | 0.002 |   0.114 |   -4.513 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[24]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[24]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.448
= Slack Time                    4.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.627 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.633 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.719 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.742 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.973 | 
     | u_DataPath/u_ifidreg/U19/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.030 |   0.376 |    5.003 | 
     | u_DataPath/u_ifidreg/U19/ZN           |   ^   | u_DataPath/u_ifidreg/n157        | OAI22_X1  | 0.072 |   0.448 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[24]/D |   ^   | u_DataPath/u_ifidreg/n157        | DFFR_X1   | 0.000 |   0.448 |    5.075 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.627 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.627 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.575 | 
     | clk__L2_I1/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.572 | 
     | clk__L2_I1/Z                           |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -4.515 | 
     | u_DataPath/u_ifidreg/new_pc_reg[24]/CK |   ^   | clk__L2_N1 | DFFR_X1   | 0.001 |   0.114 |   -4.514 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[9]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[9]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.073
- Arrival Time                  0.446
= Slack Time                    4.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.627 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.633 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.719 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.742 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.973 | 
     | u_DataPath/u_ifidreg/U127/B1         |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.027 |   0.373 |    5.000 | 
     | u_DataPath/u_ifidreg/U127/ZN         |   ^   | u_DataPath/u_ifidreg/n142        | OAI22_X1  | 0.073 |   0.446 |    5.073 | 
     | u_DataPath/u_ifidreg/new_pc_reg[9]/D |   ^   | u_DataPath/u_ifidreg/n142        | DFFR_X1   | 0.000 |   0.446 |    5.073 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.627 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.627 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.575 | 
     | clk__L2_I3/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.573 | 
     | clk__L2_I3/Z                          |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |   -4.515 | 
     | u_DataPath/u_ifidreg/new_pc_reg[9]/CK |   ^   | clk__L2_N3 | DFFR_X1   | 0.000 |   0.113 |   -4.515 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[28]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[28]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.447
= Slack Time                    4.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.627 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.633 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.719 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.742 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.973 | 
     | u_DataPath/u_ifidreg/U23/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.029 |   0.375 |    5.003 | 
     | u_DataPath/u_ifidreg/U23/ZN           |   ^   | u_DataPath/u_ifidreg/n161        | OAI22_X1  | 0.072 |   0.447 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[28]/D |   ^   | u_DataPath/u_ifidreg/n161        | DFFR_X1   | 0.000 |   0.447 |    5.075 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.627 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.627 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.575 | 
     | clk__L2_I4/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.573 | 
     | clk__L2_I4/Z                           |   ^   | clk__L2_N4 | CLKBUF_X3 | 0.058 |   0.112 |   -4.515 | 
     | u_DataPath/u_ifidreg/new_pc_reg[28]/CK |   ^   | clk__L2_N4 | DFFR_X1   | 0.001 |   0.114 |   -4.514 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[18]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[18]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.073
- Arrival Time                  0.446
= Slack Time                    4.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.627 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.633 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.719 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.742 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.973 | 
     | u_DataPath/u_ifidreg/U25/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.027 |   0.373 |    5.000 | 
     | u_DataPath/u_ifidreg/U25/ZN           |   ^   | u_DataPath/u_ifidreg/n151        | OAI22_X1  | 0.073 |   0.446 |    5.073 | 
     | u_DataPath/u_ifidreg/new_pc_reg[18]/D |   ^   | u_DataPath/u_ifidreg/n151        | DFFR_X1   | 0.000 |   0.446 |    5.073 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.627 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.627 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.575 | 
     | clk__L2_I1/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.573 | 
     | clk__L2_I1/Z                           |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -4.515 | 
     | u_DataPath/u_ifidreg/new_pc_reg[18]/CK |   ^   | clk__L2_N1 | DFFR_X1   | 0.000 |   0.112 |   -4.515 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[25]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[25]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.447
= Slack Time                    4.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.627 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.633 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.719 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.742 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.973 | 
     | u_DataPath/u_ifidreg/U33/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.030 |   0.376 |    5.003 | 
     | u_DataPath/u_ifidreg/U33/ZN           |   ^   | u_DataPath/u_ifidreg/n158        | OAI22_X1  | 0.072 |   0.447 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[25]/D |   ^   | u_DataPath/u_ifidreg/n158        | DFFR_X1   | 0.000 |   0.447 |    5.075 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.627 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.627 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.575 | 
     | clk__L2_I1/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.573 | 
     | clk__L2_I1/Z                           |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -4.515 | 
     | u_DataPath/u_ifidreg/new_pc_reg[25]/CK |   ^   | clk__L2_N1 | DFFR_X1   | 0.001 |   0.114 |   -4.514 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[21]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[21]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.074
- Arrival Time                  0.446
= Slack Time                    4.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.628 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.633 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.719 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.742 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.974 | 
     | u_DataPath/u_ifidreg/U29/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.027 |   0.374 |    5.001 | 
     | u_DataPath/u_ifidreg/U29/ZN           |   ^   | u_DataPath/u_ifidreg/n154        | OAI22_X1  | 0.073 |   0.446 |    5.074 | 
     | u_DataPath/u_ifidreg/new_pc_reg[21]/D |   ^   | u_DataPath/u_ifidreg/n154        | DFFR_X1   | 0.000 |   0.446 |    5.074 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.627 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.627 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.575 | 
     | clk__L2_I5/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.573 | 
     | clk__L2_I5/Z                           |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.515 | 
     | u_DataPath/u_ifidreg/new_pc_reg[21]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.515 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[26]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[26]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.447
= Slack Time                    4.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.628 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.633 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.719 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.742 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.974 | 
     | u_DataPath/u_ifidreg/U35/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.030 |   0.376 |    5.003 | 
     | u_DataPath/u_ifidreg/U35/ZN           |   ^   | u_DataPath/u_ifidreg/n159        | OAI22_X1  | 0.072 |   0.447 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[26]/D |   ^   | u_DataPath/u_ifidreg/n159        | DFFR_X1   | 0.000 |   0.447 |    5.075 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.628 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.627 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.575 | 
     | clk__L2_I2/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.573 | 
     | clk__L2_I2/Z                           |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.057 |   0.112 |   -4.515 | 
     | u_DataPath/u_ifidreg/new_pc_reg[26]/CK |   ^   | clk__L2_N2 | DFFR_X1   | 0.002 |   0.114 |   -4.514 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[27]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[27]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.447
= Slack Time                    4.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.628 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.633 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.719 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.742 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.837 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.974 | 
     | u_DataPath/u_ifidreg/U21/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.030 |   0.376 |    5.003 | 
     | u_DataPath/u_ifidreg/U21/ZN           |   ^   | u_DataPath/u_ifidreg/n160        | OAI22_X1  | 0.072 |   0.447 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[27]/D |   ^   | u_DataPath/u_ifidreg/n160        | DFFR_X1   | 0.000 |   0.447 |    5.075 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.628 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.627 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.576 | 
     | clk__L2_I2/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.573 | 
     | clk__L2_I2/Z                           |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.057 |   0.112 |   -4.516 | 
     | u_DataPath/u_ifidreg/new_pc_reg[27]/CK |   ^   | clk__L2_N2 | DFFR_X1   | 0.002 |   0.114 |   -4.514 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[5]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[5]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.074
- Arrival Time                  0.446
= Slack Time                    4.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.628 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.633 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.720 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.743 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.837 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.974 | 
     | u_DataPath/u_ifidreg/U53/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.028 |   0.374 |    5.002 | 
     | u_DataPath/u_ifidreg/U53/ZN          |   ^   | u_DataPath/u_ifidreg/n138        | OAI22_X1  | 0.073 |   0.446 |    5.074 | 
     | u_DataPath/u_ifidreg/new_pc_reg[5]/D |   ^   | u_DataPath/u_ifidreg/n138        | DFFR_X1   | 0.000 |   0.446 |    5.074 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.628 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.627 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.576 | 
     | clk__L2_I5/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.573 | 
     | clk__L2_I5/Z                          |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.516 | 
     | u_DataPath/u_ifidreg/new_pc_reg[5]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.515 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[30]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[30]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.447
= Slack Time                    4.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.628 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.634 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.720 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.743 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.836 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.837 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.974 | 
     | u_DataPath/u_ifidreg/U39/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.029 |   0.375 |    5.003 | 
     | u_DataPath/u_ifidreg/U39/ZN           |   ^   | u_DataPath/u_ifidreg/n163        | OAI22_X1  | 0.072 |   0.447 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[30]/D |   ^   | u_DataPath/u_ifidreg/n163        | DFFR_X1   | 0.000 |   0.447 |    5.075 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.628 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.627 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.576 | 
     | clk__L2_I4/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.573 | 
     | clk__L2_I4/Z                           |   ^   | clk__L2_N4 | CLKBUF_X3 | 0.058 |   0.112 |   -4.516 | 
     | u_DataPath/u_ifidreg/new_pc_reg[30]/CK |   ^   | clk__L2_N4 | DFFR_X1   | 0.001 |   0.114 |   -4.514 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[6]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[6]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.074
- Arrival Time                  0.446
= Slack Time                    4.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.628 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.634 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.720 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.743 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.837 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.837 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.974 | 
     | u_DataPath/u_ifidreg/U121/B1         |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.027 |   0.373 |    5.001 | 
     | u_DataPath/u_ifidreg/U121/ZN         |   ^   | u_DataPath/u_ifidreg/n139        | OAI22_X1  | 0.073 |   0.446 |    5.074 | 
     | u_DataPath/u_ifidreg/new_pc_reg[6]/D |   ^   | u_DataPath/u_ifidreg/n139        | DFFR_X1   | 0.000 |   0.446 |    5.074 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.628 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.627 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.576 | 
     | clk__L2_I5/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.573 | 
     | clk__L2_I5/Z                          |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.516 | 
     | u_DataPath/u_ifidreg/new_pc_reg[6]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.515 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[29]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[29]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.447
= Slack Time                    4.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.628 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.634 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.720 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.743 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.837 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.837 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.974 | 
     | u_DataPath/u_ifidreg/U37/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.029 |   0.375 |    5.003 | 
     | u_DataPath/u_ifidreg/U37/ZN           |   ^   | u_DataPath/u_ifidreg/n162        | OAI22_X1  | 0.072 |   0.447 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[29]/D |   ^   | u_DataPath/u_ifidreg/n162        | DFFR_X1   | 0.000 |   0.447 |    5.075 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.628 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.627 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.576 | 
     | clk__L2_I5/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.574 | 
     | clk__L2_I5/Z                           |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.516 | 
     | u_DataPath/u_ifidreg/new_pc_reg[29]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.515 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[3]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[3]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.077
- Arrival Time                  0.448
= Slack Time                    4.629
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.629 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.635 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.721 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.744 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.838 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.838 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.975 | 
     | u_DataPath/u_ifidreg/U49/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.030 |   0.376 |    5.005 | 
     | u_DataPath/u_ifidreg/U49/ZN          |   ^   | u_DataPath/u_ifidreg/n136        | OAI22_X1  | 0.072 |   0.448 |    5.077 | 
     | u_DataPath/u_ifidreg/new_pc_reg[3]/D |   ^   | u_DataPath/u_ifidreg/n136        | DFFR_X1   | 0.000 |   0.448 |    5.077 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.629 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.628 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.577 | 
     | clk__L2_I0/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.574 | 
     | clk__L2_I0/Z                          |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.515 | 
     | u_DataPath/u_ifidreg/new_pc_reg[3]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.002 |   0.115 |   -4.514 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[20]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[20]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.074
- Arrival Time                  0.445
= Slack Time                    4.629
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.629 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.635 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.721 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.744 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.838 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.838 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.975 | 
     | u_DataPath/u_ifidreg/U15/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.027 |   0.373 |    5.002 | 
     | u_DataPath/u_ifidreg/U15/ZN           |   ^   | u_DataPath/u_ifidreg/n153        | OAI22_X1  | 0.072 |   0.445 |    5.074 | 
     | u_DataPath/u_ifidreg/new_pc_reg[20]/D |   ^   | u_DataPath/u_ifidreg/n153        | DFFR_X1   | 0.000 |   0.445 |    5.074 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.629 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.628 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.577 | 
     | clk__L2_I5/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.575 | 
     | clk__L2_I5/Z                           |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.517 | 
     | u_DataPath/u_ifidreg/new_pc_reg[20]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.516 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[7]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[7]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.074
- Arrival Time                  0.444
= Slack Time                    4.630
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.630 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.635 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.721 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.744 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.838 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.838 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.976 | 
     | u_DataPath/u_ifidreg/U123/B1         |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.026 |   0.372 |    5.002 | 
     | u_DataPath/u_ifidreg/U123/ZN         |   ^   | u_DataPath/u_ifidreg/n140        | OAI22_X1  | 0.072 |   0.444 |    5.074 | 
     | u_DataPath/u_ifidreg/new_pc_reg[7]/D |   ^   | u_DataPath/u_ifidreg/n140        | DFFR_X1   | 0.000 |   0.444 |    5.074 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.629 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.629 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.577 | 
     | clk__L2_I5/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.575 | 
     | clk__L2_I5/Z                          |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.517 | 
     | u_DataPath/u_ifidreg/new_pc_reg[7]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.517 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[17]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[17]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.076
- Arrival Time                  0.446
= Slack Time                    4.630
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.630 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.635 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.721 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.744 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.838 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.839 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.976 | 
     | u_DataPath/u_ifidreg/U143/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.027 |   0.373 |    5.003 | 
     | u_DataPath/u_ifidreg/U143/ZN          |   ^   | u_DataPath/u_ifidreg/n150        | OAI22_X1  | 0.073 |   0.446 |    5.076 | 
     | u_DataPath/u_ifidreg/new_pc_reg[17]/D |   ^   | u_DataPath/u_ifidreg/n150        | DFFR_X1   | 0.000 |   0.446 |    5.076 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.630 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.629 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.577 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.575 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.516 | 
     | u_DataPath/u_ifidreg/new_pc_reg[17]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.115 |   -4.515 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[4]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[4]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.076
- Arrival Time                  0.446
= Slack Time                    4.630
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.630 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.636 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.722 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.745 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.839 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.839 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.976 | 
     | u_DataPath/u_ifidreg/U51/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.027 |   0.373 |    5.003 | 
     | u_DataPath/u_ifidreg/U51/ZN          |   ^   | u_DataPath/u_ifidreg/n137        | OAI22_X1  | 0.072 |   0.446 |    5.076 | 
     | u_DataPath/u_ifidreg/new_pc_reg[4]/D |   ^   | u_DataPath/u_ifidreg/n137        | DFFR_X1   | 0.000 |   0.446 |    5.076 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.630 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.629 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.578 | 
     | clk__L2_I0/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.575 | 
     | clk__L2_I0/Z                          |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.516 | 
     | u_DataPath/u_ifidreg/new_pc_reg[4]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.115 |   -4.515 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[23]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[23]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.076
- Arrival Time                  0.446
= Slack Time                    4.630
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.630 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.636 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.722 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.745 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.839 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.839 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.976 | 
     | u_DataPath/u_ifidreg/U17/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.027 |   0.373 |    5.003 | 
     | u_DataPath/u_ifidreg/U17/ZN           |   ^   | u_DataPath/u_ifidreg/n156        | OAI22_X1  | 0.073 |   0.446 |    5.076 | 
     | u_DataPath/u_ifidreg/new_pc_reg[23]/D |   ^   | u_DataPath/u_ifidreg/n156        | DFFR_X1   | 0.000 |   0.446 |    5.076 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.630 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.629 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.578 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.575 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.516 | 
     | u_DataPath/u_ifidreg/new_pc_reg[23]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.115 |   -4.515 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[19]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[19]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.074
- Arrival Time                  0.443
= Slack Time                    4.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.631 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.636 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.722 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.745 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.839 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.839 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.977 | 
     | u_DataPath/u_ifidreg/U27/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.025 |   0.371 |    5.002 | 
     | u_DataPath/u_ifidreg/U27/ZN           |   ^   | u_DataPath/u_ifidreg/n152        | OAI22_X1  | 0.072 |   0.443 |    5.074 | 
     | u_DataPath/u_ifidreg/new_pc_reg[19]/D |   ^   | u_DataPath/u_ifidreg/n152        | DFFR_X1   | 0.000 |   0.443 |    5.074 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.630 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.630 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.578 | 
     | clk__L2_I5/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.576 | 
     | clk__L2_I5/Z                           |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.518 | 
     | u_DataPath/u_ifidreg/new_pc_reg[19]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.518 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[1]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[1]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.076
- Arrival Time                  0.445
= Slack Time                    4.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.631 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.637 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.723 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.746 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.840 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.840 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.977 | 
     | u_DataPath/u_ifidreg/U45/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.027 |   0.373 |    5.004 | 
     | u_DataPath/u_ifidreg/U45/ZN          |   ^   | u_DataPath/u_ifidreg/n134        | OAI22_X1  | 0.072 |   0.445 |    5.076 | 
     | u_DataPath/u_ifidreg/new_pc_reg[1]/D |   ^   | u_DataPath/u_ifidreg/n134        | DFFR_X1   | 0.000 |   0.445 |    5.076 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.631 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.630 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.579 | 
     | clk__L2_I0/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.576 | 
     | clk__L2_I0/Z                          |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.517 | 
     | u_DataPath/u_ifidreg/new_pc_reg[1]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.114 |   -4.517 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[22]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[22]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.076
- Arrival Time                  0.445
= Slack Time                    4.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.631 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.637 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.723 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.746 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.840 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.840 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.977 | 
     | u_DataPath/u_ifidreg/U31/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.027 |   0.373 |    5.004 | 
     | u_DataPath/u_ifidreg/U31/ZN           |   ^   | u_DataPath/u_ifidreg/n155        | OAI22_X1  | 0.072 |   0.445 |    5.076 | 
     | u_DataPath/u_ifidreg/new_pc_reg[22]/D |   ^   | u_DataPath/u_ifidreg/n155        | DFFR_X1   | 0.000 |   0.445 |    5.076 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.631 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.630 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.579 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.576 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.517 | 
     | u_DataPath/u_ifidreg/new_pc_reg[22]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.114 |   -4.517 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[8]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[8]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.074
- Arrival Time                  0.442
= Slack Time                    4.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.632 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.638 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.724 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.747 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.841 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.841 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.978 | 
     | u_DataPath/u_ifidreg/U125/B1         |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.024 |   0.370 |    5.002 | 
     | u_DataPath/u_ifidreg/U125/ZN         |   ^   | u_DataPath/u_ifidreg/n141        | OAI22_X1  | 0.072 |   0.442 |    5.074 | 
     | u_DataPath/u_ifidreg/new_pc_reg[8]/D |   ^   | u_DataPath/u_ifidreg/n141        | DFFR_X1   | 0.000 |   0.442 |    5.074 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.632 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.631 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.580 | 
     | clk__L2_I5/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |   -4.577 | 
     | clk__L2_I5/Z                          |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |   -4.520 | 
     | u_DataPath/u_ifidreg/new_pc_reg[8]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |   -4.519 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[11]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[11]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.440
= Slack Time                    4.634
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.634 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.640 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.726 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.749 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.843 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.843 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.980 | 
     | u_DataPath/u_ifidreg/U131/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.022 |   0.369 |    5.003 | 
     | u_DataPath/u_ifidreg/U131/ZN          |   ^   | u_DataPath/u_ifidreg/n144        | OAI22_X1  | 0.072 |   0.440 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[11]/D |   ^   | u_DataPath/u_ifidreg/n144        | DFFR_X1   | 0.000 |   0.440 |    5.075 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.634 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.633 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.582 | 
     | clk__L2_I1/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.579 | 
     | clk__L2_I1/Z                           |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -4.522 | 
     | u_DataPath/u_ifidreg/new_pc_reg[11]/CK |   ^   | clk__L2_N1 | DFFR_X1   | 0.001 |   0.113 |   -4.521 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[12]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[12]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.440
= Slack Time                    4.634
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.634 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.640 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.726 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.749 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.843 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.843 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.981 | 
     | u_DataPath/u_ifidreg/U55/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.022 |   0.368 |    5.003 | 
     | u_DataPath/u_ifidreg/U55/ZN           |   ^   | u_DataPath/u_ifidreg/n145        | OAI22_X1  | 0.072 |   0.440 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[12]/D |   ^   | u_DataPath/u_ifidreg/n145        | DFFR_X1   | 0.000 |   0.440 |    5.075 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.634 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.634 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.582 | 
     | clk__L2_I2/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.580 | 
     | clk__L2_I2/Z                           |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.057 |   0.112 |   -4.522 | 
     | u_DataPath/u_ifidreg/new_pc_reg[12]/CK |   ^   | clk__L2_N2 | DFFR_X1   | 0.001 |   0.114 |   -4.521 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[14]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[14]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.074
- Arrival Time                  0.440
= Slack Time                    4.635
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.635 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.640 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.727 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.750 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.843 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.844 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.981 | 
     | u_DataPath/u_ifidreg/U59/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.022 |   0.368 |    5.003 | 
     | u_DataPath/u_ifidreg/U59/ZN           |   ^   | u_DataPath/u_ifidreg/n147        | OAI22_X1  | 0.072 |   0.440 |    5.074 | 
     | u_DataPath/u_ifidreg/new_pc_reg[14]/D |   ^   | u_DataPath/u_ifidreg/n147        | DFFR_X1   | 0.000 |   0.440 |    5.074 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.635 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.634 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.583 | 
     | clk__L2_I3/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.580 | 
     | clk__L2_I3/Z                           |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[14]/CK |   ^   | clk__L2_N3 | DFFR_X1   | 0.001 |   0.113 |   -4.521 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[10]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[10]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.076
- Arrival Time                  0.441
= Slack Time                    4.635
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.635 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.641 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.727 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.750 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.844 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.844 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.981 | 
     | u_DataPath/u_ifidreg/U129/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.023 |   0.369 |    5.004 | 
     | u_DataPath/u_ifidreg/U129/ZN          |   ^   | u_DataPath/u_ifidreg/n143        | OAI22_X1  | 0.072 |   0.441 |    5.076 | 
     | u_DataPath/u_ifidreg/new_pc_reg[10]/D |   ^   | u_DataPath/u_ifidreg/n143        | DFFR_X1   | 0.000 |   0.441 |    5.076 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.635 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.634 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.583 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.580 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.521 | 
     | u_DataPath/u_ifidreg/new_pc_reg[10]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.115 |   -4.520 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[13]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[13]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.075
- Arrival Time                  0.440
= Slack Time                    4.635
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.635 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.641 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.727 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.750 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.844 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.844 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.981 | 
     | u_DataPath/u_ifidreg/U57/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.022 |   0.368 |    5.003 | 
     | u_DataPath/u_ifidreg/U57/ZN           |   ^   | u_DataPath/u_ifidreg/n146        | OAI22_X1  | 0.072 |   0.440 |    5.075 | 
     | u_DataPath/u_ifidreg/new_pc_reg[13]/D |   ^   | u_DataPath/u_ifidreg/n146        | DFFR_X1   | 0.000 |   0.440 |    5.075 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.635 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.634 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.583 | 
     | clk__L2_I4/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.580 | 
     | clk__L2_I4/Z                           |   ^   | clk__L2_N4 | CLKBUF_X3 | 0.058 |   0.112 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[13]/CK |   ^   | clk__L2_N4 | DFFR_X1   | 0.002 |   0.114 |   -4.521 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[16]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[16]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.077
- Arrival Time                  0.441
= Slack Time                    4.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.636 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.641 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.727 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.751 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.844 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.845 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.982 | 
     | u_DataPath/u_ifidreg/U63/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.023 |   0.369 |    5.005 | 
     | u_DataPath/u_ifidreg/U63/ZN           |   ^   | u_DataPath/u_ifidreg/n149        | OAI22_X1  | 0.072 |   0.441 |    5.077 | 
     | u_DataPath/u_ifidreg/new_pc_reg[16]/D |   ^   | u_DataPath/u_ifidreg/n149        | DFFR_X1   | 0.000 |   0.441 |    5.077 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.636 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.635 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.584 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.581 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.522 | 
     | u_DataPath/u_ifidreg/new_pc_reg[16]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.002 |   0.115 |   -4.520 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[0]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[0]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.116
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.077
- Arrival Time                  0.441
= Slack Time                    4.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.636 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.642 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.728 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.751 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.845 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.845 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.982 | 
     | u_DataPath/u_ifidreg/U43/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.023 |   0.369 |    5.005 | 
     | u_DataPath/u_ifidreg/U43/ZN          |   ^   | u_DataPath/u_ifidreg/n133        | OAI22_X1  | 0.072 |   0.441 |    5.077 | 
     | u_DataPath/u_ifidreg/new_pc_reg[0]/D |   ^   | u_DataPath/u_ifidreg/n133        | DFFR_X1   | 0.000 |   0.441 |    5.077 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |   -4.636 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.636 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.584 | 
     | clk__L2_I0/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.581 | 
     | clk__L2_I0/Z                          |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.522 | 
     | u_DataPath/u_ifidreg/new_pc_reg[0]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.002 |   0.116 |   -4.521 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[15]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[15]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.116
- Setup                         0.039
+ Phase Shift                   5.000
= Required Time                 5.077
- Arrival Time                  0.441
= Slack Time                    4.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.637 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.006 |   0.006 |    4.642 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.092 |    4.728 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.023 |   0.115 |    4.751 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.094 |   0.209 |    4.845 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.209 |    4.845 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.137 |   0.346 |    4.983 | 
     | u_DataPath/u_ifidreg/U61/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.023 |   0.369 |    5.005 | 
     | u_DataPath/u_ifidreg/U61/ZN           |   ^   | u_DataPath/u_ifidreg/n148        | OAI22_X1  | 0.072 |   0.441 |    5.077 | 
     | u_DataPath/u_ifidreg/new_pc_reg[15]/D |   ^   | u_DataPath/u_ifidreg/n148        | DFFR_X1   | 0.000 |   0.441 |    5.077 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -4.636 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.636 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.584 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.582 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[15]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.002 |   0.116 |   -4.521 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC1_out_reg[2]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC1_out_reg[2]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                      (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.028
+ Phase Shift                   5.000
= Required Time                 5.085
- Arrival Time                  0.391
= Slack Time                    4.693
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                      |   v   | rst                                |           |       |   0.000 |    4.693 | 
     | u_DataPath/u_exmemreg/U19/A              |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.698 | 
     | u_DataPath/u_exmemreg/U19/ZN             |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.097 |   0.102 |    4.795 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A     |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.000 |   0.102 |    4.795 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z     |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.132 |   0.233 |    4.927 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A     |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.011 |   0.244 |    4.938 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z     |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.106 |   0.350 |    5.043 | 
     | u_DataPath/u_exmemreg/U106/A2            |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.001 |   0.351 |    5.044 | 
     | u_DataPath/u_exmemreg/U106/ZN            |   ^   | u_DataPath/u_exmemreg/N16          | AND2_X1   | 0.041 |   0.391 |    5.085 | 
     | u_DataPath/u_exmemreg/toPC1_out_reg[2]/D |   ^   | u_DataPath/u_exmemreg/N16          | DFF_X1    | 0.000 |   0.391 |    5.085 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk        |           |       |   0.000 |   -4.693 | 
     | clk__L1_I0/A                              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.693 | 
     | clk__L1_I0/Z                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.641 | 
     | clk__L2_I1/A                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.638 | 
     | clk__L2_I1/Z                              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -4.581 | 
     | u_DataPath/u_exmemreg/toPC1_out_reg[2]/CK |   ^   | clk__L2_N1 | DFF_X1    | 0.001 |   0.113 |   -4.580 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC2_out_reg[23]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC2_out_reg[23]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                       (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.028
+ Phase Shift                   5.000
= Required Time                 5.085
- Arrival Time                  0.391
= Slack Time                    4.693
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                    |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                       |   v   | rst                                |           |       |   0.000 |    4.693 | 
     | u_DataPath/u_exmemreg/U19/A               |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.698 | 
     | u_DataPath/u_exmemreg/U19/ZN              |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.097 |   0.102 |    4.795 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A      |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.000 |   0.102 |    4.795 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.132 |   0.233 |    4.927 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.011 |   0.244 |    4.938 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.106 |   0.350 |    5.043 | 
     | u_DataPath/u_exmemreg/U95/A2              |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.001 |   0.351 |    5.044 | 
     | u_DataPath/u_exmemreg/U95/ZN              |   ^   | u_DataPath/u_exmemreg/N69          | AND2_X1   | 0.040 |   0.391 |    5.085 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[23]/D |   ^   | u_DataPath/u_exmemreg/N69          | DFF_X1    | 0.000 |   0.391 |    5.085 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk        |           |       |   0.000 |   -4.693 | 
     | clk__L1_I0/A                               |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.693 | 
     | clk__L1_I0/Z                               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.641 | 
     | clk__L2_I1/A                               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.639 | 
     | clk__L2_I1/Z                               |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -4.581 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[23]/CK |   ^   | clk__L2_N1 | DFF_X1    | 0.001 |   0.113 |   -4.580 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC1_out_reg[23]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC1_out_reg[23]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                       (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.028
+ Phase Shift                   5.000
= Required Time                 5.085
- Arrival Time                  0.391
= Slack Time                    4.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                    |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                       |   v   | rst                                |           |       |   0.000 |    4.694 | 
     | u_DataPath/u_exmemreg/U19/A               |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.698 | 
     | u_DataPath/u_exmemreg/U19/ZN              |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.097 |   0.102 |    4.795 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A      |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.000 |   0.102 |    4.795 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.132 |   0.233 |    4.927 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.011 |   0.244 |    4.938 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.106 |   0.350 |    5.044 | 
     | u_DataPath/u_exmemreg/U127/A2             |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.001 |   0.351 |    5.045 | 
     | u_DataPath/u_exmemreg/U127/ZN             |   ^   | u_DataPath/u_exmemreg/N37          | AND2_X1   | 0.040 |   0.391 |    5.085 | 
     | u_DataPath/u_exmemreg/toPC1_out_reg[23]/D |   ^   | u_DataPath/u_exmemreg/N37          | DFF_X1    | 0.000 |   0.391 |    5.085 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk        |           |       |   0.000 |   -4.694 | 
     | clk__L1_I0/A                               |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.693 | 
     | clk__L1_I0/Z                               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.642 | 
     | clk__L2_I2/A                               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.639 | 
     | clk__L2_I2/Z                               |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.057 |   0.112 |   -4.582 | 
     | u_DataPath/u_exmemreg/toPC1_out_reg[23]/CK |   ^   | clk__L2_N2 | DFF_X1    | 0.001 |   0.113 |   -4.580 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC1_out_reg[26]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC1_out_reg[26]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                       (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.028
+ Phase Shift                   5.000
= Required Time                 5.085
- Arrival Time                  0.391
= Slack Time                    4.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                    |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                       |   v   | rst                                |           |       |   0.000 |    4.694 | 
     | u_DataPath/u_exmemreg/U19/A               |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.698 | 
     | u_DataPath/u_exmemreg/U19/ZN              |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.097 |   0.102 |    4.795 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A      |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.000 |   0.102 |    4.795 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.132 |   0.233 |    4.927 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.011 |   0.244 |    4.938 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.106 |   0.350 |    5.044 | 
     | u_DataPath/u_exmemreg/U130/A2             |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.001 |   0.351 |    5.045 | 
     | u_DataPath/u_exmemreg/U130/ZN             |   ^   | u_DataPath/u_exmemreg/N40          | AND2_X1   | 0.040 |   0.391 |    5.085 | 
     | u_DataPath/u_exmemreg/toPC1_out_reg[26]/D |   ^   | u_DataPath/u_exmemreg/N40          | DFF_X1    | 0.000 |   0.391 |    5.085 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk        |           |       |   0.000 |   -4.694 | 
     | clk__L1_I0/A                               |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.693 | 
     | clk__L1_I0/Z                               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.642 | 
     | clk__L2_I2/A                               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.639 | 
     | clk__L2_I2/Z                               |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.057 |   0.112 |   -4.582 | 
     | u_DataPath/u_exmemreg/toPC1_out_reg[26]/CK |   ^   | clk__L2_N2 | DFF_X1    | 0.001 |   0.113 |   -4.580 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC2_out_reg[28]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC2_out_reg[28]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                       (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.028
+ Phase Shift                   5.000
= Required Time                 5.085
- Arrival Time                  0.391
= Slack Time                    4.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                    |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                       |   v   | rst                                |           |       |   0.000 |    4.694 | 
     | u_DataPath/u_exmemreg/U19/A               |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.698 | 
     | u_DataPath/u_exmemreg/U19/ZN              |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.097 |   0.102 |    4.796 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A      |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.000 |   0.102 |    4.796 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.132 |   0.233 |    4.927 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.011 |   0.244 |    4.938 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.106 |   0.350 |    5.044 | 
     | u_DataPath/u_exmemreg/U100/A2             |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.001 |   0.351 |    5.045 | 
     | u_DataPath/u_exmemreg/U100/ZN             |   ^   | u_DataPath/u_exmemreg/N74          | AND2_X1   | 0.041 |   0.391 |    5.085 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[28]/D |   ^   | u_DataPath/u_exmemreg/N74          | DFF_X1    | 0.000 |   0.391 |    5.085 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk        |           |       |   0.000 |   -4.694 | 
     | clk__L1_I0/A                               |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.693 | 
     | clk__L1_I0/Z                               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.642 | 
     | clk__L2_I4/A                               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.639 | 
     | clk__L2_I4/Z                               |   ^   | clk__L2_N4 | CLKBUF_X3 | 0.058 |   0.112 |   -4.582 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[28]/CK |   ^   | clk__L2_N4 | DFF_X1    | 0.001 |   0.114 |   -4.580 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC2_out_reg[2]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC2_out_reg[2]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                      (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
- Setup                         0.028
+ Phase Shift                   5.000
= Required Time                 5.085
- Arrival Time                  0.391
= Slack Time                    4.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                      |   v   | rst                                |           |       |   0.000 |    4.694 | 
     | u_DataPath/u_exmemreg/U19/A              |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.698 | 
     | u_DataPath/u_exmemreg/U19/ZN             |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.097 |   0.102 |    4.796 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A     |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.000 |   0.102 |    4.796 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z     |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.132 |   0.233 |    4.927 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A     |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.011 |   0.244 |    4.938 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z     |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.106 |   0.350 |    5.044 | 
     | u_DataPath/u_exmemreg/U74/A2             |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.001 |   0.351 |    5.045 | 
     | u_DataPath/u_exmemreg/U74/ZN             |   ^   | u_DataPath/u_exmemreg/N48          | AND2_X1   | 0.040 |   0.391 |    5.085 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[2]/D |   ^   | u_DataPath/u_exmemreg/N48          | DFF_X1    | 0.000 |   0.391 |    5.085 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk        |           |       |   0.000 |   -4.694 | 
     | clk__L1_I0/A                              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.693 | 
     | clk__L1_I0/Z                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.642 | 
     | clk__L2_I1/A                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.639 | 
     | clk__L2_I1/Z                              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |   -4.582 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[2]/CK |   ^   | clk__L2_N1 | DFF_X1    | 0.001 |   0.114 |   -4.580 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC1_out_reg[24]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC1_out_reg[24]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                       (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
- Setup                         0.028
+ Phase Shift                   5.000
= Required Time                 5.085
- Arrival Time                  0.391
= Slack Time                    4.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                    |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                       |   v   | rst                                |           |       |   0.000 |    4.694 | 
     | u_DataPath/u_exmemreg/U19/A               |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.698 | 
     | u_DataPath/u_exmemreg/U19/ZN              |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.097 |   0.102 |    4.796 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A      |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.000 |   0.102 |    4.796 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.132 |   0.233 |    4.927 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.011 |   0.244 |    4.938 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.106 |   0.350 |    5.044 | 
     | u_DataPath/u_exmemreg/U128/A2             |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.001 |   0.351 |    5.045 | 
     | u_DataPath/u_exmemreg/U128/ZN             |   ^   | u_DataPath/u_exmemreg/N38          | AND2_X1   | 0.040 |   0.391 |    5.085 | 
     | u_DataPath/u_exmemreg/toPC1_out_reg[24]/D |   ^   | u_DataPath/u_exmemreg/N38          | DFF_X1    | 0.000 |   0.391 |    5.085 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                            |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk        |           |       |   0.000 |   -4.694 | 
     | clk__L1_I0/A                               |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -4.693 | 
     | clk__L1_I0/Z                               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -4.642 | 
     | clk__L2_I2/A                               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |   -4.639 | 
     | clk__L2_I2/Z                               |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.057 |   0.112 |   -4.582 | 
     | u_DataPath/u_exmemreg/toPC1_out_reg[24]/CK |   ^   | clk__L2_N2 | DFF_X1    | 0.001 |   0.114 |   -4.580 | 
     +----------------------------------------------------------------------------------------------------------+ 

