<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element vectadd_inst
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element vectadd_inst_clk_bfm
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element vectadd_inst_onchip_memory2_0_s2_bfm
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element vectadd_inst_reset_bfm
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element vectadd_inst_to_hw_data_bfm
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element vectadd_inst_to_hw_sig_bfm
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element vectadd_inst_to_sw_sig_bfm
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP2C35F672C6" />
 <parameter name="deviceFamily" value="Cyclone II" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="vectadd.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1480045014505" />
 <parameter name="useTestBenchNamingPattern" value="true" />
 <instanceScript></instanceScript>
 <module kind="vectadd" version="1.0" enabled="1" name="vectadd_inst">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_UNIQUE_ID" value="vectadd" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
 </module>
 <module
   kind="altera_avalon_clock_source"
   version="13.0"
   enabled="1"
   name="vectadd_inst_clk_bfm">
  <parameter name="CLOCK_RATE" value="50000000" />
  <parameter name="CLOCK_UNIT" value="1" />
 </module>
 <module
   kind="altera_avalon_reset_source"
   version="13.0"
   enabled="1"
   name="vectadd_inst_reset_bfm">
  <parameter name="ASSERT_HIGH_RESET" value="0" />
  <parameter name="INITIAL_RESET_CYCLES" value="50" />
 </module>
 <module
   kind="altera_conduit_bfm"
   version="13.0"
   enabled="1"
   name="vectadd_inst_to_hw_sig_bfm">
  <parameter name="CLOCKED_SIGNAL" value="false" />
  <parameter name="ENABLE_RESET" value="false" />
  <parameter name="SIGNAL_ROLES" value="export" />
  <parameter name="SIGNAL_WIDTHS" value="2" />
  <parameter name="SIGNAL_DIRECTIONS" value="input" />
 </module>
 <module
   kind="altera_conduit_bfm"
   version="13.0"
   enabled="1"
   name="vectadd_inst_to_sw_sig_bfm">
  <parameter name="CLOCKED_SIGNAL" value="false" />
  <parameter name="ENABLE_RESET" value="false" />
  <parameter name="SIGNAL_ROLES" value="export" />
  <parameter name="SIGNAL_WIDTHS" value="2" />
  <parameter name="SIGNAL_DIRECTIONS" value="output" />
 </module>
 <module
   kind="altera_conduit_bfm"
   version="13.0"
   enabled="1"
   name="vectadd_inst_to_hw_data_bfm">
  <parameter name="CLOCKED_SIGNAL" value="false" />
  <parameter name="ENABLE_RESET" value="false" />
  <parameter name="SIGNAL_ROLES" value="export" />
  <parameter name="SIGNAL_WIDTHS" value="32" />
  <parameter name="SIGNAL_DIRECTIONS" value="input" />
 </module>
 <module
   kind="altera_avalon_mm_master_bfm"
   version="13.0"
   enabled="1"
   name="vectadd_inst_onchip_memory2_0_s2_bfm">
  <parameter name="AV_ADDRESS_W" value="14" />
  <parameter name="AV_SYMBOL_W" value="8" />
  <parameter name="AV_NUMSYMBOLS" value="4" />
  <parameter name="AV_BURSTCOUNT_W" value="1" />
  <parameter name="AV_READRESPONSE_W" value="1" />
  <parameter name="AV_WRITERESPONSE_W" value="1" />
  <parameter name="USE_READ" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_BYTE_ENABLE" value="1" />
  <parameter name="USE_BURSTCOUNT" value="0" />
  <parameter name="USE_READ_DATA" value="1" />
  <parameter name="USE_READ_DATA_VALID" value="0" />
  <parameter name="USE_WRITE_DATA" value="1" />
  <parameter name="USE_BEGIN_TRANSFER" value="0" />
  <parameter name="USE_BEGIN_BURST_TRANSFER" value="0" />
  <parameter name="USE_ARBITERLOCK" value="0" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_DEBUGACCESS" value="0" />
  <parameter name="USE_WAIT_REQUEST" value="0" />
  <parameter name="USE_TRANSACTIONID" value="0" />
  <parameter name="USE_WRITERESPONSE" value="0" />
  <parameter name="USE_READRESPONSE" value="0" />
  <parameter name="USE_CLKEN" value="1" />
  <parameter name="ASSERT_HIGH_RESET" value="1" />
  <parameter name="ASSERT_HIGH_WAITREQUEST" value="1" />
  <parameter name="ASSERT_HIGH_READ" value="1" />
  <parameter name="ASSERT_HIGH_WRITE" value="1" />
  <parameter name="ASSERT_HIGH_BYTEENABLE" value="1" />
  <parameter name="ASSERT_HIGH_READDATAVALID" value="1" />
  <parameter name="ASSERT_HIGH_ARBITERLOCK" value="1" />
  <parameter name="ASSERT_HIGH_LOCK" value="1" />
  <parameter name="AV_CONSTANT_BURST_BEHAVIOR" value="1" />
  <parameter name="AV_BURST_LINEWRAP" value="0" />
  <parameter name="AV_BURST_BNDR_ONLY" value="0" />
  <parameter name="AV_MAX_PENDING_READS" value="0" />
  <parameter name="AV_FIX_READ_LATENCY" value="1" />
  <parameter name="AV_READ_WAIT_TIME" value="0" />
  <parameter name="AV_WRITE_WAIT_TIME" value="0" />
  <parameter name="REGISTER_WAITREQUEST" value="0" />
  <parameter name="AV_REGISTERINCOMINGSIGNALS" value="0" />
  <parameter name="ADDRESS_UNITS" value="WORDS" />
  <parameter name="VHDL_ID" value="0" />
 </module>
 <connection
   kind="clock"
   version="13.0"
   start="vectadd_inst_clk_bfm.clk"
   end="vectadd_inst.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="vectadd_inst_clk_bfm.clk"
   end="vectadd_inst_reset_bfm.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="vectadd_inst_reset_bfm.reset"
   end="vectadd_inst.reset" />
 <connection
   kind="conduit"
   version="13.0"
   start="vectadd_inst_to_hw_sig_bfm.conduit"
   end="vectadd_inst.to_hw_sig">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="13.0"
   start="vectadd_inst_to_sw_sig_bfm.conduit"
   end="vectadd_inst.to_sw_sig">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="13.0"
   start="vectadd_inst_to_hw_data_bfm.conduit"
   end="vectadd_inst.to_hw_data">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="vectadd_inst_clk_bfm.clk"
   end="vectadd_inst_onchip_memory2_0_s2_bfm.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="vectadd_inst_reset_bfm.reset"
   end="vectadd_inst_onchip_memory2_0_s2_bfm.clk_reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="vectadd_inst_onchip_memory2_0_s2_bfm.m0"
   end="vectadd_inst.onchip_memory2_0_s2">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
