$date
	Sun Oct 23 03:15:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#962426
b101 &
b101 %
1$
b101 !
1"
#962427
0"
#962430
b10000 &
b10000 %
#962434
b1000 &
b1000 %
#962438
b100 &
b100 %
#962442
b10 &
b10 %
#962446
b1 &
1#
b1 %
#962450
b0 &
b0 %
0#
0$
#1986856
b11100 !
1"
#1986858
b11100 &
b11100 %
1$
#1986859
0"
#1986862
b1110 &
b1110 %
#1986866
b111 &
b111 %
#1986870
b10110 &
b10110 %
#1986874
b1011 &
b1011 %
#1986878
b100010 &
b100010 %
#1986882
b10001 &
b10001 %
#1986886
b110100 &
b110100 %
#1986890
b11010 &
b11010 %
#1986894
b1101 &
b1101 %
#1986898
b101000 &
b101000 %
#1986902
b10100 &
b10100 %
#1986906
b1010 &
b1010 %
#1986910
b101 &
b101 %
#1986914
b10000 &
b10000 %
#1986918
b1000 &
b1000 %
#1986922
b100 &
b100 %
#1986926
b10 &
b10 %
#1986930
b1 &
b1 %
1#
#1986934
b0 &
0#
b0 %
0$
#2987063
b10100 !
1"
#2987066
b10100 &
b10100 %
1$
#2987067
0"
#2987070
b1010 &
b1010 %
#2987074
b101 &
b101 %
#2987078
b10000 &
b10000 %
#2987082
b1000 &
b1000 %
#2987086
b100 &
b100 %
#2987090
b10 &
b10 %
#2987094
b1 &
1#
b1 %
#2987098
b0 &
b0 %
0#
0$
#4500012
