# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name sysarrayB_rb_63_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_63_out \
    op interface \
    ports { sysarrayB_rb_63_out { O 32 vector } sysarrayB_rb_63_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name sysarrayB_rb_62_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_62_out \
    op interface \
    ports { sysarrayB_rb_62_out { O 32 vector } sysarrayB_rb_62_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name sysarrayB_rb_61_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_61_out \
    op interface \
    ports { sysarrayB_rb_61_out { O 32 vector } sysarrayB_rb_61_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name sysarrayB_rb_60_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_60_out \
    op interface \
    ports { sysarrayB_rb_60_out { O 32 vector } sysarrayB_rb_60_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name sysarrayB_rb_59_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_59_out \
    op interface \
    ports { sysarrayB_rb_59_out { O 32 vector } sysarrayB_rb_59_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name sysarrayB_rb_58_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_58_out \
    op interface \
    ports { sysarrayB_rb_58_out { O 32 vector } sysarrayB_rb_58_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name sysarrayB_rb_57_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_57_out \
    op interface \
    ports { sysarrayB_rb_57_out { O 32 vector } sysarrayB_rb_57_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name sysarrayB_rb_56_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_56_out \
    op interface \
    ports { sysarrayB_rb_56_out { O 32 vector } sysarrayB_rb_56_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name sysarrayB_rb_55_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_55_out \
    op interface \
    ports { sysarrayB_rb_55_out { O 32 vector } sysarrayB_rb_55_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name sysarrayB_rb_54_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_54_out \
    op interface \
    ports { sysarrayB_rb_54_out { O 32 vector } sysarrayB_rb_54_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name sysarrayB_rb_53_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_53_out \
    op interface \
    ports { sysarrayB_rb_53_out { O 32 vector } sysarrayB_rb_53_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name sysarrayB_rb_52_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_52_out \
    op interface \
    ports { sysarrayB_rb_52_out { O 32 vector } sysarrayB_rb_52_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name sysarrayB_rb_51_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_51_out \
    op interface \
    ports { sysarrayB_rb_51_out { O 32 vector } sysarrayB_rb_51_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name sysarrayB_rb_50_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_50_out \
    op interface \
    ports { sysarrayB_rb_50_out { O 32 vector } sysarrayB_rb_50_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name sysarrayB_rb_49_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_49_out \
    op interface \
    ports { sysarrayB_rb_49_out { O 32 vector } sysarrayB_rb_49_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name sysarrayB_rb_48_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_48_out \
    op interface \
    ports { sysarrayB_rb_48_out { O 32 vector } sysarrayB_rb_48_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name sysarrayB_rb_47_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_47_out \
    op interface \
    ports { sysarrayB_rb_47_out { O 32 vector } sysarrayB_rb_47_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name sysarrayB_rb_46_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_46_out \
    op interface \
    ports { sysarrayB_rb_46_out { O 32 vector } sysarrayB_rb_46_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name sysarrayB_rb_45_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_45_out \
    op interface \
    ports { sysarrayB_rb_45_out { O 32 vector } sysarrayB_rb_45_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name sysarrayB_rb_44_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_44_out \
    op interface \
    ports { sysarrayB_rb_44_out { O 32 vector } sysarrayB_rb_44_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name sysarrayB_rb_43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_43_out \
    op interface \
    ports { sysarrayB_rb_43_out { O 32 vector } sysarrayB_rb_43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name sysarrayB_rb_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_42_out \
    op interface \
    ports { sysarrayB_rb_42_out { O 32 vector } sysarrayB_rb_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name sysarrayB_rb_41_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_41_out \
    op interface \
    ports { sysarrayB_rb_41_out { O 32 vector } sysarrayB_rb_41_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name sysarrayB_rb_40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_40_out \
    op interface \
    ports { sysarrayB_rb_40_out { O 32 vector } sysarrayB_rb_40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name sysarrayB_rb_39_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_39_out \
    op interface \
    ports { sysarrayB_rb_39_out { O 32 vector } sysarrayB_rb_39_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name sysarrayB_rb_38_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_38_out \
    op interface \
    ports { sysarrayB_rb_38_out { O 32 vector } sysarrayB_rb_38_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name sysarrayB_rb_37_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_37_out \
    op interface \
    ports { sysarrayB_rb_37_out { O 32 vector } sysarrayB_rb_37_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name sysarrayB_rb_36_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_36_out \
    op interface \
    ports { sysarrayB_rb_36_out { O 32 vector } sysarrayB_rb_36_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name sysarrayB_rb_35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_35_out \
    op interface \
    ports { sysarrayB_rb_35_out { O 32 vector } sysarrayB_rb_35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name sysarrayB_rb_34_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_34_out \
    op interface \
    ports { sysarrayB_rb_34_out { O 32 vector } sysarrayB_rb_34_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name sysarrayB_rb_33_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_33_out \
    op interface \
    ports { sysarrayB_rb_33_out { O 32 vector } sysarrayB_rb_33_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name sysarrayB_rb_32_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_32_out \
    op interface \
    ports { sysarrayB_rb_32_out { O 32 vector } sysarrayB_rb_32_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name sysarrayB_rb_31_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_31_out \
    op interface \
    ports { sysarrayB_rb_31_out { O 32 vector } sysarrayB_rb_31_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name sysarrayB_rb_30_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_30_out \
    op interface \
    ports { sysarrayB_rb_30_out { O 32 vector } sysarrayB_rb_30_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name sysarrayB_rb_29_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_29_out \
    op interface \
    ports { sysarrayB_rb_29_out { O 32 vector } sysarrayB_rb_29_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name sysarrayB_rb_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_28_out \
    op interface \
    ports { sysarrayB_rb_28_out { O 32 vector } sysarrayB_rb_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name sysarrayB_rb_27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_27_out \
    op interface \
    ports { sysarrayB_rb_27_out { O 32 vector } sysarrayB_rb_27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name sysarrayB_rb_26_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_26_out \
    op interface \
    ports { sysarrayB_rb_26_out { O 32 vector } sysarrayB_rb_26_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name sysarrayB_rb_25_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_25_out \
    op interface \
    ports { sysarrayB_rb_25_out { O 32 vector } sysarrayB_rb_25_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name sysarrayB_rb_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_24_out \
    op interface \
    ports { sysarrayB_rb_24_out { O 32 vector } sysarrayB_rb_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name sysarrayB_rb_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_23_out \
    op interface \
    ports { sysarrayB_rb_23_out { O 32 vector } sysarrayB_rb_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name sysarrayB_rb_22_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_22_out \
    op interface \
    ports { sysarrayB_rb_22_out { O 32 vector } sysarrayB_rb_22_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name sysarrayB_rb_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_21_out \
    op interface \
    ports { sysarrayB_rb_21_out { O 32 vector } sysarrayB_rb_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name sysarrayB_rb_20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_20_out \
    op interface \
    ports { sysarrayB_rb_20_out { O 32 vector } sysarrayB_rb_20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name sysarrayB_rb_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_19_out \
    op interface \
    ports { sysarrayB_rb_19_out { O 32 vector } sysarrayB_rb_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name sysarrayB_rb_18_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_18_out \
    op interface \
    ports { sysarrayB_rb_18_out { O 32 vector } sysarrayB_rb_18_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name sysarrayB_rb_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_17_out \
    op interface \
    ports { sysarrayB_rb_17_out { O 32 vector } sysarrayB_rb_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name sysarrayB_rb_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_16_out \
    op interface \
    ports { sysarrayB_rb_16_out { O 32 vector } sysarrayB_rb_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name sysarrayB_rb_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_15_out \
    op interface \
    ports { sysarrayB_rb_15_out { O 32 vector } sysarrayB_rb_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name sysarrayB_rb_14_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_14_out \
    op interface \
    ports { sysarrayB_rb_14_out { O 32 vector } sysarrayB_rb_14_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name sysarrayB_rb_13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_13_out \
    op interface \
    ports { sysarrayB_rb_13_out { O 32 vector } sysarrayB_rb_13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name sysarrayB_rb_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_12_out \
    op interface \
    ports { sysarrayB_rb_12_out { O 32 vector } sysarrayB_rb_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name sysarrayB_rb_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_11_out \
    op interface \
    ports { sysarrayB_rb_11_out { O 32 vector } sysarrayB_rb_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name sysarrayB_rb_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_10_out \
    op interface \
    ports { sysarrayB_rb_10_out { O 32 vector } sysarrayB_rb_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name sysarrayB_rb_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_9_out \
    op interface \
    ports { sysarrayB_rb_9_out { O 32 vector } sysarrayB_rb_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name sysarrayB_rb_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_8_out \
    op interface \
    ports { sysarrayB_rb_8_out { O 32 vector } sysarrayB_rb_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name sysarrayB_rb_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_7_out \
    op interface \
    ports { sysarrayB_rb_7_out { O 32 vector } sysarrayB_rb_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name sysarrayB_rb_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_6_out \
    op interface \
    ports { sysarrayB_rb_6_out { O 32 vector } sysarrayB_rb_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 279 \
    name sysarrayB_rb_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_5_out \
    op interface \
    ports { sysarrayB_rb_5_out { O 32 vector } sysarrayB_rb_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 280 \
    name sysarrayB_rb_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_4_out \
    op interface \
    ports { sysarrayB_rb_4_out { O 32 vector } sysarrayB_rb_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 281 \
    name sysarrayB_rb_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_3_out \
    op interface \
    ports { sysarrayB_rb_3_out { O 32 vector } sysarrayB_rb_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 282 \
    name sysarrayB_rb_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_2_out \
    op interface \
    ports { sysarrayB_rb_2_out { O 32 vector } sysarrayB_rb_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 283 \
    name sysarrayB_rb_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_1_out \
    op interface \
    ports { sysarrayB_rb_1_out { O 32 vector } sysarrayB_rb_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 284 \
    name sysarrayB_rb_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayB_rb_out \
    op interface \
    ports { sysarrayB_rb_out { O 32 vector } sysarrayB_rb_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName multiplier_flow_control_loop_pipe_sequential_init_U
set CompName multiplier_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix multiplier_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


