// Seed: 3696532329
module module_0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    input supply0 id_3,
    output logic id_4,
    input wor id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri id_8
);
  module_0();
  always #1
    if (1) begin
      id_4 <= 1;
    end else begin
      $display(id_7, 1);
    end
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  module_0();
  final id_1 = 1'd0;
  assign id_1 = id_2;
  assign id_1 = 1'b0;
endmodule
