# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab1.srcs/sources_1/new/add_sub.vhd" \
"../../../../Lab1.srcs/sources_1/new/full_adder.vhd" \
"../../../../Lab1.srcs/sources_1/new/ripple_adder.vhd" \
"../../../../Lab1.srcs/sim_1/new/add_sub_test.vhd" \

# Do not sort compile order
nosort
