<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0"><channel><title>GitHub Trending: SystemVerilog, Today</title><link>https://github.com/trending/systemverilog?since=daily</link><description>The top repositories on GitHub for systemverilog, measured daily</description><pubDate>Tue, 19 Nov 2019 01:07:02 GMT</pubDate><lastBuildDate>Tue, 19 Nov 2019 01:07:02 GMT</lastBuildDate><generator>PyRSS2Gen-1.1.0</generator><docs>http://blogs.law.harvard.edu/tech/rss</docs><ttl>720</ttl><item><title>pulp-platform/riscv #1 in SystemVerilog, Today</title><link>https://github.com/pulp-platform/riscv</link><description>&lt;p&gt;&lt;i&gt;RISCY is an in-order 4-stage RISC-V RV32IMFCXpulp CPU&lt;/i&gt;&lt;/p&gt;&lt;div id="readme" class="instapaper_body md" data-path="README.md"&gt;&lt;article class="markdown-body entry-content p-5" itemprop="text"&gt;&lt;p&gt;&lt;a href="https://travis-ci.com/pulp-platform/riscv" rel="nofollow"&gt;&lt;img src="https://camo.githubusercontent.com/83b25cf5637cbb31c72792ab8897b820f405d55d/68747470733a2f2f7472617669732d63692e636f6d2f70756c702d706c6174666f726d2f72697363762e7376673f6272616e63683d6d6173746572" alt="Build Status" data-canonical-src="https://travis-ci.com/pulp-platform/riscv.svg?branch=master" style="max-width:100%;"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h1&gt;&lt;a id="user-content-ri5cy-risc-v-core" class="anchor" aria-hidden="true" href="#ri5cy-risc-v-core"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;RI5CY: RISC-V Core&lt;/h1&gt;
&lt;p&gt;RI5CY is a small 4-stage RISC-V core. It started its life as a
fork of the OR10N CPU core that is based on the OpenRISC ISA.&lt;/p&gt;
&lt;p&gt;RI5CY fully implements the RV32IMFC instruction set and many custom instruction
set extensions that improve its performance for signal processing applications.
It partially supports the privileged spec 1.10, USER MODE and Physical Memory Protection.&lt;/p&gt;
&lt;p&gt;It has a custom debug support.&lt;/p&gt;
&lt;p&gt;The core was developed as part of the &lt;a href="http://pulp.ethz.ch/" rel="nofollow"&gt;PULP platform&lt;/a&gt; for
energy-efficient computing and is currently used as the processing core for
PULP and PULPino.&lt;/p&gt;
&lt;h2&gt;&lt;a id="user-content-documentation" class="anchor" aria-hidden="true" href="#documentation"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Documentation&lt;/h2&gt;
&lt;p&gt;A datasheet that explains the most important features of the core can be found
in  the doc folder.&lt;/p&gt;
&lt;/article&gt;&lt;/div&gt;</description><author>pulp-platform</author><guid isPermaLink="false">https://github.com/pulp-platform/riscv</guid><pubDate>Tue, 19 Nov 2019 00:01:00 GMT</pubDate></item><item><title>pulp-platform/hwpe-stream #2 in SystemVerilog, Today</title><link>https://github.com/pulp-platform/hwpe-stream</link><description>&lt;p&gt;&lt;i&gt;IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system&lt;/i&gt;&lt;/p&gt;&lt;div id="readme" class="instapaper_body md" data-path="README.md"&gt;&lt;article class="markdown-body entry-content p-5" itemprop="text"&gt;&lt;p&gt;&lt;a href="https://hwpe-doc.readthedocs.io/en/latest/?badge=latest" rel="nofollow"&gt;&lt;img src="https://camo.githubusercontent.com/053d831c78c2cdf3df7ce9e94dda68a33abafd96/68747470733a2f2f72656164746865646f63732e6f72672f70726f6a656374732f687770652d646f632f62616467652f3f76657273696f6e3d6c6174657374" alt="Documentation Status" data-canonical-src="https://readthedocs.org/projects/hwpe-doc/badge/?version=latest" style="max-width:100%;"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;If you are using these IPs for an academic publication, please cite the following paper:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;@article{conti2018xne, 
  author={F. {Conti} and P. D. {Schiavone} and L. {Benini}}, 
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={XNOR Neural Engine: A Hardware Accelerator IP for 21.6-fJ/op Binary Neural Network Inference}, 
  year={2018}, 
  doi={10.1109/TCAD.2018.2857019}, 
  ISSN={0278-0070}, 
}
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;See documentation on &lt;a href="https://hwpe-doc.readthedocs.io/en/latest/" rel="nofollow"&gt;https://hwpe-doc.readthedocs.io/en/latest/&lt;/a&gt;.&lt;/p&gt;
&lt;p&gt;The &lt;code&gt;hwpe-stream&lt;/code&gt; repository contains the definition of the HWPE-Stream and TCDM interfaces used with HWPEs (HW Processing Engines), as well as the IPs necessary to manage the streams and construct streamers, e.g. for the XNE, HWCE, etc.
This repository contains the following IPs:&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;basic&lt;/strong&gt; - basic IPs to manage HWPE-Streams:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;em&gt;mux_static&lt;/em&gt;: multiplexes HWPE-Streams, driven by a static selection signal&lt;/li&gt;
&lt;li&gt;&lt;em&gt;demux_static&lt;/em&gt;: demultiplexes for HWPE-Streams, driven by a static selection signal&lt;/li&gt;
&lt;li&gt;&lt;em&gt;merge&lt;/em&gt;: merges multiple same-sized HWPE-Streams into one with bigger data width&lt;/li&gt;
&lt;li&gt;&lt;em&gt;split&lt;/em&gt;: splits a HWPE-Stream in multiple ones with smaller data width&lt;/li&gt;
&lt;li&gt;&lt;em&gt;fence&lt;/em&gt;: synchronizes handshakes between a set of streams&lt;/li&gt;
&lt;li&gt;&lt;em&gt;buffer&lt;/em&gt;: delays a stream by 1 cycle (for timing purposes)&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;strong&gt;fifo&lt;/strong&gt; - FIFO decoupling queues for HWPE-Streams:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;em&gt;fifo&lt;/em&gt;: parametric FIFO&lt;/li&gt;
&lt;li&gt;&lt;em&gt;fifo_sidech&lt;/em&gt;: parametric FIFO (with side channel)&lt;/li&gt;
&lt;li&gt;&lt;em&gt;fifo_earlystall&lt;/em&gt;: parametric FIFO stalling one cycle before being full&lt;/li&gt;
&lt;li&gt;&lt;em&gt;fifo_earlystall_sidech&lt;/em&gt;: parametric FIFO stalling one cycle before being full (with side channel)&lt;/li&gt;
&lt;li&gt;&lt;em&gt;fifo_ctrl&lt;/em&gt;: standalone FIFO controller&lt;/li&gt;
&lt;li&gt;&lt;em&gt;fifo_scm&lt;/em&gt;: standard cell memory (SCM) usable to implement a FIFO memory&lt;/li&gt;
&lt;li&gt;&lt;em&gt;fifo_scm_test_wrap&lt;/em&gt;: BIST wrapper for SCM-based FIFO&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;strong&gt;tcdm&lt;/strong&gt; - IPs to manage TCDM streams based on HWPE-Stream building blocks:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;em&gt;tcdm_mux_static&lt;/em&gt;: multiplexes TCDM streams, driven by a static selection signal&lt;/li&gt;
&lt;li&gt;&lt;em&gt;tcdm_reorder_static&lt;/em&gt;: reorders TCDM streams, driven by a static order&lt;/li&gt;
&lt;li&gt;&lt;em&gt;tcdm_mux&lt;/em&gt;: multiplexes TCDM streams dynamically, according to a round-robin policy&lt;/li&gt;
&lt;li&gt;&lt;em&gt;tcdm_reorder&lt;/em&gt;: reorders TCDM streams dynamically, according to a round-robin policy&lt;/li&gt;
&lt;li&gt;&lt;em&gt;tcdm_fifo_store&lt;/em&gt;: parametric FIFO decoupling queue for TCDM streams (only memory write operations)&lt;/li&gt;
&lt;li&gt;&lt;em&gt;tcdm_fifo_load&lt;/em&gt;: parametric FIFO decoupling queue for TCDM streams (only memory read operations)&lt;/li&gt;
&lt;li&gt;&lt;em&gt;tcdm_fifo_load_sidech&lt;/em&gt;: parametric FIFO decoupling queue for TCDM streams (only memory read operations, with side channel)&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;strong&gt;streamer&lt;/strong&gt; - IPs to transform TCDM streams in HWPE-Streams and viceversa:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;em&gt;sink&lt;/em&gt;: generates a HWPE-Stream from a TCDM load stream, according to a 3D strided pattern in TCDM&lt;/li&gt;
&lt;li&gt;&lt;em&gt;source&lt;/em&gt;: generates a TCDM store stream from a HWPE-Stream, according to a 3D strided pattern in TCDM&lt;/li&gt;
&lt;li&gt;&lt;em&gt;addressgen&lt;/em&gt;: generates memory addresses according to a 3D strided pattern in TCDM&lt;/li&gt;
&lt;li&gt;&lt;em&gt;strbgen&lt;/em&gt;: generates strobes for non-aligned lines&lt;/li&gt;
&lt;li&gt;&lt;em&gt;sink_realign&lt;/em&gt;: HWPE-Stream realigner for non-aligned TCDM store streams&lt;/li&gt;
&lt;li&gt;&lt;em&gt;source_realign&lt;/em&gt;: HWPE-Stream realigner for non-aligned TCDM load streams&lt;/li&gt;
&lt;/ul&gt;
&lt;/article&gt;&lt;/div&gt;</description><author>pulp-platform</author><guid isPermaLink="false">https://github.com/pulp-platform/hwpe-stream</guid><pubDate>Tue, 19 Nov 2019 00:02:00 GMT</pubDate></item></channel></rss>