INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/CPU/CPU.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/CPU/CPU.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/CPU/CPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/CPU/CPU.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/CPU/CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/CPU/CPU.srcs/sources_1/new/Reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/CPU/CPU.srcs/sources_1/imports/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/CPU/CPU.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
