// Seed: 714361821
module module_0 (
    output supply0 id_0,
    output tri1 id_1
    , id_8,
    output tri0 id_2,
    input wire id_3,
    input wire id_4,
    output wire id_5,
    output wand id_6
);
  assign id_2 = id_8 == id_4 - (1);
  assign id_1 = -1'b0 < id_4;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply0 id_3
    , id_7,
    input tri0 id_4,
    output supply1 id_5
);
  bit id_8;
  always_ff
    if (1);
    else id_8 <= id_7[-1];
  parameter id_9 = id_5++ & -1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1,
      id_0,
      id_3,
      id_5,
      id_5
  );
  wire id_10;
endmodule
