/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire [5:0] _03_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [6:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [19:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  reg [13:0] celloutsig_1_5z;
  wire [30:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [21:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_2z ? in_data[70] : celloutsig_0_2z);
  assign celloutsig_0_50z = !(celloutsig_0_7z[11] ? celloutsig_0_28z : celloutsig_0_36z[0]);
  assign celloutsig_1_16z = !(celloutsig_1_9z[8] ? celloutsig_1_14z : celloutsig_1_5z[13]);
  assign celloutsig_0_12z = !(celloutsig_0_9z[1] ? celloutsig_0_2z : celloutsig_0_10z[10]);
  assign celloutsig_0_23z = !(celloutsig_0_2z ? celloutsig_0_18z : in_data[85]);
  assign celloutsig_0_29z = !(celloutsig_0_17z ? celloutsig_0_23z : celloutsig_0_20z);
  assign celloutsig_0_5z = ~in_data[17];
  assign celloutsig_0_0z = ~((in_data[28] | in_data[27]) & in_data[85]);
  assign celloutsig_0_31z = ~((in_data[93] | celloutsig_0_23z) & celloutsig_0_0z);
  assign celloutsig_0_34z = ~((celloutsig_0_18z | celloutsig_0_14z) & celloutsig_0_0z);
  assign celloutsig_1_14z = ~((celloutsig_1_2z | celloutsig_1_13z[16]) & celloutsig_1_11z);
  assign celloutsig_0_8z = ~((celloutsig_0_5z | celloutsig_0_4z) & celloutsig_0_6z[1]);
  assign celloutsig_0_13z = ~((celloutsig_0_3z | celloutsig_0_9z[3]) & celloutsig_0_6z[1]);
  assign celloutsig_0_16z = ~((celloutsig_0_6z[3] | in_data[3]) & celloutsig_0_10z[7]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[2] | celloutsig_0_0z) & celloutsig_0_1z[1]);
  assign celloutsig_0_25z = ~((celloutsig_0_22z | celloutsig_0_5z) & celloutsig_0_10z[8]);
  assign celloutsig_0_32z = ~((celloutsig_0_18z | celloutsig_0_19z) & (celloutsig_0_5z | celloutsig_0_15z));
  assign celloutsig_0_35z = ~((celloutsig_0_19z | celloutsig_0_13z) & (celloutsig_0_8z | celloutsig_0_3z));
  assign celloutsig_1_2z = ~((celloutsig_1_0z[11] | in_data[132]) & (in_data[129] | in_data[120]));
  assign celloutsig_0_22z = ~((celloutsig_0_10z[4] | celloutsig_0_6z[0]) & (celloutsig_0_20z | celloutsig_0_16z));
  assign celloutsig_0_24z = ~((celloutsig_0_21z | celloutsig_0_15z) & (celloutsig_0_16z | celloutsig_0_23z));
  reg [9:0] _25_;
  always_ff @(negedge clkin_data[96], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _25_ <= 10'h000;
    else _25_ <= { celloutsig_0_7z[5:1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_15z };
  assign { _02_[9:3], _01_, _02_[1:0] } = _25_;
  reg [5:0] _26_;
  always_ff @(negedge clkin_data[96], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _26_ <= 6'h00;
    else _26_ <= { in_data[39], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_23z };
  assign { _03_[5:4], _00_, _03_[2:0] } = _26_;
  assign celloutsig_0_18z = { celloutsig_0_6z[3:1], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z } > { celloutsig_0_10z[6:0], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_4z } > { in_data[90], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_17z = ! { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_20z = ! { celloutsig_0_6z[2:1], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_1_3z = { celloutsig_1_0z[13:2], celloutsig_1_1z } || { in_data[125:114], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_0z[13:12], celloutsig_1_1z } || celloutsig_1_5z[11:9];
  assign celloutsig_0_11z = celloutsig_0_10z[12:2] || { celloutsig_0_7z[14:8], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_14z = { in_data[94], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_2z } || celloutsig_0_10z[10:5];
  assign celloutsig_0_15z = { celloutsig_0_9z[7], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z } || { in_data[14:2], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_28z = { _03_[5:4], _00_, _03_[2:0], celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_2z } || { celloutsig_0_10z[9:2], celloutsig_0_0z, celloutsig_0_23z };
  assign celloutsig_0_33z = { celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_22z } % { 1'h1, celloutsig_0_6z[2:0], celloutsig_0_25z };
  assign celloutsig_0_53z = { _02_[5:3], _01_, _02_[1], celloutsig_0_50z, celloutsig_0_22z } % { 1'h1, celloutsig_0_32z, celloutsig_0_33z };
  assign celloutsig_1_0z = in_data[130:117] % { 1'h1, in_data[114:102] };
  assign celloutsig_1_13z = ~ { celloutsig_1_9z[21:3], celloutsig_1_3z };
  assign celloutsig_0_1z = ~ in_data[54:52];
  assign celloutsig_0_4z = | in_data[5:2];
  assign celloutsig_0_54z = | { celloutsig_0_53z[6:4], celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_35z, celloutsig_0_3z };
  assign celloutsig_0_21z = | { celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_30z = celloutsig_0_28z & celloutsig_0_29z;
  assign celloutsig_1_1z = in_data[180] & celloutsig_1_0z[10];
  assign celloutsig_1_8z = in_data[157] & celloutsig_1_6z[20];
  assign celloutsig_1_18z = celloutsig_1_11z & celloutsig_1_16z;
  assign celloutsig_1_11z = ^ { in_data[156:146], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_4z = { celloutsig_1_0z[1], celloutsig_1_2z, celloutsig_1_3z } >> in_data[189:187];
  assign celloutsig_1_9z = { celloutsig_1_6z[17:14], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z } >> celloutsig_1_6z[23:2];
  assign celloutsig_0_7z = { in_data[41:37], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z } >> { in_data[82:71], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_8z } >> celloutsig_1_0z[6:3];
  assign celloutsig_0_9z = { in_data[33:24], celloutsig_0_2z } >> { in_data[57:56], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_10z = { in_data[55:43], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } >> { celloutsig_0_7z[15:1], celloutsig_0_0z };
  assign celloutsig_0_36z = { celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_13z } <<< { celloutsig_0_7z[13], celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_1_6z = { in_data[154:127], celloutsig_1_4z } ^ { in_data[120:97], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_6z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_6z = { in_data[47], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 14'h0000;
    else if (!clkin_data[32]) celloutsig_1_5z = in_data[116:103];
  assign _02_[2] = _01_;
  assign _03_[3] = _00_;
  assign { out_data[128], out_data[99:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
