
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 19:20:57 Mon May 20 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:09s   | 19:20:57 Mon May 20 2019  | design_1_slot_0_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:05s   | 19:21:06 Mon May 20 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 19:21:11 Mon May 20 2019  | Report Synthesis Utilization of sortdemo_hwt0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:14s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 19:21:11 Mon May 20 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:09s   | 19:21:11 Mon May 20 2019  | design_1_slot_0_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 19:21:20 Mon May 20 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 19:21:20 Mon May 20 2019  | Report Synthesis Utilization of matrixmul_hwt0                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:09s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 19:21:21 Mon May 20 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:06s   | 19:21:21 Mon May 20 2019  | design_1_slot_1_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 19:21:27 Mon May 20 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 19:21:27 Mon May 20 2019  | Report Synthesis Utilization of sortdemo_hwt1                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:06s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 19:21:27 Mon May 20 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:09s   | 19:21:27 Mon May 20 2019  | design_1_slot_1_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 19:21:36 Mon May 20 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:01s   | 19:21:36 Mon May 20 2019  | Report Synthesis Utilization of matrixmul_hwt1                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:10s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:01s   | 19:21:37 Mon May 20 2019  | link_design -part xc7z020clg484-1 -top design_1_wrapper           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:01s   | 19:21:38 Mon May 20 2019  | Resolve blackbox for slot_0                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:01s   | 19:21:39 Mon May 20 2019  | Resolve blackbox for slot_1                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 19:21:40 Mon May 20 2019  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:02s   | 19:21:41 Mon May 20 2019  | methodology checks                                                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:00s   | 19:21:43 Mon May 20 2019  | timing_checks                                                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:01s   | 19:21:43 Mon May 20 2019  | ERROR: [Constraints 18-4613] A valid license was not found for feature 'PartialReconfiguration'. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
 |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
