
l432kc_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d38c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002264  0800d520  0800d520  0000e520  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f784  0800f784  000111e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f784  0800f784  00010784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f78c  0800f78c  000111e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f78c  0800f78c  0001078c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f790  0800f790  00010790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800f794  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001eb8  200001e0  0800f974  000111e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002098  0800f974  00012098  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f23a  00000000  00000000  00011210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003db1  00000000  00000000  0003044a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cc0  00000000  00000000  00034200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000168a  00000000  00000000  00035ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002506e  00000000  00000000  0003754a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000215b7  00000000  00000000  0005c5b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8fa6  00000000  00000000  0007db6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00156b15  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008ef8  00000000  00000000  00156b58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0015fa50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d504 	.word	0x0800d504

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800d504 	.word	0x0800d504

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t chip_id = 0;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	73bb      	strb	r3, [r7, #14]

    /* Read the chip-id of bme280 sensor */
    rslt = bme280_get_regs(BME280_REG_CHIP_ID, &chip_id, 1, dev);
 8000f80:	f107 010e 	add.w	r1, r7, #14
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2201      	movs	r2, #1
 8000f88:	20d0      	movs	r0, #208	@ 0xd0
 8000f8a:	f000 f823 	bl	8000fd4 <bme280_get_regs>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	73fb      	strb	r3, [r7, #15]

    /* Check for chip id validity */
    if (rslt == BME280_OK)
 8000f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d116      	bne.n	8000fc8 <bme280_init+0x54>
    {
        if (chip_id == BME280_CHIP_ID)
 8000f9a:	7bbb      	ldrb	r3, [r7, #14]
 8000f9c:	2b60      	cmp	r3, #96	@ 0x60
 8000f9e:	d111      	bne.n	8000fc4 <bme280_init+0x50>
        {
            dev->chip_id = chip_id;
 8000fa0:	7bba      	ldrb	r2, [r7, #14]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	701a      	strb	r2, [r3, #0]

            /* Reset the sensor */
            rslt = bme280_soft_reset(dev);
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f000 f8be 	bl	8001128 <bme280_soft_reset>
 8000fac:	4603      	mov	r3, r0
 8000fae:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME280_OK)
 8000fb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d107      	bne.n	8000fc8 <bme280_init+0x54>
            {
                /* Read the calibration data */
                rslt = get_calib_data(dev);
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f000 fda5 	bl	8001b08 <get_calib_data>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	73fb      	strb	r3, [r7, #15]
 8000fc2:	e001      	b.n	8000fc8 <bme280_init+0x54>
            }
        }
        else
        {
            rslt = BME280_E_DEV_NOT_FOUND;
 8000fc4:	23fc      	movs	r3, #252	@ 0xfc
 8000fc6:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8000fc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3710      	adds	r7, #16
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bme280_dev *dev)
{
 8000fd4:	b590      	push	{r4, r7, lr}
 8000fd6:	b087      	sub	sp, #28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60b9      	str	r1, [r7, #8]
 8000fdc:	607a      	str	r2, [r7, #4]
 8000fde:	603b      	str	r3, [r7, #0]
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8000fe4:	6838      	ldr	r0, [r7, #0]
 8000fe6:	f000 ff0a 	bl	8001dfe <null_ptr_check>
 8000fea:	4603      	mov	r3, r0
 8000fec:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BME280_OK) && (reg_data != NULL))
 8000fee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d11e      	bne.n	8001034 <bme280_get_regs+0x60>
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d01b      	beq.n	8001034 <bme280_get_regs+0x60>
    {
        /* If interface selected is SPI */
        if (dev->intf != BME280_I2C_INTF)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	785b      	ldrb	r3, [r3, #1]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d003      	beq.n	800100c <bme280_get_regs+0x38>
        {
            reg_addr = reg_addr | 0x80;
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800100a:	73fb      	strb	r3, [r7, #15]
        }

        /* Read the data */
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	68dc      	ldr	r4, [r3, #12]
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	7bf8      	ldrb	r0, [r7, #15]
 8001016:	687a      	ldr	r2, [r7, #4]
 8001018:	68b9      	ldr	r1, [r7, #8]
 800101a:	47a0      	blx	r4
 800101c:	4603      	mov	r3, r0
 800101e:	461a      	mov	r2, r3
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	721a      	strb	r2, [r3, #8]

        /* Check for communication error */
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d004      	beq.n	8001038 <bme280_get_regs+0x64>
        {
            rslt = BME280_E_COMM_FAIL;
 800102e:	23fe      	movs	r3, #254	@ 0xfe
 8001030:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 8001032:	e001      	b.n	8001038 <bme280_get_regs+0x64>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8001034:	23ff      	movs	r3, #255	@ 0xff
 8001036:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001038:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800103c:	4618      	mov	r0, r3
 800103e:	371c      	adds	r7, #28
 8001040:	46bd      	mov	sp, r7
 8001042:	bd90      	pop	{r4, r7, pc}

08001044 <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bme280_dev *dev)
{
 8001044:	b590      	push	{r4, r7, lr}
 8001046:	b08d      	sub	sp, #52	@ 0x34
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
 8001050:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */
    uint32_t temp_len;
    uint32_t reg_addr_cnt;

    if (len > BME280_MAX_LEN)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2b0a      	cmp	r3, #10
 8001056:	d901      	bls.n	800105c <bme280_set_regs+0x18>
    {
        len = BME280_MAX_LEN;
 8001058:	230a      	movs	r3, #10
 800105a:	607b      	str	r3, [r7, #4]
    }

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800105c:	6838      	ldr	r0, [r7, #0]
 800105e:	f000 fece 	bl	8001dfe <null_ptr_check>
 8001062:	4603      	mov	r3, r0
 8001064:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check for arguments validity */
    if ((rslt == BME280_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001068:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800106c:	2b00      	cmp	r3, #0
 800106e:	d150      	bne.n	8001112 <bme280_set_regs+0xce>
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d04d      	beq.n	8001112 <bme280_set_regs+0xce>
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d04a      	beq.n	8001112 <bme280_set_regs+0xce>
    {
        if (len != 0)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d043      	beq.n	800110a <bme280_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	743b      	strb	r3, [r7, #16]

            /* If interface selected is SPI */
            if (dev->intf != BME280_I2C_INTF)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	785b      	ldrb	r3, [r3, #1]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d014      	beq.n	80010ba <bme280_set_regs+0x76>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001090:	2300      	movs	r3, #0
 8001092:	627b      	str	r3, [r7, #36]	@ 0x24
 8001094:	e00d      	b.n	80010b2 <bme280_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8001096:	68fa      	ldr	r2, [r7, #12]
 8001098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800109a:	4413      	add	r3, r2
 800109c:	781a      	ldrb	r2, [r3, #0]
 800109e:	68f9      	ldr	r1, [r7, #12]
 80010a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a2:	440b      	add	r3, r1
 80010a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80010a8:	b2d2      	uxtb	r2, r2
 80010aa:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ae:	3301      	adds	r3, #1
 80010b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80010b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d3ed      	bcc.n	8001096 <bme280_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d90b      	bls.n	80010d8 <bme280_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for
                 * burst write
                 */
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80010c0:	f107 0110 	add.w	r1, r7, #16
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	68ba      	ldr	r2, [r7, #8]
 80010c8:	68f8      	ldr	r0, [r7, #12]
 80010ca:	f000 fd61 	bl	8001b90 <interleave_reg_addr>
                temp_len = ((len * 2) - 1);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	3b01      	subs	r3, #1
 80010d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80010d6:	e001      	b.n	80010dc <bme280_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	62bb      	str	r3, [r7, #40]	@ 0x28
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	691c      	ldr	r4, [r3, #16]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	7818      	ldrb	r0, [r3, #0]
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f107 0110 	add.w	r1, r7, #16
 80010ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80010ee:	47a0      	blx	r4
 80010f0:	4603      	mov	r3, r0
 80010f2:	461a      	mov	r2, r3
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	721a      	strb	r2, [r3, #8]

            /* Check for communication error */
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d00b      	beq.n	800111a <bme280_set_regs+0xd6>
            {
                rslt = BME280_E_COMM_FAIL;
 8001102:	23fe      	movs	r3, #254	@ 0xfe
 8001104:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (len != 0)
 8001108:	e007      	b.n	800111a <bme280_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BME280_E_INVALID_LEN;
 800110a:	23fd      	movs	r3, #253	@ 0xfd
 800110c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (len != 0)
 8001110:	e003      	b.n	800111a <bme280_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8001112:	23ff      	movs	r3, #255	@ 0xff
 8001114:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001118:	e000      	b.n	800111c <bme280_set_regs+0xd8>
        if (len != 0)
 800111a:	bf00      	nop
    }

    return rslt;
 800111c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001120:	4618      	mov	r0, r3
 8001122:	3734      	adds	r7, #52	@ 0x34
 8001124:	46bd      	mov	sp, r7
 8001126:	bd90      	pop	{r4, r7, pc}

08001128 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(struct bme280_dev *dev)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_REG_RESET;
 8001130:	23e0      	movs	r3, #224	@ 0xe0
 8001132:	737b      	strb	r3, [r7, #13]
    uint8_t status_reg = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	733b      	strb	r3, [r7, #12]
    uint8_t try_run = 5;
 8001138:	2305      	movs	r3, #5
 800113a:	73bb      	strb	r3, [r7, #14]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BME280_SOFT_RESET_COMMAND;
 800113c:	23b6      	movs	r3, #182	@ 0xb6
 800113e:	72fb      	strb	r3, [r7, #11]

    /* Write the soft reset command in the sensor */
    rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001140:	f107 010b 	add.w	r1, r7, #11
 8001144:	f107 000d 	add.w	r0, r7, #13
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2201      	movs	r2, #1
 800114c:	f7ff ff7a 	bl	8001044 <bme280_set_regs>
 8001150:	4603      	mov	r3, r0
 8001152:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME280_OK)
 8001154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d125      	bne.n	80011a8 <bme280_soft_reset+0x80>
    {
        /* If NVM not copied yet, Wait for NVM to copy */
        do
        {
            /* As per data sheet - Table 1, startup time is 2 ms. */
            dev->delay_us(BME280_STARTUP_DELAY, dev->intf_ptr);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	695b      	ldr	r3, [r3, #20]
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	6852      	ldr	r2, [r2, #4]
 8001164:	4611      	mov	r1, r2
 8001166:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800116a:	4798      	blx	r3
            rslt = bme280_get_regs(BME280_REG_STATUS, &status_reg, 1, dev);
 800116c:	f107 010c 	add.w	r1, r7, #12
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2201      	movs	r2, #1
 8001174:	20f3      	movs	r0, #243	@ 0xf3
 8001176:	f7ff ff2d 	bl	8000fd4 <bme280_get_regs>
 800117a:	4603      	mov	r3, r0
 800117c:	73fb      	strb	r3, [r7, #15]

        } while ((rslt == BME280_OK) && (try_run--) && (status_reg & BME280_STATUS_IM_UPDATE));
 800117e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d109      	bne.n	800119a <bme280_soft_reset+0x72>
 8001186:	7bbb      	ldrb	r3, [r7, #14]
 8001188:	1e5a      	subs	r2, r3, #1
 800118a:	73ba      	strb	r2, [r7, #14]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d004      	beq.n	800119a <bme280_soft_reset+0x72>
 8001190:	7b3b      	ldrb	r3, [r7, #12]
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1e0      	bne.n	800115c <bme280_soft_reset+0x34>

        if (status_reg & BME280_STATUS_IM_UPDATE)
 800119a:	7b3b      	ldrb	r3, [r7, #12]
 800119c:	f003 0301 	and.w	r3, r3, #1
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <bme280_soft_reset+0x80>
        {
            rslt = BME280_E_NVM_COPY_FAILED;
 80011a4:	23fa      	movs	r3, #250	@ 0xfa
 80011a6:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 80011a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08a      	sub	sp, #40	@ 0x28
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	60b9      	str	r1, [r7, #8]
 80011be:	607a      	str	r2, [r7, #4]
 80011c0:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Array to store the pressure, temperature and humidity data read from
     * the sensor
     */
    uint8_t reg_data[BME280_LEN_P_T_H_DATA] = { 0 };
 80011c2:	f107 031c 	add.w	r3, r7, #28
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]
    struct bme280_uncomp_data uncomp_data = { 0 };
 80011cc:	f107 0310 	add.w	r3, r7, #16
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]

    if (comp_data != NULL)
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d021      	beq.n	8001222 <bme280_get_sensor_data+0x6e>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bme280_get_regs(BME280_REG_DATA, reg_data, BME280_LEN_P_T_H_DATA, dev);
 80011de:	f107 011c 	add.w	r1, r7, #28
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2208      	movs	r2, #8
 80011e6:	20f7      	movs	r0, #247	@ 0xf7
 80011e8:	f7ff fef4 	bl	8000fd4 <bme280_get_regs>
 80011ec:	4603      	mov	r3, r0
 80011ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (rslt == BME280_OK)
 80011f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d116      	bne.n	8001228 <bme280_get_sensor_data+0x74>
        {
            /* Parse the read data from the sensor */
            parse_sensor_data(reg_data, &uncomp_data);
 80011fa:	f107 0210 	add.w	r2, r7, #16
 80011fe:	f107 031c 	add.w	r3, r7, #28
 8001202:	4611      	mov	r1, r2
 8001204:	4618      	mov	r0, r3
 8001206:	f000 f876 	bl	80012f6 <parse_sensor_data>

            /* Compensate the pressure and/or temperature and/or
             * humidity data from the sensor
             */
            rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	3318      	adds	r3, #24
 800120e:	f107 0110 	add.w	r1, r7, #16
 8001212:	7bf8      	ldrb	r0, [r7, #15]
 8001214:	68ba      	ldr	r2, [r7, #8]
 8001216:	f000 f80d 	bl	8001234 <bme280_compensate_data>
 800121a:	4603      	mov	r3, r0
 800121c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001220:	e002      	b.n	8001228 <bme280_get_sensor_data+0x74>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8001222:	23ff      	movs	r3, #255	@ 0xff
 8001224:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8001228:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800122c:	4618      	mov	r0, r3
 800122e:	3728      	adds	r7, #40	@ 0x28
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <bme280_compensate_data>:
 */
int8_t bme280_compensate_data(uint8_t sensor_comp,
                              const struct bme280_uncomp_data *uncomp_data,
                              struct bme280_data *comp_data,
                              struct bme280_calib_data *calib_data)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af00      	add	r7, sp, #0
 800123a:	60b9      	str	r1, [r7, #8]
 800123c:	607a      	str	r2, [r7, #4]
 800123e:	603b      	str	r3, [r7, #0]
 8001240:	4603      	mov	r3, r0
 8001242:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BME280_OK;
 8001244:	2300      	movs	r3, #0
 8001246:	75fb      	strb	r3, [r7, #23]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d04b      	beq.n	80012e6 <bme280_compensate_data+0xb2>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d048      	beq.n	80012e6 <bme280_compensate_data+0xb2>
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d045      	beq.n	80012e6 <bme280_compensate_data+0xb2>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 800125a:	6879      	ldr	r1, [r7, #4]
 800125c:	f04f 0200 	mov.w	r2, #0
 8001260:	f04f 0300 	mov.w	r3, #0
 8001264:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8001268:	6879      	ldr	r1, [r7, #4]
 800126a:	f04f 0200 	mov.w	r2, #0
 800126e:	f04f 0300 	mov.w	r3, #0
 8001272:	e9c1 2300 	strd	r2, r3, [r1]
        comp_data->humidity = 0;
 8001276:	6879      	ldr	r1, [r7, #4]
 8001278:	f04f 0200 	mov.w	r2, #0
 800127c:	f04f 0300 	mov.w	r3, #0
 8001280:	e9c1 2304 	strd	r2, r3, [r1, #16]

        /* If pressure or temperature component is selected */
        if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM))
 8001284:	7bfb      	ldrb	r3, [r7, #15]
 8001286:	f003 0307 	and.w	r3, r3, #7
 800128a:	2b00      	cmp	r3, #0
 800128c:	d00a      	beq.n	80012a4 <bme280_compensate_data+0x70>
        {
            /* Compensate the temperature data */
            comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 800128e:	6839      	ldr	r1, [r7, #0]
 8001290:	68b8      	ldr	r0, [r7, #8]
 8001292:	f000 f877 	bl	8001384 <compensate_temperature>
 8001296:	eeb0 7a40 	vmov.f32	s14, s0
 800129a:	eef0 7a60 	vmov.f32	s15, s1
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	ed83 7b02 	vstr	d7, [r3, #8]
        }

        if (sensor_comp & BME280_PRESS)
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d00a      	beq.n	80012c4 <bme280_compensate_data+0x90>
        {
            /* Compensate the pressure data */
            comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 80012ae:	6839      	ldr	r1, [r7, #0]
 80012b0:	68b8      	ldr	r0, [r7, #8]
 80012b2:	f000 f939 	bl	8001528 <compensate_pressure>
 80012b6:	eeb0 7a40 	vmov.f32	s14, s0
 80012ba:	eef0 7a60 	vmov.f32	s15, s1
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	ed83 7b00 	vstr	d7, [r3]
        }

        if (sensor_comp & BME280_HUM)
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	f003 0304 	and.w	r3, r3, #4
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d00d      	beq.n	80012ea <bme280_compensate_data+0xb6>
        {
            /* Compensate the humidity data */
            comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 80012ce:	6839      	ldr	r1, [r7, #0]
 80012d0:	68b8      	ldr	r0, [r7, #8]
 80012d2:	f000 faf9 	bl	80018c8 <compensate_humidity>
 80012d6:	eeb0 7a40 	vmov.f32	s14, s0
 80012da:	eef0 7a60 	vmov.f32	s15, s1
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	ed83 7b04 	vstr	d7, [r3, #16]
        if (sensor_comp & BME280_HUM)
 80012e4:	e001      	b.n	80012ea <bme280_compensate_data+0xb6>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 80012e6:	23ff      	movs	r3, #255	@ 0xff
 80012e8:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80012ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3718      	adds	r7, #24
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
static void parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 80012f6:	b480      	push	{r7}
 80012f8:	b087      	sub	sp, #28
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
 80012fe:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << BME280_12_BIT_SHIFT;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	031b      	lsls	r3, r3, #12
 8001306:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << BME280_4_BIT_SHIFT;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3301      	adds	r3, #1
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	011b      	lsls	r3, r3, #4
 8001310:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> BME280_4_BIT_SHIFT;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	3302      	adds	r3, #2
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	091b      	lsrs	r3, r3, #4
 800131a:	b2db      	uxtb	r3, r3
 800131c:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 800131e:	697a      	ldr	r2, [r7, #20]
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	431a      	orrs	r2, r3
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	431a      	orrs	r2, r3
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	601a      	str	r2, [r3, #0]

    /* Store the parsed register values for temperature data */
    data_msb = (uint32_t)reg_data[3] << BME280_12_BIT_SHIFT;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	3303      	adds	r3, #3
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	031b      	lsls	r3, r3, #12
 8001334:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << BME280_4_BIT_SHIFT;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	3304      	adds	r3, #4
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	011b      	lsls	r3, r3, #4
 800133e:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[5] >> BME280_4_BIT_SHIFT;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3305      	adds	r3, #5
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	091b      	lsrs	r3, r3, #4
 8001348:	b2db      	uxtb	r3, r3
 800134a:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 800134c:	697a      	ldr	r2, [r7, #20]
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	431a      	orrs	r2, r3
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	431a      	orrs	r2, r3
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for humidity data */
    data_msb = (uint32_t)reg_data[6] << BME280_8_BIT_SHIFT;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	3306      	adds	r3, #6
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	021b      	lsls	r3, r3, #8
 8001362:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[7];
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3307      	adds	r3, #7
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	613b      	str	r3, [r7, #16]
    uncomp_data->humidity = data_msb | data_lsb;
 800136c:	697a      	ldr	r2, [r7, #20]
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	431a      	orrs	r2, r3
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	609a      	str	r2, [r3, #8]
}
 8001376:	bf00      	nop
 8001378:	371c      	adds	r7, #28
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
	...

08001384 <compensate_temperature>:
/*!
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in double data type.
 */
static double compensate_temperature(const struct bme280_uncomp_data *uncomp_data, struct bme280_calib_data *calib_data)
{
 8001384:	b5b0      	push	{r4, r5, r7, lr}
 8001386:	b08c      	sub	sp, #48	@ 0x30
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
    double var1;
    double var2;
    double temperature;
    double temperature_min = -40;
 800138e:	f04f 0200 	mov.w	r2, #0
 8001392:	4b5f      	ldr	r3, [pc, #380]	@ (8001510 <compensate_temperature+0x18c>)
 8001394:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double temperature_max = 85;
 8001398:	f04f 0200 	mov.w	r2, #0
 800139c:	4b5d      	ldr	r3, [pc, #372]	@ (8001514 <compensate_temperature+0x190>)
 800139e:	e9c7 2306 	strd	r2, r3, [r7, #24]

    var1 = (((double)uncomp_data->temperature) / 16384.0 - ((double)calib_data->dig_t1) / 1024.0);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff f8ac 	bl	8000504 <__aeabi_ui2d>
 80013ac:	f04f 0200 	mov.w	r2, #0
 80013b0:	4b59      	ldr	r3, [pc, #356]	@ (8001518 <compensate_temperature+0x194>)
 80013b2:	f7ff fa4b 	bl	800084c <__aeabi_ddiv>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	4614      	mov	r4, r2
 80013bc:	461d      	mov	r5, r3
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	881b      	ldrh	r3, [r3, #0]
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff f89e 	bl	8000504 <__aeabi_ui2d>
 80013c8:	f04f 0200 	mov.w	r2, #0
 80013cc:	4b53      	ldr	r3, [pc, #332]	@ (800151c <compensate_temperature+0x198>)
 80013ce:	f7ff fa3d 	bl	800084c <__aeabi_ddiv>
 80013d2:	4602      	mov	r2, r0
 80013d4:	460b      	mov	r3, r1
 80013d6:	4620      	mov	r0, r4
 80013d8:	4629      	mov	r1, r5
 80013da:	f7fe ff55 	bl	8000288 <__aeabi_dsub>
 80013de:	4602      	mov	r2, r0
 80013e0:	460b      	mov	r3, r1
 80013e2:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = var1 * ((double)calib_data->dig_t2);
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff f899 	bl	8000524 <__aeabi_i2d>
 80013f2:	4602      	mov	r2, r0
 80013f4:	460b      	mov	r3, r1
 80013f6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013fa:	f7ff f8fd 	bl	80005f8 <__aeabi_dmul>
 80013fe:	4602      	mov	r2, r0
 8001400:	460b      	mov	r3, r1
 8001402:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (((double)uncomp_data->temperature) / 131072.0 - ((double)calib_data->dig_t1) / 8192.0);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff f87a 	bl	8000504 <__aeabi_ui2d>
 8001410:	f04f 0200 	mov.w	r2, #0
 8001414:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001418:	f7ff fa18 	bl	800084c <__aeabi_ddiv>
 800141c:	4602      	mov	r2, r0
 800141e:	460b      	mov	r3, r1
 8001420:	4614      	mov	r4, r2
 8001422:	461d      	mov	r5, r3
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	881b      	ldrh	r3, [r3, #0]
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff f86b 	bl	8000504 <__aeabi_ui2d>
 800142e:	f04f 0200 	mov.w	r2, #0
 8001432:	4b3b      	ldr	r3, [pc, #236]	@ (8001520 <compensate_temperature+0x19c>)
 8001434:	f7ff fa0a 	bl	800084c <__aeabi_ddiv>
 8001438:	4602      	mov	r2, r0
 800143a:	460b      	mov	r3, r1
 800143c:	4620      	mov	r0, r4
 800143e:	4629      	mov	r1, r5
 8001440:	f7fe ff22 	bl	8000288 <__aeabi_dsub>
 8001444:	4602      	mov	r2, r0
 8001446:	460b      	mov	r3, r1
 8001448:	e9c7 2302 	strd	r2, r3, [r7, #8]
    var2 = (var2 * var2) * ((double)calib_data->dig_t3);
 800144c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001450:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001454:	f7ff f8d0 	bl	80005f8 <__aeabi_dmul>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
 800145c:	4614      	mov	r4, r2
 800145e:	461d      	mov	r5, r3
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff f85c 	bl	8000524 <__aeabi_i2d>
 800146c:	4602      	mov	r2, r0
 800146e:	460b      	mov	r3, r1
 8001470:	4620      	mov	r0, r4
 8001472:	4629      	mov	r1, r5
 8001474:	f7ff f8c0 	bl	80005f8 <__aeabi_dmul>
 8001478:	4602      	mov	r2, r0
 800147a:	460b      	mov	r3, r1
 800147c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    calib_data->t_fine = (int32_t)(var1 + var2);
 8001480:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001484:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001488:	f7fe ff00 	bl	800028c <__adddf3>
 800148c:	4602      	mov	r2, r0
 800148e:	460b      	mov	r3, r1
 8001490:	4610      	mov	r0, r2
 8001492:	4619      	mov	r1, r3
 8001494:	f7ff fb60 	bl	8000b58 <__aeabi_d2iz>
 8001498:	4602      	mov	r2, r0
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	625a      	str	r2, [r3, #36]	@ 0x24
    temperature = (var1 + var2) / 5120.0;
 800149e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80014a2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80014a6:	f7fe fef1 	bl	800028c <__adddf3>
 80014aa:	4602      	mov	r2, r0
 80014ac:	460b      	mov	r3, r1
 80014ae:	4610      	mov	r0, r2
 80014b0:	4619      	mov	r1, r3
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001524 <compensate_temperature+0x1a0>)
 80014b8:	f7ff f9c8 	bl	800084c <__aeabi_ddiv>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    if (temperature < temperature_min)
 80014c4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80014c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80014cc:	f7ff fb06 	bl	8000adc <__aeabi_dcmplt>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d004      	beq.n	80014e0 <compensate_temperature+0x15c>
    {
        temperature = temperature_min;
 80014d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80014da:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 80014de:	e00c      	b.n	80014fa <compensate_temperature+0x176>
    }
    else if (temperature > temperature_max)
 80014e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014e4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80014e8:	f7ff fb16 	bl	8000b18 <__aeabi_dcmpgt>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d003      	beq.n	80014fa <compensate_temperature+0x176>
    {
        temperature = temperature_max;
 80014f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014f6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    }

    return temperature;
 80014fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80014fe:	ec43 2b17 	vmov	d7, r2, r3
}
 8001502:	eeb0 0a47 	vmov.f32	s0, s14
 8001506:	eef0 0a67 	vmov.f32	s1, s15
 800150a:	3730      	adds	r7, #48	@ 0x30
 800150c:	46bd      	mov	sp, r7
 800150e:	bdb0      	pop	{r4, r5, r7, pc}
 8001510:	c0440000 	.word	0xc0440000
 8001514:	40554000 	.word	0x40554000
 8001518:	40d00000 	.word	0x40d00000
 800151c:	40900000 	.word	0x40900000
 8001520:	40c00000 	.word	0x40c00000
 8001524:	40b40000 	.word	0x40b40000

08001528 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in double data type.
 */
static double compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
                                  const struct bme280_calib_data *calib_data)
{
 8001528:	b5b0      	push	{r4, r5, r7, lr}
 800152a:	b08e      	sub	sp, #56	@ 0x38
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	6039      	str	r1, [r7, #0]
    double var1;
    double var2;
    double var3;
    double pressure;
    double pressure_min = 30000.0;
 8001532:	a3d9      	add	r3, pc, #868	@ (adr r3, 8001898 <compensate_pressure+0x370>)
 8001534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001538:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    double pressure_max = 110000.0;
 800153c:	a3d8      	add	r3, pc, #864	@ (adr r3, 80018a0 <compensate_pressure+0x378>)
 800153e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001542:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double)calib_data->t_fine / 2.0) - 64000.0;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800154a:	4618      	mov	r0, r3
 800154c:	f7fe ffea 	bl	8000524 <__aeabi_i2d>
 8001550:	f04f 0200 	mov.w	r2, #0
 8001554:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001558:	f7ff f978 	bl	800084c <__aeabi_ddiv>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4610      	mov	r0, r2
 8001562:	4619      	mov	r1, r3
 8001564:	f04f 0200 	mov.w	r2, #0
 8001568:	4bc1      	ldr	r3, [pc, #772]	@ (8001870 <compensate_pressure+0x348>)
 800156a:	f7fe fe8d 	bl	8000288 <__aeabi_dsub>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double)calib_data->dig_p6) / 32768.0;
 8001576:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800157a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800157e:	f7ff f83b 	bl	80005f8 <__aeabi_dmul>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4614      	mov	r4, r2
 8001588:	461d      	mov	r5, r3
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001590:	4618      	mov	r0, r3
 8001592:	f7fe ffc7 	bl	8000524 <__aeabi_i2d>
 8001596:	4602      	mov	r2, r0
 8001598:	460b      	mov	r3, r1
 800159a:	4620      	mov	r0, r4
 800159c:	4629      	mov	r1, r5
 800159e:	f7ff f82b 	bl	80005f8 <__aeabi_dmul>
 80015a2:	4602      	mov	r2, r0
 80015a4:	460b      	mov	r3, r1
 80015a6:	4610      	mov	r0, r2
 80015a8:	4619      	mov	r1, r3
 80015aa:	f04f 0200 	mov.w	r2, #0
 80015ae:	4bb1      	ldr	r3, [pc, #708]	@ (8001874 <compensate_pressure+0x34c>)
 80015b0:	f7ff f94c 	bl	800084c <__aeabi_ddiv>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double)calib_data->dig_p5) * 2.0;
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7fe ffae 	bl	8000524 <__aeabi_i2d>
 80015c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80015cc:	f7ff f814 	bl	80005f8 <__aeabi_dmul>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4610      	mov	r0, r2
 80015d6:	4619      	mov	r1, r3
 80015d8:	4602      	mov	r2, r0
 80015da:	460b      	mov	r3, r1
 80015dc:	f7fe fe56 	bl	800028c <__adddf3>
 80015e0:	4602      	mov	r2, r0
 80015e2:	460b      	mov	r3, r1
 80015e4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015e8:	f7fe fe50 	bl	800028c <__adddf3>
 80015ec:	4602      	mov	r2, r0
 80015ee:	460b      	mov	r3, r1
 80015f0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double)calib_data->dig_p4) * 65536.0);
 80015f4:	f04f 0200 	mov.w	r2, #0
 80015f8:	4b9f      	ldr	r3, [pc, #636]	@ (8001878 <compensate_pressure+0x350>)
 80015fa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015fe:	f7ff f925 	bl	800084c <__aeabi_ddiv>
 8001602:	4602      	mov	r2, r0
 8001604:	460b      	mov	r3, r1
 8001606:	4614      	mov	r4, r2
 8001608:	461d      	mov	r5, r3
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001610:	4618      	mov	r0, r3
 8001612:	f7fe ff87 	bl	8000524 <__aeabi_i2d>
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	4b98      	ldr	r3, [pc, #608]	@ (800187c <compensate_pressure+0x354>)
 800161c:	f7fe ffec 	bl	80005f8 <__aeabi_dmul>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	4620      	mov	r0, r4
 8001626:	4629      	mov	r1, r5
 8001628:	f7fe fe30 	bl	800028c <__adddf3>
 800162c:	4602      	mov	r2, r0
 800162e:	460b      	mov	r3, r1
 8001630:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var3 = ((double)calib_data->dig_p3) * var1 * var1 / 524288.0;
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800163a:	4618      	mov	r0, r3
 800163c:	f7fe ff72 	bl	8000524 <__aeabi_i2d>
 8001640:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001644:	f7fe ffd8 	bl	80005f8 <__aeabi_dmul>
 8001648:	4602      	mov	r2, r0
 800164a:	460b      	mov	r3, r1
 800164c:	4610      	mov	r0, r2
 800164e:	4619      	mov	r1, r3
 8001650:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001654:	f7fe ffd0 	bl	80005f8 <__aeabi_dmul>
 8001658:	4602      	mov	r2, r0
 800165a:	460b      	mov	r3, r1
 800165c:	4610      	mov	r0, r2
 800165e:	4619      	mov	r1, r3
 8001660:	f04f 0200 	mov.w	r2, #0
 8001664:	4b86      	ldr	r3, [pc, #536]	@ (8001880 <compensate_pressure+0x358>)
 8001666:	f7ff f8f1 	bl	800084c <__aeabi_ddiv>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    var1 = (var3 + ((double)calib_data->dig_p2) * var1) / 524288.0;
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001678:	4618      	mov	r0, r3
 800167a:	f7fe ff53 	bl	8000524 <__aeabi_i2d>
 800167e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001682:	f7fe ffb9 	bl	80005f8 <__aeabi_dmul>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4610      	mov	r0, r2
 800168c:	4619      	mov	r1, r3
 800168e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001692:	f7fe fdfb 	bl	800028c <__adddf3>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4610      	mov	r0, r2
 800169c:	4619      	mov	r1, r3
 800169e:	f04f 0200 	mov.w	r2, #0
 80016a2:	4b77      	ldr	r3, [pc, #476]	@ (8001880 <compensate_pressure+0x358>)
 80016a4:	f7ff f8d2 	bl	800084c <__aeabi_ddiv>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var1 = (1.0 + var1 / 32768.0) * ((double)calib_data->dig_p1);
 80016b0:	f04f 0200 	mov.w	r2, #0
 80016b4:	4b6f      	ldr	r3, [pc, #444]	@ (8001874 <compensate_pressure+0x34c>)
 80016b6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016ba:	f7ff f8c7 	bl	800084c <__aeabi_ddiv>
 80016be:	4602      	mov	r2, r0
 80016c0:	460b      	mov	r3, r1
 80016c2:	4610      	mov	r0, r2
 80016c4:	4619      	mov	r1, r3
 80016c6:	f04f 0200 	mov.w	r2, #0
 80016ca:	4b6e      	ldr	r3, [pc, #440]	@ (8001884 <compensate_pressure+0x35c>)
 80016cc:	f7fe fdde 	bl	800028c <__adddf3>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4614      	mov	r4, r2
 80016d6:	461d      	mov	r5, r3
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	88db      	ldrh	r3, [r3, #6]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7fe ff11 	bl	8000504 <__aeabi_ui2d>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	4620      	mov	r0, r4
 80016e8:	4629      	mov	r1, r5
 80016ea:	f7fe ff85 	bl	80005f8 <__aeabi_dmul>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	e9c7 2306 	strd	r2, r3, [r7, #24]

    /* Avoid exception caused by division by zero */
    if (var1 > (0.0))
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	f04f 0300 	mov.w	r3, #0
 80016fe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001702:	f7ff fa09 	bl	8000b18 <__aeabi_dcmpgt>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	f000 80cd 	beq.w	80018a8 <compensate_pressure+0x380>
    {
        pressure = 1048576.0 - (double) uncomp_data->pressure;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe fef6 	bl	8000504 <__aeabi_ui2d>
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	f04f 0000 	mov.w	r0, #0
 8001720:	4959      	ldr	r1, [pc, #356]	@ (8001888 <compensate_pressure+0x360>)
 8001722:	f7fe fdb1 	bl	8000288 <__aeabi_dsub>
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 800172e:	f04f 0200 	mov.w	r2, #0
 8001732:	4b56      	ldr	r3, [pc, #344]	@ (800188c <compensate_pressure+0x364>)
 8001734:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001738:	f7ff f888 	bl	800084c <__aeabi_ddiv>
 800173c:	4602      	mov	r2, r0
 800173e:	460b      	mov	r3, r1
 8001740:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001744:	f7fe fda0 	bl	8000288 <__aeabi_dsub>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4610      	mov	r0, r2
 800174e:	4619      	mov	r1, r3
 8001750:	a345      	add	r3, pc, #276	@ (adr r3, 8001868 <compensate_pressure+0x340>)
 8001752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001756:	f7fe ff4f 	bl	80005f8 <__aeabi_dmul>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4610      	mov	r0, r2
 8001760:	4619      	mov	r1, r3
 8001762:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001766:	f7ff f871 	bl	800084c <__aeabi_ddiv>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        var1 = ((double)calib_data->dig_p9) * pressure * pressure / 2147483648.0;
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001778:	4618      	mov	r0, r3
 800177a:	f7fe fed3 	bl	8000524 <__aeabi_i2d>
 800177e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001782:	f7fe ff39 	bl	80005f8 <__aeabi_dmul>
 8001786:	4602      	mov	r2, r0
 8001788:	460b      	mov	r3, r1
 800178a:	4610      	mov	r0, r2
 800178c:	4619      	mov	r1, r3
 800178e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001792:	f7fe ff31 	bl	80005f8 <__aeabi_dmul>
 8001796:	4602      	mov	r2, r0
 8001798:	460b      	mov	r3, r1
 800179a:	4610      	mov	r0, r2
 800179c:	4619      	mov	r1, r3
 800179e:	f04f 0200 	mov.w	r2, #0
 80017a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001890 <compensate_pressure+0x368>)
 80017a4:	f7ff f852 	bl	800084c <__aeabi_ddiv>
 80017a8:	4602      	mov	r2, r0
 80017aa:	460b      	mov	r3, r1
 80017ac:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)calib_data->dig_p8) / 32768.0;
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7fe feb4 	bl	8000524 <__aeabi_i2d>
 80017bc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80017c0:	f7fe ff1a 	bl	80005f8 <__aeabi_dmul>
 80017c4:	4602      	mov	r2, r0
 80017c6:	460b      	mov	r3, r1
 80017c8:	4610      	mov	r0, r2
 80017ca:	4619      	mov	r1, r3
 80017cc:	f04f 0200 	mov.w	r2, #0
 80017d0:	4b28      	ldr	r3, [pc, #160]	@ (8001874 <compensate_pressure+0x34c>)
 80017d2:	f7ff f83b 	bl	800084c <__aeabi_ddiv>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	e9c7 2304 	strd	r2, r3, [r7, #16]
        pressure = pressure + (var1 + var2 + ((double)calib_data->dig_p7)) / 16.0;
 80017de:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80017e2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80017e6:	f7fe fd51 	bl	800028c <__adddf3>
 80017ea:	4602      	mov	r2, r0
 80017ec:	460b      	mov	r3, r1
 80017ee:	4614      	mov	r4, r2
 80017f0:	461d      	mov	r5, r3
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7fe fe93 	bl	8000524 <__aeabi_i2d>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4620      	mov	r0, r4
 8001804:	4629      	mov	r1, r5
 8001806:	f7fe fd41 	bl	800028c <__adddf3>
 800180a:	4602      	mov	r2, r0
 800180c:	460b      	mov	r3, r1
 800180e:	4610      	mov	r0, r2
 8001810:	4619      	mov	r1, r3
 8001812:	f04f 0200 	mov.w	r2, #0
 8001816:	4b1f      	ldr	r3, [pc, #124]	@ (8001894 <compensate_pressure+0x36c>)
 8001818:	f7ff f818 	bl	800084c <__aeabi_ddiv>
 800181c:	4602      	mov	r2, r0
 800181e:	460b      	mov	r3, r1
 8001820:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001824:	f7fe fd32 	bl	800028c <__adddf3>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

        if (pressure < pressure_min)
 8001830:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001834:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001838:	f7ff f950 	bl	8000adc <__aeabi_dcmplt>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d004      	beq.n	800184c <compensate_pressure+0x324>
        {
            pressure = pressure_min;
 8001842:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001846:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 800184a:	e031      	b.n	80018b0 <compensate_pressure+0x388>
        }
        else if (pressure > pressure_max)
 800184c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001850:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001854:	f7ff f960 	bl	8000b18 <__aeabi_dcmpgt>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d028      	beq.n	80018b0 <compensate_pressure+0x388>
        {
            pressure = pressure_max;
 800185e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001862:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8001866:	e023      	b.n	80018b0 <compensate_pressure+0x388>
 8001868:	00000000 	.word	0x00000000
 800186c:	40b86a00 	.word	0x40b86a00
 8001870:	40ef4000 	.word	0x40ef4000
 8001874:	40e00000 	.word	0x40e00000
 8001878:	40100000 	.word	0x40100000
 800187c:	40f00000 	.word	0x40f00000
 8001880:	41200000 	.word	0x41200000
 8001884:	3ff00000 	.word	0x3ff00000
 8001888:	41300000 	.word	0x41300000
 800188c:	40b00000 	.word	0x40b00000
 8001890:	41e00000 	.word	0x41e00000
 8001894:	40300000 	.word	0x40300000
 8001898:	00000000 	.word	0x00000000
 800189c:	40dd4c00 	.word	0x40dd4c00
 80018a0:	00000000 	.word	0x00000000
 80018a4:	40fadb00 	.word	0x40fadb00
        }
    }
    else /* Invalid case */
    {
        pressure = pressure_min;
 80018a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80018ac:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    }

    return pressure;
 80018b0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80018b4:	ec43 2b17 	vmov	d7, r2, r3
}
 80018b8:	eeb0 0a47 	vmov.f32	s0, s14
 80018bc:	eef0 0a67 	vmov.f32	s1, s15
 80018c0:	3738      	adds	r7, #56	@ 0x38
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bdb0      	pop	{r4, r5, r7, pc}
 80018c6:	bf00      	nop

080018c8 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in double data type.
 */
static double compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
                                  const struct bme280_calib_data *calib_data)
{
 80018c8:	b5b0      	push	{r4, r5, r7, lr}
 80018ca:	b094      	sub	sp, #80	@ 0x50
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]
    double humidity;
    double humidity_min = 0.0;
 80018d2:	f04f 0200 	mov.w	r2, #0
 80018d6:	f04f 0300 	mov.w	r3, #0
 80018da:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    double humidity_max = 100.0;
 80018de:	f04f 0200 	mov.w	r2, #0
 80018e2:	4b81      	ldr	r3, [pc, #516]	@ (8001ae8 <compensate_humidity+0x220>)
 80018e4:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double var3;
    double var4;
    double var5;
    double var6;

    var1 = ((double)calib_data->t_fine) - 76800.0;
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7fe fe19 	bl	8000524 <__aeabi_i2d>
 80018f2:	f04f 0200 	mov.w	r2, #0
 80018f6:	4b7d      	ldr	r3, [pc, #500]	@ (8001aec <compensate_humidity+0x224>)
 80018f8:	f7fe fcc6 	bl	8000288 <__aeabi_dsub>
 80018fc:	4602      	mov	r2, r0
 80018fe:	460b      	mov	r3, r1
 8001900:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    var2 = (((double)calib_data->dig_h4) * 64.0 + (((double)calib_data->dig_h5) / 16384.0) * var1);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800190a:	4618      	mov	r0, r3
 800190c:	f7fe fe0a 	bl	8000524 <__aeabi_i2d>
 8001910:	f04f 0200 	mov.w	r2, #0
 8001914:	4b76      	ldr	r3, [pc, #472]	@ (8001af0 <compensate_humidity+0x228>)
 8001916:	f7fe fe6f 	bl	80005f8 <__aeabi_dmul>
 800191a:	4602      	mov	r2, r0
 800191c:	460b      	mov	r3, r1
 800191e:	4614      	mov	r4, r2
 8001920:	461d      	mov	r5, r3
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001928:	4618      	mov	r0, r3
 800192a:	f7fe fdfb 	bl	8000524 <__aeabi_i2d>
 800192e:	f04f 0200 	mov.w	r2, #0
 8001932:	4b70      	ldr	r3, [pc, #448]	@ (8001af4 <compensate_humidity+0x22c>)
 8001934:	f7fe ff8a 	bl	800084c <__aeabi_ddiv>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	4610      	mov	r0, r2
 800193e:	4619      	mov	r1, r3
 8001940:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001944:	f7fe fe58 	bl	80005f8 <__aeabi_dmul>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4620      	mov	r0, r4
 800194e:	4629      	mov	r1, r5
 8001950:	f7fe fc9c 	bl	800028c <__adddf3>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    var3 = uncomp_data->humidity - var2;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	4618      	mov	r0, r3
 8001962:	f7fe fdcf 	bl	8000504 <__aeabi_ui2d>
 8001966:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800196a:	f7fe fc8d 	bl	8000288 <__aeabi_dsub>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	e9c7 2308 	strd	r2, r3, [r7, #32]
    var4 = ((double)calib_data->dig_h2) / 65536.0;
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800197c:	4618      	mov	r0, r3
 800197e:	f7fe fdd1 	bl	8000524 <__aeabi_i2d>
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	4b5c      	ldr	r3, [pc, #368]	@ (8001af8 <compensate_humidity+0x230>)
 8001988:	f7fe ff60 	bl	800084c <__aeabi_ddiv>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var5 = (1.0 + (((double)calib_data->dig_h3) / 67108864.0) * var1);
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	7f1b      	ldrb	r3, [r3, #28]
 8001998:	4618      	mov	r0, r3
 800199a:	f7fe fdb3 	bl	8000504 <__aeabi_ui2d>
 800199e:	f04f 0200 	mov.w	r2, #0
 80019a2:	4b56      	ldr	r3, [pc, #344]	@ (8001afc <compensate_humidity+0x234>)
 80019a4:	f7fe ff52 	bl	800084c <__aeabi_ddiv>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	4610      	mov	r0, r2
 80019ae:	4619      	mov	r1, r3
 80019b0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80019b4:	f7fe fe20 	bl	80005f8 <__aeabi_dmul>
 80019b8:	4602      	mov	r2, r0
 80019ba:	460b      	mov	r3, r1
 80019bc:	4610      	mov	r0, r2
 80019be:	4619      	mov	r1, r3
 80019c0:	f04f 0200 	mov.w	r2, #0
 80019c4:	4b4e      	ldr	r3, [pc, #312]	@ (8001b00 <compensate_humidity+0x238>)
 80019c6:	f7fe fc61 	bl	800028c <__adddf3>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var6 = 1.0 + (((double)calib_data->dig_h6) / 67108864.0) * var1 * var5;
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 80019d8:	4618      	mov	r0, r3
 80019da:	f7fe fda3 	bl	8000524 <__aeabi_i2d>
 80019de:	f04f 0200 	mov.w	r2, #0
 80019e2:	4b46      	ldr	r3, [pc, #280]	@ (8001afc <compensate_humidity+0x234>)
 80019e4:	f7fe ff32 	bl	800084c <__aeabi_ddiv>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	4610      	mov	r0, r2
 80019ee:	4619      	mov	r1, r3
 80019f0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80019f4:	f7fe fe00 	bl	80005f8 <__aeabi_dmul>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4610      	mov	r0, r2
 80019fe:	4619      	mov	r1, r3
 8001a00:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a04:	f7fe fdf8 	bl	80005f8 <__aeabi_dmul>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	4610      	mov	r0, r2
 8001a0e:	4619      	mov	r1, r3
 8001a10:	f04f 0200 	mov.w	r2, #0
 8001a14:	4b3a      	ldr	r3, [pc, #232]	@ (8001b00 <compensate_humidity+0x238>)
 8001a16:	f7fe fc39 	bl	800028c <__adddf3>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    var6 = var3 * var4 * (var5 * var6);
 8001a22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a26:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a2a:	f7fe fde5 	bl	80005f8 <__aeabi_dmul>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4614      	mov	r4, r2
 8001a34:	461d      	mov	r5, r3
 8001a36:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a3a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a3e:	f7fe fddb 	bl	80005f8 <__aeabi_dmul>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	4620      	mov	r0, r4
 8001a48:	4629      	mov	r1, r5
 8001a4a:	f7fe fdd5 	bl	80005f8 <__aeabi_dmul>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	460b      	mov	r3, r1
 8001a52:	e9c7 2302 	strd	r2, r3, [r7, #8]
    humidity = var6 * (1.0 - ((double)calib_data->dig_h1) * var6 / 524288.0);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	7e1b      	ldrb	r3, [r3, #24]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7fe fd52 	bl	8000504 <__aeabi_ui2d>
 8001a60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a64:	f7fe fdc8 	bl	80005f8 <__aeabi_dmul>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4610      	mov	r0, r2
 8001a6e:	4619      	mov	r1, r3
 8001a70:	f04f 0200 	mov.w	r2, #0
 8001a74:	4b23      	ldr	r3, [pc, #140]	@ (8001b04 <compensate_humidity+0x23c>)
 8001a76:	f7fe fee9 	bl	800084c <__aeabi_ddiv>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	f04f 0000 	mov.w	r0, #0
 8001a82:	491f      	ldr	r1, [pc, #124]	@ (8001b00 <compensate_humidity+0x238>)
 8001a84:	f7fe fc00 	bl	8000288 <__aeabi_dsub>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a90:	f7fe fdb2 	bl	80005f8 <__aeabi_dmul>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    if (humidity > humidity_max)
 8001a9c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001aa0:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001aa4:	f7ff f838 	bl	8000b18 <__aeabi_dcmpgt>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d004      	beq.n	8001ab8 <compensate_humidity+0x1f0>
    {
        humidity = humidity_max;
 8001aae:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001ab2:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8001ab6:	e00c      	b.n	8001ad2 <compensate_humidity+0x20a>
    }
    else if (humidity < humidity_min)
 8001ab8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001abc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001ac0:	f7ff f80c 	bl	8000adc <__aeabi_dcmplt>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d003      	beq.n	8001ad2 <compensate_humidity+0x20a>
    {
        humidity = humidity_min;
 8001aca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001ace:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    }

    return humidity;
 8001ad2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001ad6:	ec43 2b17 	vmov	d7, r2, r3
}
 8001ada:	eeb0 0a47 	vmov.f32	s0, s14
 8001ade:	eef0 0a67 	vmov.f32	s1, s15
 8001ae2:	3750      	adds	r7, #80	@ 0x50
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ae8:	40590000 	.word	0x40590000
 8001aec:	40f2c000 	.word	0x40f2c000
 8001af0:	40500000 	.word	0x40500000
 8001af4:	40d00000 	.word	0x40d00000
 8001af8:	40f00000 	.word	0x40f00000
 8001afc:	41900000 	.word	0x41900000
 8001b00:	3ff00000 	.word	0x3ff00000
 8001b04:	41200000 	.word	0x41200000

08001b08 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08a      	sub	sp, #40	@ 0x28
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_REG_TEMP_PRESS_CALIB_DATA;
 8001b10:	2388      	movs	r3, #136	@ 0x88
 8001b12:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    /* Array to store calibration data */
    uint8_t calib_data[BME280_LEN_TEMP_PRESS_CALIB_DATA] = { 0 };
 8001b16:	f107 030c 	add.w	r3, r7, #12
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	609a      	str	r2, [r3, #8]
 8001b22:	60da      	str	r2, [r3, #12]
 8001b24:	611a      	str	r2, [r3, #16]
 8001b26:	615a      	str	r2, [r3, #20]
 8001b28:	831a      	strh	r2, [r3, #24]

    /* Read the calibration data from the sensor */
    rslt = bme280_get_regs(reg_addr, calib_data, BME280_LEN_TEMP_PRESS_CALIB_DATA, dev);
 8001b2a:	f107 010c 	add.w	r1, r7, #12
 8001b2e:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	221a      	movs	r2, #26
 8001b36:	f7ff fa4d 	bl	8000fd4 <bme280_get_regs>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BME280_OK)
 8001b40:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d11d      	bne.n	8001b84 <get_calib_data+0x7c>
    {
        /* Parse temperature and pressure calibration data and store
         * it in device structure
         */
        parse_temp_press_calib_data(calib_data, dev);
 8001b48:	f107 030c 	add.w	r3, r7, #12
 8001b4c:	6879      	ldr	r1, [r7, #4]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f000 f849 	bl	8001be6 <parse_temp_press_calib_data>
        reg_addr = BME280_REG_HUMIDITY_CALIB_DATA;
 8001b54:	23e1      	movs	r3, #225	@ 0xe1
 8001b56:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

        /* Read the humidity calibration data from the sensor */
        rslt = bme280_get_regs(reg_addr, calib_data, BME280_LEN_HUMIDITY_CALIB_DATA, dev);
 8001b5a:	f107 010c 	add.w	r1, r7, #12
 8001b5e:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2207      	movs	r2, #7
 8001b66:	f7ff fa35 	bl	8000fd4 <bme280_get_regs>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (rslt == BME280_OK)
 8001b70:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d105      	bne.n	8001b84 <get_calib_data+0x7c>
        {
            /* Parse humidity calibration data and store it in
             * device structure
             */
            parse_humidity_calib_data(calib_data, dev);
 8001b78:	f107 030c 	add.w	r3, r7, #12
 8001b7c:	6879      	ldr	r1, [r7, #4]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 f8ed 	bl	8001d5e <parse_humidity_calib_data>
        }
    }

    return rslt;
 8001b84:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3728      	adds	r7, #40	@ 0x28
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b087      	sub	sp, #28
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
 8001b9c:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	617b      	str	r3, [r7, #20]
 8001ba2:	e015      	b.n	8001bd0 <interleave_reg_addr+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001ba4:	68fa      	ldr	r2, [r7, #12]
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	441a      	add	r2, r3
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	68b9      	ldr	r1, [r7, #8]
 8001bb2:	440b      	add	r3, r1
 8001bb4:	7812      	ldrb	r2, [r2, #0]
 8001bb6:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	441a      	add	r2, r3
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	68b9      	ldr	r1, [r7, #8]
 8001bc4:	440b      	add	r3, r1
 8001bc6:	7812      	ldrb	r2, [r2, #0]
 8001bc8:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	617b      	str	r3, [r7, #20]
 8001bd0:	697a      	ldr	r2, [r7, #20]
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d3e5      	bcc.n	8001ba4 <interleave_reg_addr+0x14>
    }
}
 8001bd8:	bf00      	nop
 8001bda:	bf00      	nop
 8001bdc:	371c      	adds	r7, #28
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8001be6:	b480      	push	{r7}
 8001be8:	b085      	sub	sp, #20
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
 8001bee:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	3318      	adds	r3, #24
 8001bf4:	60fb      	str	r3, [r7, #12]

    calib_data->dig_t1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	b21b      	sxth	r3, r3
 8001bfe:	021b      	lsls	r3, r3, #8
 8001c00:	b21a      	sxth	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	b21b      	sxth	r3, r3
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	b21b      	sxth	r3, r3
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	801a      	strh	r2, [r3, #0]
    calib_data->dig_t2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	3303      	adds	r3, #3
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	b21b      	sxth	r3, r3
 8001c1a:	021b      	lsls	r3, r3, #8
 8001c1c:	b21a      	sxth	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	3302      	adds	r3, #2
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	b21b      	sxth	r3, r3
 8001c26:	4313      	orrs	r3, r2
 8001c28:	b21a      	sxth	r2, r3
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	805a      	strh	r2, [r3, #2]
    calib_data->dig_t3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	3305      	adds	r3, #5
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	b21b      	sxth	r3, r3
 8001c36:	021b      	lsls	r3, r3, #8
 8001c38:	b21a      	sxth	r2, r3
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	b21b      	sxth	r3, r3
 8001c42:	4313      	orrs	r3, r2
 8001c44:	b21a      	sxth	r2, r3
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	809a      	strh	r2, [r3, #4]
    calib_data->dig_p1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	3307      	adds	r3, #7
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	b21b      	sxth	r3, r3
 8001c52:	021b      	lsls	r3, r3, #8
 8001c54:	b21a      	sxth	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	3306      	adds	r3, #6
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	b21b      	sxth	r3, r3
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	b21b      	sxth	r3, r3
 8001c62:	b29a      	uxth	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	80da      	strh	r2, [r3, #6]
    calib_data->dig_p2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3309      	adds	r3, #9
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	b21b      	sxth	r3, r3
 8001c70:	021b      	lsls	r3, r3, #8
 8001c72:	b21a      	sxth	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3308      	adds	r3, #8
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	b21b      	sxth	r3, r3
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	b21a      	sxth	r2, r3
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	811a      	strh	r2, [r3, #8]
    calib_data->dig_p3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	330b      	adds	r3, #11
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	b21b      	sxth	r3, r3
 8001c8c:	021b      	lsls	r3, r3, #8
 8001c8e:	b21a      	sxth	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	330a      	adds	r3, #10
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	b21b      	sxth	r3, r3
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	b21a      	sxth	r2, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	815a      	strh	r2, [r3, #10]
    calib_data->dig_p4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	330d      	adds	r3, #13
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	b21b      	sxth	r3, r3
 8001ca8:	021b      	lsls	r3, r3, #8
 8001caa:	b21a      	sxth	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	330c      	adds	r3, #12
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	b21b      	sxth	r3, r3
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	b21a      	sxth	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	819a      	strh	r2, [r3, #12]
    calib_data->dig_p5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	330f      	adds	r3, #15
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	b21b      	sxth	r3, r3
 8001cc4:	021b      	lsls	r3, r3, #8
 8001cc6:	b21a      	sxth	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	330e      	adds	r3, #14
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	b21b      	sxth	r3, r3
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	b21a      	sxth	r2, r3
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	81da      	strh	r2, [r3, #14]
    calib_data->dig_p6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3311      	adds	r3, #17
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	b21b      	sxth	r3, r3
 8001ce0:	021b      	lsls	r3, r3, #8
 8001ce2:	b21a      	sxth	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	3310      	adds	r3, #16
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	b21b      	sxth	r3, r3
 8001cec:	4313      	orrs	r3, r2
 8001cee:	b21a      	sxth	r2, r3
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	821a      	strh	r2, [r3, #16]
    calib_data->dig_p7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3313      	adds	r3, #19
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	b21b      	sxth	r3, r3
 8001cfc:	021b      	lsls	r3, r3, #8
 8001cfe:	b21a      	sxth	r2, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3312      	adds	r3, #18
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	b21b      	sxth	r3, r3
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	b21a      	sxth	r2, r3
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	825a      	strh	r2, [r3, #18]
    calib_data->dig_p8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	3315      	adds	r3, #21
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	b21b      	sxth	r3, r3
 8001d18:	021b      	lsls	r3, r3, #8
 8001d1a:	b21a      	sxth	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3314      	adds	r3, #20
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	b21b      	sxth	r3, r3
 8001d24:	4313      	orrs	r3, r2
 8001d26:	b21a      	sxth	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	829a      	strh	r2, [r3, #20]
    calib_data->dig_p9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	3317      	adds	r3, #23
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	b21b      	sxth	r3, r3
 8001d34:	021b      	lsls	r3, r3, #8
 8001d36:	b21a      	sxth	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	3316      	adds	r3, #22
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	b21b      	sxth	r3, r3
 8001d40:	4313      	orrs	r3, r2
 8001d42:	b21a      	sxth	r2, r3
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	82da      	strh	r2, [r3, #22]
    calib_data->dig_h1 = reg_data[25];
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	3319      	adds	r3, #25
 8001d4c:	781a      	ldrb	r2, [r3, #0]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	761a      	strb	r2, [r3, #24]
}
 8001d52:	bf00      	nop
 8001d54:	3714      	adds	r7, #20
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b087      	sub	sp, #28
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
 8001d66:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	3318      	adds	r3, #24
 8001d6c:	617b      	str	r3, [r7, #20]
    int16_t dig_h4_lsb;
    int16_t dig_h4_msb;
    int16_t dig_h5_lsb;
    int16_t dig_h5_msb;

    calib_data->dig_h2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	3301      	adds	r3, #1
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	b21b      	sxth	r3, r3
 8001d76:	021b      	lsls	r3, r3, #8
 8001d78:	b21a      	sxth	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	b21b      	sxth	r3, r3
 8001d80:	4313      	orrs	r3, r2
 8001d82:	b21a      	sxth	r2, r3
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	835a      	strh	r2, [r3, #26]
    calib_data->dig_h3 = reg_data[2];
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	3302      	adds	r3, #2
 8001d8c:	781a      	ldrb	r2, [r3, #0]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	771a      	strb	r2, [r3, #28]
    dig_h4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	3303      	adds	r3, #3
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	b25b      	sxtb	r3, r3
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	011b      	lsls	r3, r3, #4
 8001d9e:	b29b      	uxth	r3, r3
 8001da0:	827b      	strh	r3, [r7, #18]
    dig_h4_lsb = (int16_t)(reg_data[4] & 0x0F);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	3304      	adds	r3, #4
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	b21b      	sxth	r3, r3
 8001daa:	f003 030f 	and.w	r3, r3, #15
 8001dae:	823b      	strh	r3, [r7, #16]
    calib_data->dig_h4 = dig_h4_msb | dig_h4_lsb;
 8001db0:	8a7a      	ldrh	r2, [r7, #18]
 8001db2:	8a3b      	ldrh	r3, [r7, #16]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	b21a      	sxth	r2, r3
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	83da      	strh	r2, [r3, #30]
    dig_h5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	3305      	adds	r3, #5
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	b25b      	sxtb	r3, r3
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	011b      	lsls	r3, r3, #4
 8001dc8:	b29b      	uxth	r3, r3
 8001dca:	81fb      	strh	r3, [r7, #14]
    dig_h5_lsb = (int16_t)(reg_data[4] >> 4);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3304      	adds	r3, #4
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	091b      	lsrs	r3, r3, #4
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	81bb      	strh	r3, [r7, #12]
    calib_data->dig_h5 = dig_h5_msb | dig_h5_lsb;
 8001dd8:	89fa      	ldrh	r2, [r7, #14]
 8001dda:	89bb      	ldrh	r3, [r7, #12]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	b21a      	sxth	r2, r3
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	841a      	strh	r2, [r3, #32]
    calib_data->dig_h6 = (int8_t)reg_data[6];
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	3306      	adds	r3, #6
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	b25a      	sxtb	r2, r3
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8001df2:	bf00      	nop
 8001df4:	371c      	adds	r7, #28
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr

08001dfe <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	b085      	sub	sp, #20
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d00b      	beq.n	8001e24 <null_ptr_check+0x26>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d007      	beq.n	8001e24 <null_ptr_check+0x26>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	691b      	ldr	r3, [r3, #16]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d003      	beq.n	8001e24 <null_ptr_check+0x26>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	695b      	ldr	r3, [r3, #20]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d102      	bne.n	8001e2a <null_ptr_check+0x2c>
    {
        /* Device structure pointer is not valid */
        rslt = BME280_E_NULL_PTR;
 8001e24:	23ff      	movs	r3, #255	@ 0xff
 8001e26:	73fb      	strb	r3, [r7, #15]
 8001e28:	e001      	b.n	8001e2e <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BME280_OK;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3714      	adds	r7, #20
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <bmi160_get_regs>:
/*!
 * @brief This API reads the data from the given register address
 * of sensor.
 */
int8_t bmi160_get_regs(uint8_t reg_addr, uint8_t *data, uint16_t len, const struct bmi160_dev *dev)
{
 8001e3e:	b590      	push	{r4, r7, lr}
 8001e40:	b087      	sub	sp, #28
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607b      	str	r3, [r7, #4]
 8001e48:	4603      	mov	r3, r0
 8001e4a:	73fb      	strb	r3, [r7, #15]
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	81bb      	strh	r3, [r7, #12]
    int8_t rslt = BMI160_OK;
 8001e50:	2300      	movs	r3, #0
 8001e52:	75fb      	strb	r3, [r7, #23]

    /* Null-pointer check */
    if ((dev == NULL) || (dev->read == NULL))
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <bmi160_get_regs+0x24>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	69db      	ldr	r3, [r3, #28]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d102      	bne.n	8001e68 <bmi160_get_regs+0x2a>
    {
        rslt = BMI160_E_NULL_PTR;
 8001e62:	23ff      	movs	r3, #255	@ 0xff
 8001e64:	75fb      	strb	r3, [r7, #23]
 8001e66:	e017      	b.n	8001e98 <bmi160_get_regs+0x5a>
    }
    else if (len == 0)
 8001e68:	89bb      	ldrh	r3, [r7, #12]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d102      	bne.n	8001e74 <bmi160_get_regs+0x36>
    {
        rslt = BMI160_E_READ_WRITE_LENGTH_INVALID;
 8001e6e:	23f4      	movs	r3, #244	@ 0xf4
 8001e70:	75fb      	strb	r3, [r7, #23]
 8001e72:	e011      	b.n	8001e98 <bmi160_get_regs+0x5a>
    }
    else
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI160_SPI_INTF)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	789b      	ldrb	r3, [r3, #2]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d103      	bne.n	8001e84 <bmi160_get_regs+0x46>
        {
            reg_addr = (reg_addr | BMI160_SPI_RD_MASK);
 8001e7c:	7bfb      	ldrb	r3, [r7, #15]
 8001e7e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001e82:	73fb      	strb	r3, [r7, #15]
        }

        rslt = dev->read(dev->id, reg_addr, data, len);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	69dc      	ldr	r4, [r3, #28]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	7858      	ldrb	r0, [r3, #1]
 8001e8c:	89bb      	ldrh	r3, [r7, #12]
 8001e8e:	7bf9      	ldrb	r1, [r7, #15]
 8001e90:	68ba      	ldr	r2, [r7, #8]
 8001e92:	47a0      	blx	r4
 8001e94:	4603      	mov	r3, r0
 8001e96:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001e98:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	371c      	adds	r7, #28
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd90      	pop	{r4, r7, pc}

08001ea4 <bmi160_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of sensor.
 */
int8_t bmi160_set_regs(uint8_t reg_addr, uint8_t *data, uint16_t len, const struct bmi160_dev *dev)
{
 8001ea4:	b590      	push	{r4, r7, lr}
 8001ea6:	b087      	sub	sp, #28
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60b9      	str	r1, [r7, #8]
 8001eac:	607b      	str	r3, [r7, #4]
 8001eae:	4603      	mov	r3, r0
 8001eb0:	73fb      	strb	r3, [r7, #15]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	81bb      	strh	r3, [r7, #12]
    int8_t rslt = BMI160_OK;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	75fb      	strb	r3, [r7, #23]
    uint8_t count = 0;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	75bb      	strb	r3, [r7, #22]

    /* Null-pointer check */
    if ((dev == NULL) || (dev->write == NULL))
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d003      	beq.n	8001ecc <bmi160_set_regs+0x28>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a1b      	ldr	r3, [r3, #32]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d102      	bne.n	8001ed2 <bmi160_set_regs+0x2e>
    {
        rslt = BMI160_E_NULL_PTR;
 8001ecc:	23ff      	movs	r3, #255	@ 0xff
 8001ece:	75fb      	strb	r3, [r7, #23]
 8001ed0:	e045      	b.n	8001f5e <bmi160_set_regs+0xba>
    }
    else if (len == 0)
 8001ed2:	89bb      	ldrh	r3, [r7, #12]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d102      	bne.n	8001ede <bmi160_set_regs+0x3a>
    {
        rslt = BMI160_E_READ_WRITE_LENGTH_INVALID;
 8001ed8:	23f4      	movs	r3, #244	@ 0xf4
 8001eda:	75fb      	strb	r3, [r7, #23]
 8001edc:	e03f      	b.n	8001f5e <bmi160_set_regs+0xba>
    }
    else
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI160_SPI_INTF)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	789b      	ldrb	r3, [r3, #2]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d103      	bne.n	8001eee <bmi160_set_regs+0x4a>
        {
            reg_addr = (reg_addr & BMI160_SPI_WR_MASK);
 8001ee6:	7bfb      	ldrb	r3, [r7, #15]
 8001ee8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001eec:	73fb      	strb	r3, [r7, #15]
        }

        if ((dev->prev_accel_cfg.power == BMI160_ACCEL_NORMAL_MODE) ||
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	7a1b      	ldrb	r3, [r3, #8]
 8001ef2:	2b11      	cmp	r3, #17
 8001ef4:	d003      	beq.n	8001efe <bmi160_set_regs+0x5a>
            (dev->prev_gyro_cfg.power == BMI160_GYRO_NORMAL_MODE))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	7c1b      	ldrb	r3, [r3, #16]
        if ((dev->prev_accel_cfg.power == BMI160_ACCEL_NORMAL_MODE) ||
 8001efa:	2b15      	cmp	r3, #21
 8001efc:	d124      	bne.n	8001f48 <bmi160_set_regs+0xa4>
        {
            rslt = dev->write(dev->id, reg_addr, data, len);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a1c      	ldr	r4, [r3, #32]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	7858      	ldrb	r0, [r3, #1]
 8001f06:	89bb      	ldrh	r3, [r7, #12]
 8001f08:	7bf9      	ldrb	r1, [r7, #15]
 8001f0a:	68ba      	ldr	r2, [r7, #8]
 8001f0c:	47a0      	blx	r4
 8001f0e:	4603      	mov	r3, r0
 8001f10:	75fb      	strb	r3, [r7, #23]

            /* Kindly refer bmi160 data sheet section 3.2.4 */
            dev->delay_ms(1);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f16:	2001      	movs	r0, #1
 8001f18:	4798      	blx	r3
 8001f1a:	e01a      	b.n	8001f52 <bmi160_set_regs+0xae>
        {
            /*Burst write is not allowed in
             * suspend & low power mode */
            for (; count < len; count++)
            {
                rslt = dev->write(dev->id, reg_addr, &data[count], 1);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a1c      	ldr	r4, [r3, #32]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	7858      	ldrb	r0, [r3, #1]
 8001f24:	7dbb      	ldrb	r3, [r7, #22]
 8001f26:	68ba      	ldr	r2, [r7, #8]
 8001f28:	441a      	add	r2, r3
 8001f2a:	7bf9      	ldrb	r1, [r7, #15]
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	47a0      	blx	r4
 8001f30:	4603      	mov	r3, r0
 8001f32:	75fb      	strb	r3, [r7, #23]
                reg_addr++;
 8001f34:	7bfb      	ldrb	r3, [r7, #15]
 8001f36:	3301      	adds	r3, #1
 8001f38:	73fb      	strb	r3, [r7, #15]

                /* Kindly refer bmi160 data sheet section 3.2.4 */
                dev->delay_ms(1);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f3e:	2001      	movs	r0, #1
 8001f40:	4798      	blx	r3
            for (; count < len; count++)
 8001f42:	7dbb      	ldrb	r3, [r7, #22]
 8001f44:	3301      	adds	r3, #1
 8001f46:	75bb      	strb	r3, [r7, #22]
 8001f48:	7dbb      	ldrb	r3, [r7, #22]
 8001f4a:	b29b      	uxth	r3, r3
 8001f4c:	89ba      	ldrh	r2, [r7, #12]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d8e4      	bhi.n	8001f1c <bmi160_set_regs+0x78>

            }
        }

        if (rslt != BMI160_OK)
 8001f52:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <bmi160_set_regs+0xba>
        {
            rslt = BMI160_E_COM_FAIL;
 8001f5a:	23fe      	movs	r3, #254	@ 0xfe
 8001f5c:	75fb      	strb	r3, [r7, #23]
        }
    }

    return rslt;
 8001f5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	371c      	adds	r7, #28
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd90      	pop	{r4, r7, pc}

08001f6a <bmi160_init>:
 *  @brief This API is the entry point for sensor.It performs
 *  the selection of I2C/SPI read mechanism according to the
 *  selected interface and reads the chip-id of bmi160 sensor.
 */
int8_t bmi160_init(struct bmi160_dev *dev)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b084      	sub	sp, #16
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t data;
    uint8_t try = 3;
 8001f72:	2303      	movs	r3, #3
 8001f74:	73bb      	strb	r3, [r7, #14]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f000 f941 	bl	80021fe <null_ptr_check>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	73fb      	strb	r3, [r7, #15]

    /* Dummy read of 0x7F register to enable SPI Interface
     * if SPI is used */
    if ((rslt == BMI160_OK) && (dev->intf == BMI160_SPI_INTF))
 8001f80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d10c      	bne.n	8001fa2 <bmi160_init+0x38>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	789b      	ldrb	r3, [r3, #2]
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d108      	bne.n	8001fa2 <bmi160_init+0x38>
    {
        rslt = bmi160_get_regs(BMI160_SPI_COMM_TEST_ADDR, &data, 1, dev);
 8001f90:	f107 010d 	add.w	r1, r7, #13
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	207f      	movs	r0, #127	@ 0x7f
 8001f9a:	f7ff ff50 	bl	8001e3e <bmi160_get_regs>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	73fb      	strb	r3, [r7, #15]
    }

    if (rslt == BMI160_OK)
 8001fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d127      	bne.n	8001ffa <bmi160_init+0x90>
    {
        /* Assign chip id as zero */
        dev->chip_id = 0;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	701a      	strb	r2, [r3, #0]

        while ((try--) && (dev->chip_id != BMI160_CHIP_ID))
 8001fb0:	e007      	b.n	8001fc2 <bmi160_init+0x58>
        {
            /* Read chip_id */
            rslt = bmi160_get_regs(BMI160_CHIP_ID_ADDR, &dev->chip_id, 1, dev);
 8001fb2:	6879      	ldr	r1, [r7, #4]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	2000      	movs	r0, #0
 8001fba:	f7ff ff40 	bl	8001e3e <bmi160_get_regs>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	73fb      	strb	r3, [r7, #15]
        while ((try--) && (dev->chip_id != BMI160_CHIP_ID))
 8001fc2:	7bbb      	ldrb	r3, [r7, #14]
 8001fc4:	1e5a      	subs	r2, r3, #1
 8001fc6:	73ba      	strb	r2, [r7, #14]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d003      	beq.n	8001fd4 <bmi160_init+0x6a>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	2bd1      	cmp	r3, #209	@ 0xd1
 8001fd2:	d1ee      	bne.n	8001fb2 <bmi160_init+0x48>
        }

        if ((rslt == BMI160_OK) && (dev->chip_id == BMI160_CHIP_ID))
 8001fd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d10c      	bne.n	8001ff6 <bmi160_init+0x8c>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	2bd1      	cmp	r3, #209	@ 0xd1
 8001fe2:	d108      	bne.n	8001ff6 <bmi160_init+0x8c>
        {
            dev->any_sig_sel = BMI160_BOTH_ANY_SIG_MOTION_DISABLED;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	22ff      	movs	r2, #255	@ 0xff
 8001fe8:	70da      	strb	r2, [r3, #3]

            /* Soft reset */
            rslt = bmi160_soft_reset(dev);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f000 f80b 	bl	8002006 <bmi160_soft_reset>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	73fb      	strb	r3, [r7, #15]
 8001ff4:	e001      	b.n	8001ffa <bmi160_init+0x90>
        }
        else
        {
            rslt = BMI160_E_DEV_NOT_FOUND;
 8001ff6:	23fd      	movs	r3, #253	@ 0xfd
 8001ff8:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8001ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <bmi160_soft_reset>:
/*!
 * @brief This API resets and restarts the device.
 * All register values are overwritten with default parameters.
 */
int8_t bmi160_soft_reset(struct bmi160_dev *dev)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b084      	sub	sp, #16
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t data = BMI160_SOFT_RESET_CMD;
 800200e:	23b6      	movs	r3, #182	@ 0xb6
 8002010:	73bb      	strb	r3, [r7, #14]

    /* Null-pointer check */
    if ((dev == NULL) || (dev->delay_ms == NULL))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d003      	beq.n	8002020 <bmi160_soft_reset+0x1a>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800201c:	2b00      	cmp	r3, #0
 800201e:	d102      	bne.n	8002026 <bmi160_soft_reset+0x20>
    {
        rslt = BMI160_E_NULL_PTR;
 8002020:	23ff      	movs	r3, #255	@ 0xff
 8002022:	73fb      	strb	r3, [r7, #15]
 8002024:	e024      	b.n	8002070 <bmi160_soft_reset+0x6a>
    }
    else
    {
        /* Reset the device */
        rslt = bmi160_set_regs(BMI160_COMMAND_REG_ADDR, &data, 1, dev);
 8002026:	f107 010e 	add.w	r1, r7, #14
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2201      	movs	r2, #1
 800202e:	207e      	movs	r0, #126	@ 0x7e
 8002030:	f7ff ff38 	bl	8001ea4 <bmi160_set_regs>
 8002034:	4603      	mov	r3, r0
 8002036:	73fb      	strb	r3, [r7, #15]
        dev->delay_ms(BMI160_SOFT_RESET_DELAY_MS);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800203c:	2001      	movs	r0, #1
 800203e:	4798      	blx	r3
        if ((rslt == BMI160_OK) && (dev->intf == BMI160_SPI_INTF))
 8002040:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d10c      	bne.n	8002062 <bmi160_soft_reset+0x5c>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	789b      	ldrb	r3, [r3, #2]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d108      	bne.n	8002062 <bmi160_soft_reset+0x5c>
        {
            /* Dummy read of 0x7F register to enable SPI Interface
             * if SPI is used */
            rslt = bmi160_get_regs(BMI160_SPI_COMM_TEST_ADDR, &data, 1, dev);
 8002050:	f107 010e 	add.w	r1, r7, #14
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2201      	movs	r2, #1
 8002058:	207f      	movs	r0, #127	@ 0x7f
 800205a:	f7ff fef0 	bl	8001e3e <bmi160_get_regs>
 800205e:	4603      	mov	r3, r0
 8002060:	73fb      	strb	r3, [r7, #15]
        }

        if (rslt == BMI160_OK)
 8002062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d102      	bne.n	8002070 <bmi160_soft_reset+0x6a>
        {
            /* Update the default parameters */
            default_param_settg(dev);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 f8e7 	bl	800223e <default_param_settg>
        }
    }

    return rslt;
 8002070:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002074:	4618      	mov	r0, r3
 8002076:	3710      	adds	r7, #16
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <bmi160_set_sens_conf>:
/*!
 * @brief This API configures the power mode, range and bandwidth
 * of sensor.
 */
int8_t bmi160_set_sens_conf(struct bmi160_dev *dev)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
    int8_t rslt = BMI160_OK;
 8002084:	2300      	movs	r3, #0
 8002086:	73fb      	strb	r3, [r7, #15]

    /* Null-pointer check */
    if ((dev == NULL) || (dev->delay_ms == NULL))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d003      	beq.n	8002096 <bmi160_set_sens_conf+0x1a>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002092:	2b00      	cmp	r3, #0
 8002094:	d102      	bne.n	800209c <bmi160_set_sens_conf+0x20>
    {
        rslt = BMI160_E_NULL_PTR;
 8002096:	23ff      	movs	r3, #255	@ 0xff
 8002098:	73fb      	strb	r3, [r7, #15]
 800209a:	e01f      	b.n	80020dc <bmi160_set_sens_conf+0x60>
    }
    else
    {
        rslt = set_accel_conf(dev);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 f8f8 	bl	8002292 <set_accel_conf>
 80020a2:	4603      	mov	r3, r0
 80020a4:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 80020a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d116      	bne.n	80020dc <bmi160_set_sens_conf+0x60>
        {
            rslt = set_gyro_conf(dev);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 fa34 	bl	800251c <set_gyro_conf>
 80020b4:	4603      	mov	r3, r0
 80020b6:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 80020b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d10d      	bne.n	80020dc <bmi160_set_sens_conf+0x60>
            {
                /* write power mode for accel and gyro */
                rslt = bmi160_set_power_mode(dev);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 f811 	bl	80020e8 <bmi160_set_power_mode>
 80020c6:	4603      	mov	r3, r0
 80020c8:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMI160_OK)
 80020ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d104      	bne.n	80020dc <bmi160_set_sens_conf+0x60>
                {
                    rslt = check_invalid_settg(dev);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f000 f9ed 	bl	80024b2 <check_invalid_settg>
 80020d8:	4603      	mov	r3, r0
 80020da:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 80020dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3710      	adds	r7, #16
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <bmi160_set_power_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bmi160_set_power_mode(struct bmi160_dev *dev)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
    int8_t rslt = 0;
 80020f0:	2300      	movs	r3, #0
 80020f2:	73fb      	strb	r3, [r7, #15]

    /* Null-pointer check */
    if ((dev == NULL) || (dev->delay_ms == NULL))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d003      	beq.n	8002102 <bmi160_set_power_mode+0x1a>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d102      	bne.n	8002108 <bmi160_set_power_mode+0x20>
    {
        rslt = BMI160_E_NULL_PTR;
 8002102:	23ff      	movs	r3, #255	@ 0xff
 8002104:	73fb      	strb	r3, [r7, #15]
 8002106:	e00d      	b.n	8002124 <bmi160_set_power_mode+0x3c>
    }
    else
    {
        rslt = set_accel_pwr(dev);
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f000 fb11 	bl	8002730 <set_accel_pwr>
 800210e:	4603      	mov	r3, r0
 8002110:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8002112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d104      	bne.n	8002124 <bmi160_set_power_mode+0x3c>
        {
            rslt = set_gyro_pwr(dev);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 fb9f 	bl	800285e <set_gyro_pwr>
 8002120:	4603      	mov	r3, r0
 8002122:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8002124:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <bmi160_get_sensor_data>:
 */
int8_t bmi160_get_sensor_data(uint8_t select_sensor,
                              struct bmi160_sensor_data *accel,
                              struct bmi160_sensor_data *gyro,
                              const struct bmi160_dev *dev)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b086      	sub	sp, #24
 8002134:	af00      	add	r7, sp, #0
 8002136:	60b9      	str	r1, [r7, #8]
 8002138:	607a      	str	r2, [r7, #4]
 800213a:	603b      	str	r3, [r7, #0]
 800213c:	4603      	mov	r3, r0
 800213e:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BMI160_OK;
 8002140:	2300      	movs	r3, #0
 8002142:	75fb      	strb	r3, [r7, #23]
    uint8_t time_sel;
    uint8_t sen_sel;
    uint8_t len = 0;
 8002144:	2300      	movs	r3, #0
 8002146:	75bb      	strb	r3, [r7, #22]

    /*Extract the sensor  and time select information*/
    sen_sel = select_sensor & BMI160_SEN_SEL_MASK;
 8002148:	7bfb      	ldrb	r3, [r7, #15]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	757b      	strb	r3, [r7, #21]
    time_sel = ((sen_sel & BMI160_TIME_SEL) >> 2);
 8002150:	7d7b      	ldrb	r3, [r7, #21]
 8002152:	109b      	asrs	r3, r3, #2
 8002154:	b2db      	uxtb	r3, r3
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	753b      	strb	r3, [r7, #20]
    sen_sel = sen_sel & (BMI160_ACCEL_SEL | BMI160_GYRO_SEL);
 800215c:	7d7b      	ldrb	r3, [r7, #21]
 800215e:	f003 0303 	and.w	r3, r3, #3
 8002162:	757b      	strb	r3, [r7, #21]
    if (time_sel == 1)
 8002164:	7d3b      	ldrb	r3, [r7, #20]
 8002166:	2b01      	cmp	r3, #1
 8002168:	d101      	bne.n	800216e <bmi160_get_sensor_data+0x3e>
    {
        len = 3;
 800216a:	2303      	movs	r3, #3
 800216c:	75bb      	strb	r3, [r7, #22]
    }

    /* Null-pointer check */
    if (dev != NULL)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d03c      	beq.n	80021ee <bmi160_get_sensor_data+0xbe>
    {
        switch (sen_sel)
 8002174:	7d7b      	ldrb	r3, [r7, #21]
 8002176:	2b03      	cmp	r3, #3
 8002178:	d024      	beq.n	80021c4 <bmi160_get_sensor_data+0x94>
 800217a:	2b03      	cmp	r3, #3
 800217c:	dc34      	bgt.n	80021e8 <bmi160_get_sensor_data+0xb8>
 800217e:	2b01      	cmp	r3, #1
 8002180:	d002      	beq.n	8002188 <bmi160_get_sensor_data+0x58>
 8002182:	2b02      	cmp	r3, #2
 8002184:	d00f      	beq.n	80021a6 <bmi160_get_sensor_data+0x76>
 8002186:	e02f      	b.n	80021e8 <bmi160_get_sensor_data+0xb8>
        {
            case BMI160_ACCEL_ONLY:

                /* Null-pointer check */
                if (accel == NULL)
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d102      	bne.n	8002194 <bmi160_get_sensor_data+0x64>
                {
                    rslt = BMI160_E_NULL_PTR;
 800218e:	23ff      	movs	r3, #255	@ 0xff
 8002190:	75fb      	strb	r3, [r7, #23]
                else
                {
                    rslt = get_accel_data(len, accel, dev);
                }

                break;
 8002192:	e02e      	b.n	80021f2 <bmi160_get_sensor_data+0xc2>
                    rslt = get_accel_data(len, accel, dev);
 8002194:	7dbb      	ldrb	r3, [r7, #22]
 8002196:	683a      	ldr	r2, [r7, #0]
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	4618      	mov	r0, r3
 800219c:	f000 fba3 	bl	80028e6 <get_accel_data>
 80021a0:	4603      	mov	r3, r0
 80021a2:	75fb      	strb	r3, [r7, #23]
                break;
 80021a4:	e025      	b.n	80021f2 <bmi160_get_sensor_data+0xc2>
            case BMI160_GYRO_ONLY:

                /* Null-pointer check */
                if (gyro == NULL)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d102      	bne.n	80021b2 <bmi160_get_sensor_data+0x82>
                {
                    rslt = BMI160_E_NULL_PTR;
 80021ac:	23ff      	movs	r3, #255	@ 0xff
 80021ae:	75fb      	strb	r3, [r7, #23]
                else
                {
                    rslt = get_gyro_data(len, gyro, dev);
                }

                break;
 80021b0:	e01f      	b.n	80021f2 <bmi160_get_sensor_data+0xc2>
                    rslt = get_gyro_data(len, gyro, dev);
 80021b2:	7dbb      	ldrb	r3, [r7, #22]
 80021b4:	683a      	ldr	r2, [r7, #0]
 80021b6:	6879      	ldr	r1, [r7, #4]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f000 fc60 	bl	8002a7e <get_gyro_data>
 80021be:	4603      	mov	r3, r0
 80021c0:	75fb      	strb	r3, [r7, #23]
                break;
 80021c2:	e016      	b.n	80021f2 <bmi160_get_sensor_data+0xc2>
            case BMI160_BOTH_ACCEL_AND_GYRO:

                /* Null-pointer check */
                if ((gyro == NULL) || (accel == NULL))
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d002      	beq.n	80021d0 <bmi160_get_sensor_data+0xa0>
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d102      	bne.n	80021d6 <bmi160_get_sensor_data+0xa6>
                {
                    rslt = BMI160_E_NULL_PTR;
 80021d0:	23ff      	movs	r3, #255	@ 0xff
 80021d2:	75fb      	strb	r3, [r7, #23]
                else
                {
                    rslt = get_accel_gyro_data(len, accel, gyro, dev);
                }

                break;
 80021d4:	e00d      	b.n	80021f2 <bmi160_get_sensor_data+0xc2>
                    rslt = get_accel_gyro_data(len, accel, gyro, dev);
 80021d6:	7db8      	ldrb	r0, [r7, #22]
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	68b9      	ldr	r1, [r7, #8]
 80021de:	f000 fd9c 	bl	8002d1a <get_accel_gyro_data>
 80021e2:	4603      	mov	r3, r0
 80021e4:	75fb      	strb	r3, [r7, #23]
                break;
 80021e6:	e004      	b.n	80021f2 <bmi160_get_sensor_data+0xc2>
            default:
                rslt = BMI160_E_INVALID_INPUT;
 80021e8:	23fb      	movs	r3, #251	@ 0xfb
 80021ea:	75fb      	strb	r3, [r7, #23]
                break;
 80021ec:	e001      	b.n	80021f2 <bmi160_get_sensor_data+0xc2>
        }
    }
    else
    {
        rslt = BMI160_E_NULL_PTR;
 80021ee:	23ff      	movs	r3, #255	@ 0xff
 80021f0:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80021f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3718      	adds	r7, #24
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi160_dev *dev)
{
 80021fe:	b480      	push	{r7}
 8002200:	b085      	sub	sp, #20
 8002202:	af00      	add	r7, sp, #0
 8002204:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d00b      	beq.n	8002224 <null_ptr_check+0x26>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	69db      	ldr	r3, [r3, #28]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d007      	beq.n	8002224 <null_ptr_check+0x26>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a1b      	ldr	r3, [r3, #32]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d003      	beq.n	8002224 <null_ptr_check+0x26>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002220:	2b00      	cmp	r3, #0
 8002222:	d102      	bne.n	800222a <null_ptr_check+0x2c>
    {
        rslt = BMI160_E_NULL_PTR;
 8002224:	23ff      	movs	r3, #255	@ 0xff
 8002226:	73fb      	strb	r3, [r7, #15]
 8002228:	e001      	b.n	800222e <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMI160_OK;
 800222a:	2300      	movs	r3, #0
 800222c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800222e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002232:	4618      	mov	r0, r3
 8002234:	3714      	adds	r7, #20
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr

0800223e <default_param_settg>:
/*!
 * @brief This API sets the default configuration parameters of accel & gyro.
 * Also maintain the previous state of configurations.
 */
static void default_param_settg(struct bmi160_dev *dev)
{
 800223e:	b480      	push	{r7}
 8002240:	b083      	sub	sp, #12
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
    /* Initializing accel and gyro params with
     * default values */
    dev->accel_cfg.bw = BMI160_ACCEL_BW_NORMAL_AVG4;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2202      	movs	r2, #2
 800224a:	71da      	strb	r2, [r3, #7]
    dev->accel_cfg.odr = BMI160_ACCEL_ODR_100HZ;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2208      	movs	r2, #8
 8002250:	715a      	strb	r2, [r3, #5]
    dev->accel_cfg.power = BMI160_ACCEL_SUSPEND_MODE;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2210      	movs	r2, #16
 8002256:	711a      	strb	r2, [r3, #4]
    dev->accel_cfg.range = BMI160_ACCEL_RANGE_2G;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2203      	movs	r2, #3
 800225c:	719a      	strb	r2, [r3, #6]
    dev->gyro_cfg.bw = BMI160_GYRO_BW_NORMAL_MODE;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2202      	movs	r2, #2
 8002262:	73da      	strb	r2, [r3, #15]
    dev->gyro_cfg.odr = BMI160_GYRO_ODR_100HZ;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2208      	movs	r2, #8
 8002268:	735a      	strb	r2, [r3, #13]
    dev->gyro_cfg.power = BMI160_GYRO_SUSPEND_MODE;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2214      	movs	r2, #20
 800226e:	731a      	strb	r2, [r3, #12]
    dev->gyro_cfg.range = BMI160_GYRO_RANGE_2000_DPS;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	739a      	strb	r2, [r3, #14]

    /* To maintain the previous state of accel configuration */
    dev->prev_accel_cfg = dev->accel_cfg;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	687a      	ldr	r2, [r7, #4]
 800227a:	6852      	ldr	r2, [r2, #4]
 800227c:	609a      	str	r2, [r3, #8]

    /* To maintain the previous state of gyro configuration */
    dev->prev_gyro_cfg = dev->gyro_cfg;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	68d2      	ldr	r2, [r2, #12]
 8002284:	611a      	str	r2, [r3, #16]
}
 8002286:	bf00      	nop
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr

08002292 <set_accel_conf>:

/*!
 * @brief This API set the accel configuration.
 */
static int8_t set_accel_conf(struct bmi160_dev *dev)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b084      	sub	sp, #16
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t data[2] = { 0 };
 800229a:	2300      	movs	r3, #0
 800229c:	81bb      	strh	r3, [r7, #12]

    rslt = check_accel_config(data, dev);
 800229e:	f107 030c 	add.w	r3, r7, #12
 80022a2:	6879      	ldr	r1, [r7, #4]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f000 f833 	bl	8002310 <check_accel_config>
 80022aa:	4603      	mov	r3, r0
 80022ac:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80022ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d126      	bne.n	8002304 <set_accel_conf+0x72>
    {
        /* Write output data rate and bandwidth */
        rslt = bmi160_set_regs(BMI160_ACCEL_CONFIG_ADDR, &data[0], 1, dev);
 80022b6:	f107 010c 	add.w	r1, r7, #12
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2201      	movs	r2, #1
 80022be:	2040      	movs	r0, #64	@ 0x40
 80022c0:	f7ff fdf0 	bl	8001ea4 <bmi160_set_regs>
 80022c4:	4603      	mov	r3, r0
 80022c6:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 80022c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d119      	bne.n	8002304 <set_accel_conf+0x72>
        {
            dev->prev_accel_cfg.odr = dev->accel_cfg.odr;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	795a      	ldrb	r2, [r3, #5]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	725a      	strb	r2, [r3, #9]
            dev->prev_accel_cfg.bw = dev->accel_cfg.bw;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	79da      	ldrb	r2, [r3, #7]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	72da      	strb	r2, [r3, #11]

            /* write accel range */
            rslt = bmi160_set_regs(BMI160_ACCEL_RANGE_ADDR, &data[1], 1, dev);
 80022e0:	f107 030c 	add.w	r3, r7, #12
 80022e4:	1c59      	adds	r1, r3, #1
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2201      	movs	r2, #1
 80022ea:	2041      	movs	r0, #65	@ 0x41
 80022ec:	f7ff fdda 	bl	8001ea4 <bmi160_set_regs>
 80022f0:	4603      	mov	r3, r0
 80022f2:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 80022f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d103      	bne.n	8002304 <set_accel_conf+0x72>
            {
                dev->prev_accel_cfg.range = dev->accel_cfg.range;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	799a      	ldrb	r2, [r3, #6]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	729a      	strb	r2, [r3, #10]
            }
        }
    }

    return rslt;
 8002304:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002308:	4618      	mov	r0, r3
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <check_accel_config>:

/*!
 * @brief This API check the accel configuration.
 */
static int8_t check_accel_config(uint8_t *data, const struct bmi160_dev *dev)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* read accel Output data rate and bandwidth */
    rslt = bmi160_get_regs(BMI160_ACCEL_CONFIG_ADDR, data, 2, dev);
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	2202      	movs	r2, #2
 800231e:	6879      	ldr	r1, [r7, #4]
 8002320:	2040      	movs	r0, #64	@ 0x40
 8002322:	f7ff fd8c 	bl	8001e3e <bmi160_get_regs>
 8002326:	4603      	mov	r3, r0
 8002328:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 800232a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d11b      	bne.n	800236a <check_accel_config+0x5a>
    {
        rslt = process_accel_odr(&data[0], dev);
 8002332:	6839      	ldr	r1, [r7, #0]
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f000 f81e 	bl	8002376 <process_accel_odr>
 800233a:	4603      	mov	r3, r0
 800233c:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 800233e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d111      	bne.n	800236a <check_accel_config+0x5a>
        {
            rslt = process_accel_bw(&data[0], dev);
 8002346:	6839      	ldr	r1, [r7, #0]
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f000 f848 	bl	80023de <process_accel_bw>
 800234e:	4603      	mov	r3, r0
 8002350:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 8002352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d107      	bne.n	800236a <check_accel_config+0x5a>
            {
                rslt = process_accel_range(&data[1], dev);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	3301      	adds	r3, #1
 800235e:	6839      	ldr	r1, [r7, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f000 f872 	bl	800244a <process_accel_range>
 8002366:	4603      	mov	r3, r0
 8002368:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800236a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800236e:	4618      	mov	r0, r3
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <process_accel_odr>:

/*!
 * @brief This API process the accel odr.
 */
static int8_t process_accel_odr(uint8_t *data, const struct bmi160_dev *dev)
{
 8002376:	b480      	push	{r7}
 8002378:	b085      	sub	sp, #20
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
 800237e:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8002380:	2300      	movs	r3, #0
 8002382:	73fb      	strb	r3, [r7, #15]
    uint8_t temp = 0;
 8002384:	2300      	movs	r3, #0
 8002386:	73bb      	strb	r3, [r7, #14]
    uint8_t odr = 0;
 8002388:	2300      	movs	r3, #0
 800238a:	737b      	strb	r3, [r7, #13]

    if (dev->accel_cfg.odr <= BMI160_ACCEL_ODR_1600HZ)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	795b      	ldrb	r3, [r3, #5]
 8002390:	2b0c      	cmp	r3, #12
 8002392:	d81a      	bhi.n	80023ca <process_accel_odr+0x54>
    {
        if (dev->accel_cfg.odr != dev->prev_accel_cfg.odr)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	795a      	ldrb	r2, [r3, #5]
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	7a5b      	ldrb	r3, [r3, #9]
 800239c:	429a      	cmp	r2, r3
 800239e:	d016      	beq.n	80023ce <process_accel_odr+0x58>
        {
            odr = (uint8_t)dev->accel_cfg.odr;
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	795b      	ldrb	r3, [r3, #5]
 80023a4:	737b      	strb	r3, [r7, #13]
            temp = *data & ~BMI160_ACCEL_ODR_MASK;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	f023 030f 	bic.w	r3, r3, #15
 80023ae:	73bb      	strb	r3, [r7, #14]

            /* Adding output data rate */
            *data = temp | (odr & BMI160_ACCEL_ODR_MASK);
 80023b0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80023b4:	f003 030f 	and.w	r3, r3, #15
 80023b8:	b25a      	sxtb	r2, r3
 80023ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80023be:	4313      	orrs	r3, r2
 80023c0:	b25b      	sxtb	r3, r3
 80023c2:	b2da      	uxtb	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	701a      	strb	r2, [r3, #0]
 80023c8:	e001      	b.n	80023ce <process_accel_odr+0x58>
        }
    }
    else
    {
        rslt = BMI160_E_OUT_OF_RANGE;
 80023ca:	23fc      	movs	r3, #252	@ 0xfc
 80023cc:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80023ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3714      	adds	r7, #20
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr

080023de <process_accel_bw>:

/*!
 * @brief This API process the accel bandwidth.
 */
static int8_t process_accel_bw(uint8_t *data, const struct bmi160_dev *dev)
{
 80023de:	b480      	push	{r7}
 80023e0:	b085      	sub	sp, #20
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
 80023e6:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 80023e8:	2300      	movs	r3, #0
 80023ea:	73fb      	strb	r3, [r7, #15]
    uint8_t temp = 0;
 80023ec:	2300      	movs	r3, #0
 80023ee:	73bb      	strb	r3, [r7, #14]
    uint8_t bw = 0;
 80023f0:	2300      	movs	r3, #0
 80023f2:	737b      	strb	r3, [r7, #13]

    if (dev->accel_cfg.bw <= BMI160_ACCEL_BW_RES_AVG128)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	79db      	ldrb	r3, [r3, #7]
 80023f8:	2b07      	cmp	r3, #7
 80023fa:	d81c      	bhi.n	8002436 <process_accel_bw+0x58>
    {
        if (dev->accel_cfg.bw != dev->prev_accel_cfg.bw)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	79da      	ldrb	r2, [r3, #7]
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	7adb      	ldrb	r3, [r3, #11]
 8002404:	429a      	cmp	r2, r3
 8002406:	d018      	beq.n	800243a <process_accel_bw+0x5c>
        {
            bw = (uint8_t)dev->accel_cfg.bw;
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	79db      	ldrb	r3, [r3, #7]
 800240c:	737b      	strb	r3, [r7, #13]
            temp = *data & ~BMI160_ACCEL_BW_MASK;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002416:	73bb      	strb	r3, [r7, #14]

            /* Adding bandwidth */
            *data = temp | ((bw << 4) & BMI160_ACCEL_BW_MASK);
 8002418:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800241c:	011b      	lsls	r3, r3, #4
 800241e:	b25b      	sxtb	r3, r3
 8002420:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002424:	b25a      	sxtb	r2, r3
 8002426:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800242a:	4313      	orrs	r3, r2
 800242c:	b25b      	sxtb	r3, r3
 800242e:	b2da      	uxtb	r2, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	701a      	strb	r2, [r3, #0]
 8002434:	e001      	b.n	800243a <process_accel_bw+0x5c>
        }
    }
    else
    {
        rslt = BMI160_E_OUT_OF_RANGE;
 8002436:	23fc      	movs	r3, #252	@ 0xfc
 8002438:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800243a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800243e:	4618      	mov	r0, r3
 8002440:	3714      	adds	r7, #20
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr

0800244a <process_accel_range>:

/*!
 * @brief This API process the accel range.
 */
static int8_t process_accel_range(uint8_t *data, const struct bmi160_dev *dev)
{
 800244a:	b480      	push	{r7}
 800244c:	b085      	sub	sp, #20
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
 8002452:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8002454:	2300      	movs	r3, #0
 8002456:	73fb      	strb	r3, [r7, #15]
    uint8_t temp = 0;
 8002458:	2300      	movs	r3, #0
 800245a:	73bb      	strb	r3, [r7, #14]
    uint8_t range = 0;
 800245c:	2300      	movs	r3, #0
 800245e:	737b      	strb	r3, [r7, #13]

    if (dev->accel_cfg.range <= BMI160_ACCEL_RANGE_16G)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	799b      	ldrb	r3, [r3, #6]
 8002464:	2b0c      	cmp	r3, #12
 8002466:	d81a      	bhi.n	800249e <process_accel_range+0x54>
    {
        if (dev->accel_cfg.range != dev->prev_accel_cfg.range)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	799a      	ldrb	r2, [r3, #6]
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	7a9b      	ldrb	r3, [r3, #10]
 8002470:	429a      	cmp	r2, r3
 8002472:	d016      	beq.n	80024a2 <process_accel_range+0x58>
        {
            range = (uint8_t)dev->accel_cfg.range;
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	799b      	ldrb	r3, [r3, #6]
 8002478:	737b      	strb	r3, [r7, #13]
            temp = *data & ~BMI160_ACCEL_RANGE_MASK;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	f023 030f 	bic.w	r3, r3, #15
 8002482:	73bb      	strb	r3, [r7, #14]

            /* Adding range */
            *data = temp | (range & BMI160_ACCEL_RANGE_MASK);
 8002484:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002488:	f003 030f 	and.w	r3, r3, #15
 800248c:	b25a      	sxtb	r2, r3
 800248e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002492:	4313      	orrs	r3, r2
 8002494:	b25b      	sxtb	r3, r3
 8002496:	b2da      	uxtb	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	701a      	strb	r2, [r3, #0]
 800249c:	e001      	b.n	80024a2 <process_accel_range+0x58>
        }
    }
    else
    {
        rslt = BMI160_E_OUT_OF_RANGE;
 800249e:	23fc      	movs	r3, #252	@ 0xfc
 80024a0:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80024a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3714      	adds	r7, #20
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr

080024b2 <check_invalid_settg>:
/*!
 * @brief This API checks the invalid settings for ODR & Bw for
 * Accel and Gyro.
 */
static int8_t check_invalid_settg(const struct bmi160_dev *dev)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	b084      	sub	sp, #16
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t data = 0;
 80024ba:	2300      	movs	r3, #0
 80024bc:	73bb      	strb	r3, [r7, #14]

    /* read the error reg */
    rslt = bmi160_get_regs(BMI160_ERROR_REG_ADDR, &data, 1, dev);
 80024be:	f107 010e 	add.w	r1, r7, #14
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2201      	movs	r2, #1
 80024c6:	2002      	movs	r0, #2
 80024c8:	f7ff fcb9 	bl	8001e3e <bmi160_get_regs>
 80024cc:	4603      	mov	r3, r0
 80024ce:	73fb      	strb	r3, [r7, #15]
    data = data >> 1;
 80024d0:	7bbb      	ldrb	r3, [r7, #14]
 80024d2:	085b      	lsrs	r3, r3, #1
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	73bb      	strb	r3, [r7, #14]
    data = data & BMI160_ERR_REG_MASK;
 80024d8:	7bbb      	ldrb	r3, [r7, #14]
 80024da:	f003 030f 	and.w	r3, r3, #15
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	73bb      	strb	r3, [r7, #14]
    if (data == 1)
 80024e2:	7bbb      	ldrb	r3, [r7, #14]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d102      	bne.n	80024ee <check_invalid_settg+0x3c>
    {
        rslt = BMI160_E_ACCEL_ODR_BW_INVALID;
 80024e8:	23fa      	movs	r3, #250	@ 0xfa
 80024ea:	73fb      	strb	r3, [r7, #15]
 80024ec:	e010      	b.n	8002510 <check_invalid_settg+0x5e>
    }
    else if (data == 2)
 80024ee:	7bbb      	ldrb	r3, [r7, #14]
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d102      	bne.n	80024fa <check_invalid_settg+0x48>
    {
        rslt = BMI160_E_GYRO_ODR_BW_INVALID;
 80024f4:	23f9      	movs	r3, #249	@ 0xf9
 80024f6:	73fb      	strb	r3, [r7, #15]
 80024f8:	e00a      	b.n	8002510 <check_invalid_settg+0x5e>
    }
    else if (data == 3)
 80024fa:	7bbb      	ldrb	r3, [r7, #14]
 80024fc:	2b03      	cmp	r3, #3
 80024fe:	d102      	bne.n	8002506 <check_invalid_settg+0x54>
    {
        rslt = BMI160_E_LWP_PRE_FLTR_INT_INVALID;
 8002500:	23f8      	movs	r3, #248	@ 0xf8
 8002502:	73fb      	strb	r3, [r7, #15]
 8002504:	e004      	b.n	8002510 <check_invalid_settg+0x5e>
    }
    else if (data == 7)
 8002506:	7bbb      	ldrb	r3, [r7, #14]
 8002508:	2b07      	cmp	r3, #7
 800250a:	d101      	bne.n	8002510 <check_invalid_settg+0x5e>
    {
        rslt = BMI160_E_LWP_PRE_FLTR_INVALID;
 800250c:	23f7      	movs	r3, #247	@ 0xf7
 800250e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002510:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002514:	4618      	mov	r0, r3
 8002516:	3710      	adds	r7, #16
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <set_gyro_conf>:
static int8_t set_gyro_conf(struct bmi160_dev *dev)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t data[2] = { 0 };
 8002524:	2300      	movs	r3, #0
 8002526:	81bb      	strh	r3, [r7, #12]

    rslt = check_gyro_config(data, dev);
 8002528:	f107 030c 	add.w	r3, r7, #12
 800252c:	6879      	ldr	r1, [r7, #4]
 800252e:	4618      	mov	r0, r3
 8002530:	f000 f833 	bl	800259a <check_gyro_config>
 8002534:	4603      	mov	r3, r0
 8002536:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8002538:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d126      	bne.n	800258e <set_gyro_conf+0x72>
    {
        /* Write output data rate and bandwidth */
        rslt = bmi160_set_regs(BMI160_GYRO_CONFIG_ADDR, &data[0], 1, dev);
 8002540:	f107 010c 	add.w	r1, r7, #12
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	2042      	movs	r0, #66	@ 0x42
 800254a:	f7ff fcab 	bl	8001ea4 <bmi160_set_regs>
 800254e:	4603      	mov	r3, r0
 8002550:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8002552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d119      	bne.n	800258e <set_gyro_conf+0x72>
        {
            dev->prev_gyro_cfg.odr = dev->gyro_cfg.odr;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	7b5a      	ldrb	r2, [r3, #13]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	745a      	strb	r2, [r3, #17]
            dev->prev_gyro_cfg.bw = dev->gyro_cfg.bw;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	7bda      	ldrb	r2, [r3, #15]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	74da      	strb	r2, [r3, #19]

            /* Write gyro range */
            rslt = bmi160_set_regs(BMI160_GYRO_RANGE_ADDR, &data[1], 1, dev);
 800256a:	f107 030c 	add.w	r3, r7, #12
 800256e:	1c59      	adds	r1, r3, #1
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	2043      	movs	r0, #67	@ 0x43
 8002576:	f7ff fc95 	bl	8001ea4 <bmi160_set_regs>
 800257a:	4603      	mov	r3, r0
 800257c:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 800257e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d103      	bne.n	800258e <set_gyro_conf+0x72>
            {
                dev->prev_gyro_cfg.range = dev->gyro_cfg.range;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	7b9a      	ldrb	r2, [r3, #14]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	749a      	strb	r2, [r3, #18]
            }
        }
    }

    return rslt;
 800258e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002592:	4618      	mov	r0, r3
 8002594:	3710      	adds	r7, #16
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <check_gyro_config>:

/*!
 * @brief This API check the gyro configuration.
 */
static int8_t check_gyro_config(uint8_t *data, const struct bmi160_dev *dev)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b084      	sub	sp, #16
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
 80025a2:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* read gyro Output data rate and bandwidth */
    rslt = bmi160_get_regs(BMI160_GYRO_CONFIG_ADDR, data, 2, dev);
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	2202      	movs	r2, #2
 80025a8:	6879      	ldr	r1, [r7, #4]
 80025aa:	2042      	movs	r0, #66	@ 0x42
 80025ac:	f7ff fc47 	bl	8001e3e <bmi160_get_regs>
 80025b0:	4603      	mov	r3, r0
 80025b2:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80025b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d11b      	bne.n	80025f4 <check_gyro_config+0x5a>
    {
        rslt = process_gyro_odr(&data[0], dev);
 80025bc:	6839      	ldr	r1, [r7, #0]
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f000 f81e 	bl	8002600 <process_gyro_odr>
 80025c4:	4603      	mov	r3, r0
 80025c6:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 80025c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d111      	bne.n	80025f4 <check_gyro_config+0x5a>
        {
            rslt = process_gyro_bw(&data[0], dev);
 80025d0:	6839      	ldr	r1, [r7, #0]
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f000 f848 	bl	8002668 <process_gyro_bw>
 80025d8:	4603      	mov	r3, r0
 80025da:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 80025dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d107      	bne.n	80025f4 <check_gyro_config+0x5a>
            {
                rslt = process_gyro_range(&data[1], dev);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	3301      	adds	r3, #1
 80025e8:	6839      	ldr	r1, [r7, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f000 f86c 	bl	80026c8 <process_gyro_range>
 80025f0:	4603      	mov	r3, r0
 80025f2:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80025f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3710      	adds	r7, #16
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <process_gyro_odr>:

/*!
 * @brief This API process the gyro odr.
 */
static int8_t process_gyro_odr(uint8_t *data, const struct bmi160_dev *dev)
{
 8002600:	b480      	push	{r7}
 8002602:	b085      	sub	sp, #20
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 800260a:	2300      	movs	r3, #0
 800260c:	73fb      	strb	r3, [r7, #15]
    uint8_t temp = 0;
 800260e:	2300      	movs	r3, #0
 8002610:	73bb      	strb	r3, [r7, #14]
    uint8_t odr = 0;
 8002612:	2300      	movs	r3, #0
 8002614:	737b      	strb	r3, [r7, #13]

    if (dev->gyro_cfg.odr <= BMI160_GYRO_ODR_3200HZ)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	7b5b      	ldrb	r3, [r3, #13]
 800261a:	2b0d      	cmp	r3, #13
 800261c:	d81a      	bhi.n	8002654 <process_gyro_odr+0x54>
    {
        if (dev->gyro_cfg.odr != dev->prev_gyro_cfg.odr)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	7b5a      	ldrb	r2, [r3, #13]
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	7c5b      	ldrb	r3, [r3, #17]
 8002626:	429a      	cmp	r2, r3
 8002628:	d016      	beq.n	8002658 <process_gyro_odr+0x58>
        {
            odr = (uint8_t)dev->gyro_cfg.odr;
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	7b5b      	ldrb	r3, [r3, #13]
 800262e:	737b      	strb	r3, [r7, #13]
            temp = (*data & ~BMI160_GYRO_ODR_MASK);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	f023 030f 	bic.w	r3, r3, #15
 8002638:	73bb      	strb	r3, [r7, #14]

            /* Adding output data rate */
            *data = temp | (odr & BMI160_GYRO_ODR_MASK);
 800263a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800263e:	f003 030f 	and.w	r3, r3, #15
 8002642:	b25a      	sxtb	r2, r3
 8002644:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002648:	4313      	orrs	r3, r2
 800264a:	b25b      	sxtb	r3, r3
 800264c:	b2da      	uxtb	r2, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	701a      	strb	r2, [r3, #0]
 8002652:	e001      	b.n	8002658 <process_gyro_odr+0x58>
        }
    }
    else
    {
        rslt = BMI160_E_OUT_OF_RANGE;
 8002654:	23fc      	movs	r3, #252	@ 0xfc
 8002656:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002658:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800265c:	4618      	mov	r0, r3
 800265e:	3714      	adds	r7, #20
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <process_gyro_bw>:

/*!
 * @brief This API process the gyro bandwidth.
 */
static int8_t process_gyro_bw(uint8_t *data, const struct bmi160_dev *dev)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8002672:	2300      	movs	r3, #0
 8002674:	73fb      	strb	r3, [r7, #15]
    uint8_t temp = 0;
 8002676:	2300      	movs	r3, #0
 8002678:	73bb      	strb	r3, [r7, #14]
    uint8_t bw = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	737b      	strb	r3, [r7, #13]

    if (dev->gyro_cfg.bw <= BMI160_GYRO_BW_NORMAL_MODE)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	7bdb      	ldrb	r3, [r3, #15]
 8002682:	2b02      	cmp	r3, #2
 8002684:	d816      	bhi.n	80026b4 <process_gyro_bw+0x4c>
    {
        bw = (uint8_t)dev->gyro_cfg.bw;
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	7bdb      	ldrb	r3, [r3, #15]
 800268a:	737b      	strb	r3, [r7, #13]
        temp = *data & ~BMI160_GYRO_BW_MASK;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002694:	73bb      	strb	r3, [r7, #14]

        /* Adding bandwidth */
        *data = temp | ((bw << 4) & BMI160_GYRO_BW_MASK);
 8002696:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800269a:	011b      	lsls	r3, r3, #4
 800269c:	b25b      	sxtb	r3, r3
 800269e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80026a2:	b25a      	sxtb	r2, r3
 80026a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	b25b      	sxtb	r3, r3
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	701a      	strb	r2, [r3, #0]
 80026b2:	e001      	b.n	80026b8 <process_gyro_bw+0x50>
    }
    else
    {
        rslt = BMI160_E_OUT_OF_RANGE;
 80026b4:	23fc      	movs	r3, #252	@ 0xfc
 80026b6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80026b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3714      	adds	r7, #20
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <process_gyro_range>:

/*!
 * @brief This API process the gyro range.
 */
static int8_t process_gyro_range(uint8_t *data, const struct bmi160_dev *dev)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 80026d2:	2300      	movs	r3, #0
 80026d4:	73fb      	strb	r3, [r7, #15]
    uint8_t temp = 0;
 80026d6:	2300      	movs	r3, #0
 80026d8:	73bb      	strb	r3, [r7, #14]
    uint8_t range = 0;
 80026da:	2300      	movs	r3, #0
 80026dc:	737b      	strb	r3, [r7, #13]

    if (dev->gyro_cfg.range <= BMI160_GYRO_RANGE_125_DPS)
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	7b9b      	ldrb	r3, [r3, #14]
 80026e2:	2b04      	cmp	r3, #4
 80026e4:	d81a      	bhi.n	800271c <process_gyro_range+0x54>
    {
        if (dev->gyro_cfg.range != dev->prev_gyro_cfg.range)
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	7b9a      	ldrb	r2, [r3, #14]
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	7c9b      	ldrb	r3, [r3, #18]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d016      	beq.n	8002720 <process_gyro_range+0x58>
        {
            range = (uint8_t)dev->gyro_cfg.range;
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	7b9b      	ldrb	r3, [r3, #14]
 80026f6:	737b      	strb	r3, [r7, #13]
            temp = *data & ~BMI160_GYRO_RANGE_MASK;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	f023 0307 	bic.w	r3, r3, #7
 8002700:	73bb      	strb	r3, [r7, #14]

            /* Adding range */
            *data = temp | (range & BMI160_GYRO_RANGE_MASK);
 8002702:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002706:	f003 0307 	and.w	r3, r3, #7
 800270a:	b25a      	sxtb	r2, r3
 800270c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002710:	4313      	orrs	r3, r2
 8002712:	b25b      	sxtb	r3, r3
 8002714:	b2da      	uxtb	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	701a      	strb	r2, [r3, #0]
 800271a:	e001      	b.n	8002720 <process_gyro_range+0x58>
        }
    }
    else
    {
        rslt = BMI160_E_OUT_OF_RANGE;
 800271c:	23fc      	movs	r3, #252	@ 0xfc
 800271e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002720:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002724:	4618      	mov	r0, r3
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <set_accel_pwr>:

/*!
 * @brief This API sets the accel power.
 */
static int8_t set_accel_pwr(struct bmi160_dev *dev)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
    int8_t rslt = 0;
 8002738:	2300      	movs	r3, #0
 800273a:	73fb      	strb	r3, [r7, #15]
    uint8_t data = 0;
 800273c:	2300      	movs	r3, #0
 800273e:	73bb      	strb	r3, [r7, #14]

    if ((dev->accel_cfg.power >= BMI160_ACCEL_SUSPEND_MODE) && (dev->accel_cfg.power <= BMI160_ACCEL_LOWPOWER_MODE))
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	791b      	ldrb	r3, [r3, #4]
 8002744:	2b0f      	cmp	r3, #15
 8002746:	d92b      	bls.n	80027a0 <set_accel_pwr+0x70>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	791b      	ldrb	r3, [r3, #4]
 800274c:	2b12      	cmp	r3, #18
 800274e:	d827      	bhi.n	80027a0 <set_accel_pwr+0x70>
    {
        if (dev->accel_cfg.power != dev->prev_accel_cfg.power)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	791a      	ldrb	r2, [r3, #4]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	7a1b      	ldrb	r3, [r3, #8]
 8002758:	429a      	cmp	r2, r3
 800275a:	d024      	beq.n	80027a6 <set_accel_pwr+0x76>
        {
            rslt = process_under_sampling(&data, dev);
 800275c:	f107 030e 	add.w	r3, r7, #14
 8002760:	6879      	ldr	r1, [r7, #4]
 8002762:	4618      	mov	r0, r3
 8002764:	f000 f826 	bl	80027b4 <process_under_sampling>
 8002768:	4603      	mov	r3, r0
 800276a:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 800276c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d118      	bne.n	80027a6 <set_accel_pwr+0x76>
            {
                /* Write accel power */
                rslt = bmi160_set_regs(BMI160_COMMAND_REG_ADDR, &dev->accel_cfg.power, 1, dev);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	1d19      	adds	r1, r3, #4
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	207e      	movs	r0, #126	@ 0x7e
 800277e:	f7ff fb91 	bl	8001ea4 <bmi160_set_regs>
 8002782:	4603      	mov	r3, r0
 8002784:	73fb      	strb	r3, [r7, #15]

                /* Add delay of 3.8 ms - refer data sheet table 24*/
                if (dev->prev_accel_cfg.power == BMI160_ACCEL_SUSPEND_MODE)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	7a1b      	ldrb	r3, [r3, #8]
 800278a:	2b10      	cmp	r3, #16
 800278c:	d103      	bne.n	8002796 <set_accel_pwr+0x66>
                {
                    dev->delay_ms(BMI160_ACCEL_DELAY_MS);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002792:	2005      	movs	r0, #5
 8002794:	4798      	blx	r3
                }

                dev->prev_accel_cfg.power = dev->accel_cfg.power;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	791a      	ldrb	r2, [r3, #4]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	721a      	strb	r2, [r3, #8]
        if (dev->accel_cfg.power != dev->prev_accel_cfg.power)
 800279e:	e002      	b.n	80027a6 <set_accel_pwr+0x76>
            }
        }
    }
    else
    {
        rslt = BMI160_E_INVALID_CONFIG;
 80027a0:	23f3      	movs	r3, #243	@ 0xf3
 80027a2:	73fb      	strb	r3, [r7, #15]
 80027a4:	e000      	b.n	80027a8 <set_accel_pwr+0x78>
        if (dev->accel_cfg.power != dev->prev_accel_cfg.power)
 80027a6:	bf00      	nop
    }

    return rslt;
 80027a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <process_under_sampling>:

/*!
 * @brief This API process the undersampling setting of Accel.
 */
static int8_t process_under_sampling(uint8_t *data, const struct bmi160_dev *dev)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp = 0;
 80027be:	2300      	movs	r3, #0
 80027c0:	73bb      	strb	r3, [r7, #14]
    uint8_t pre_filter[2] = { 0 };
 80027c2:	2300      	movs	r3, #0
 80027c4:	81bb      	strh	r3, [r7, #12]

    rslt = bmi160_get_regs(BMI160_ACCEL_CONFIG_ADDR, data, 1, dev);
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	2201      	movs	r2, #1
 80027ca:	6879      	ldr	r1, [r7, #4]
 80027cc:	2040      	movs	r0, #64	@ 0x40
 80027ce:	f7ff fb36 	bl	8001e3e <bmi160_get_regs>
 80027d2:	4603      	mov	r3, r0
 80027d4:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80027d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d139      	bne.n	8002852 <process_under_sampling+0x9e>
    {
        if (dev->accel_cfg.power == BMI160_ACCEL_LOWPOWER_MODE)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	791b      	ldrb	r3, [r3, #4]
 80027e2:	2b12      	cmp	r3, #18
 80027e4:	d120      	bne.n	8002828 <process_under_sampling+0x74>
        {
            temp = *data & ~BMI160_ACCEL_UNDERSAMPLING_MASK;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027ee:	73bb      	strb	r3, [r7, #14]

            /* Set under-sampling parameter */
            *data = temp | ((1 << 7) & BMI160_ACCEL_UNDERSAMPLING_MASK);
 80027f0:	7bbb      	ldrb	r3, [r7, #14]
 80027f2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80027f6:	b2da      	uxtb	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	701a      	strb	r2, [r3, #0]

            /* Write data */
            rslt = bmi160_set_regs(BMI160_ACCEL_CONFIG_ADDR, data, 1, dev);
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	2201      	movs	r2, #1
 8002800:	6879      	ldr	r1, [r7, #4]
 8002802:	2040      	movs	r0, #64	@ 0x40
 8002804:	f7ff fb4e 	bl	8001ea4 <bmi160_set_regs>
 8002808:	4603      	mov	r3, r0
 800280a:	73fb      	strb	r3, [r7, #15]

            /* Disable the pre-filter data in low power mode */
            if (rslt == BMI160_OK)
 800280c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d11e      	bne.n	8002852 <process_under_sampling+0x9e>
            {
                /* Disable the Pre-filter data*/
                rslt = bmi160_set_regs(BMI160_INT_DATA_0_ADDR, pre_filter, 2, dev);
 8002814:	f107 010c 	add.w	r1, r7, #12
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	2202      	movs	r2, #2
 800281c:	2058      	movs	r0, #88	@ 0x58
 800281e:	f7ff fb41 	bl	8001ea4 <bmi160_set_regs>
 8002822:	4603      	mov	r3, r0
 8002824:	73fb      	strb	r3, [r7, #15]
 8002826:	e014      	b.n	8002852 <process_under_sampling+0x9e>
            }
        }
        else if (*data & BMI160_ACCEL_UNDERSAMPLING_MASK)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	b25b      	sxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	da0f      	bge.n	8002852 <process_under_sampling+0x9e>
        {
            temp = *data & ~BMI160_ACCEL_UNDERSAMPLING_MASK;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800283a:	73bb      	strb	r3, [r7, #14]

            /* Disable under-sampling parameter if already enabled */
            *data = temp;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	7bba      	ldrb	r2, [r7, #14]
 8002840:	701a      	strb	r2, [r3, #0]

            /* Write data */
            rslt = bmi160_set_regs(BMI160_ACCEL_CONFIG_ADDR, data, 1, dev);
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	2201      	movs	r2, #1
 8002846:	6879      	ldr	r1, [r7, #4]
 8002848:	2040      	movs	r0, #64	@ 0x40
 800284a:	f7ff fb2b 	bl	8001ea4 <bmi160_set_regs>
 800284e:	4603      	mov	r3, r0
 8002850:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8002852:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002856:	4618      	mov	r0, r3
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <set_gyro_pwr>:

/*!
 * @brief This API sets the gyro power mode.
 */
static int8_t set_gyro_pwr(struct bmi160_dev *dev)
{
 800285e:	b580      	push	{r7, lr}
 8002860:	b084      	sub	sp, #16
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]
    int8_t rslt = 0;
 8002866:	2300      	movs	r3, #0
 8002868:	73fb      	strb	r3, [r7, #15]

    if ((dev->gyro_cfg.power == BMI160_GYRO_SUSPEND_MODE) || (dev->gyro_cfg.power == BMI160_GYRO_NORMAL_MODE) ||
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	7b1b      	ldrb	r3, [r3, #12]
 800286e:	2b14      	cmp	r3, #20
 8002870:	d007      	beq.n	8002882 <set_gyro_pwr+0x24>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	7b1b      	ldrb	r3, [r3, #12]
 8002876:	2b15      	cmp	r3, #21
 8002878:	d003      	beq.n	8002882 <set_gyro_pwr+0x24>
        (dev->gyro_cfg.power == BMI160_GYRO_FASTSTARTUP_MODE))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	7b1b      	ldrb	r3, [r3, #12]
    if ((dev->gyro_cfg.power == BMI160_GYRO_SUSPEND_MODE) || (dev->gyro_cfg.power == BMI160_GYRO_NORMAL_MODE) ||
 800287e:	2b17      	cmp	r3, #23
 8002880:	d129      	bne.n	80028d6 <set_gyro_pwr+0x78>
    {
        if (dev->gyro_cfg.power != dev->prev_gyro_cfg.power)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	7b1a      	ldrb	r2, [r3, #12]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	7c1b      	ldrb	r3, [r3, #16]
 800288a:	429a      	cmp	r2, r3
 800288c:	d025      	beq.n	80028da <set_gyro_pwr+0x7c>
        {
            /* Write gyro power */
            rslt = bmi160_set_regs(BMI160_COMMAND_REG_ADDR, &dev->gyro_cfg.power, 1, dev);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f103 010c 	add.w	r1, r3, #12
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	207e      	movs	r0, #126	@ 0x7e
 800289a:	f7ff fb03 	bl	8001ea4 <bmi160_set_regs>
 800289e:	4603      	mov	r3, r0
 80028a0:	73fb      	strb	r3, [r7, #15]
            if (dev->prev_gyro_cfg.power == BMI160_GYRO_SUSPEND_MODE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	7c1b      	ldrb	r3, [r3, #16]
 80028a6:	2b14      	cmp	r3, #20
 80028a8:	d104      	bne.n	80028b4 <set_gyro_pwr+0x56>
            {
                /* Delay of 80 ms - datasheet Table 24 */
                dev->delay_ms(BMI160_GYRO_DELAY_MS);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ae:	2050      	movs	r0, #80	@ 0x50
 80028b0:	4798      	blx	r3
 80028b2:	e00b      	b.n	80028cc <set_gyro_pwr+0x6e>
            }
            else if ((dev->prev_gyro_cfg.power == BMI160_GYRO_FASTSTARTUP_MODE) &&
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	7c1b      	ldrb	r3, [r3, #16]
 80028b8:	2b17      	cmp	r3, #23
 80028ba:	d107      	bne.n	80028cc <set_gyro_pwr+0x6e>
                     (dev->gyro_cfg.power == BMI160_GYRO_NORMAL_MODE))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	7b1b      	ldrb	r3, [r3, #12]
            else if ((dev->prev_gyro_cfg.power == BMI160_GYRO_FASTSTARTUP_MODE) &&
 80028c0:	2b15      	cmp	r3, #21
 80028c2:	d103      	bne.n	80028cc <set_gyro_pwr+0x6e>
            {
                /* This delay is required for transition from
                 * fast-startup mode to normal mode - datasheet Table 3 */
                dev->delay_ms(10);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c8:	200a      	movs	r0, #10
 80028ca:	4798      	blx	r3
            else
            {
                /* do nothing */
            }

            dev->prev_gyro_cfg.power = dev->gyro_cfg.power;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	7b1a      	ldrb	r2, [r3, #12]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	741a      	strb	r2, [r3, #16]
        if (dev->gyro_cfg.power != dev->prev_gyro_cfg.power)
 80028d4:	e001      	b.n	80028da <set_gyro_pwr+0x7c>
        }
    }
    else
    {
        rslt = BMI160_E_INVALID_CONFIG;
 80028d6:	23f3      	movs	r3, #243	@ 0xf3
 80028d8:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80028da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <get_accel_data>:
/*!
 * @brief This API reads accel data along with sensor time if time is requested
 * by user. Kindly refer the user guide(README.md) for more info.
 */
static int8_t get_accel_data(uint8_t len, struct bmi160_sensor_data *accel, const struct bmi160_dev *dev)
{
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b08c      	sub	sp, #48	@ 0x30
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	4603      	mov	r3, r0
 80028ee:	60b9      	str	r1, [r7, #8]
 80028f0:	607a      	str	r2, [r7, #4]
 80028f2:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t idx = 0;
 80028f4:	2300      	movs	r3, #0
 80028f6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint8_t data_array[9] = { 0 };
 80028fa:	f107 0314 	add.w	r3, r7, #20
 80028fe:	2200      	movs	r2, #0
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	605a      	str	r2, [r3, #4]
 8002904:	721a      	strb	r2, [r3, #8]
    uint8_t time_0 = 0;
 8002906:	2300      	movs	r3, #0
 8002908:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t time_1 = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint32_t time_2 = 0;
 8002910:	2300      	movs	r3, #0
 8002912:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t lsb;
    uint8_t msb;
    int16_t msblsb;

    /* read accel sensor data along with time if requested */
    rslt = bmi160_get_regs(BMI160_ACCEL_DATA_ADDR, data_array, 6 + len, dev);
 8002914:	7bfb      	ldrb	r3, [r7, #15]
 8002916:	b29b      	uxth	r3, r3
 8002918:	3306      	adds	r3, #6
 800291a:	b29a      	uxth	r2, r3
 800291c:	f107 0114 	add.w	r1, r7, #20
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2012      	movs	r0, #18
 8002924:	f7ff fa8b 	bl	8001e3e <bmi160_get_regs>
 8002928:	4603      	mov	r3, r0
 800292a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (rslt == BMI160_OK)
 800292e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002932:	2b00      	cmp	r3, #0
 8002934:	f040 809a 	bne.w	8002a6c <get_accel_data+0x186>
    {
        /* Accel Data */
        lsb = data_array[idx++];
 8002938:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800293c:	1c5a      	adds	r2, r3, #1
 800293e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002942:	3330      	adds	r3, #48	@ 0x30
 8002944:	443b      	add	r3, r7
 8002946:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800294a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 800294e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002952:	1c5a      	adds	r2, r3, #1
 8002954:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002958:	3330      	adds	r3, #48	@ 0x30
 800295a:	443b      	add	r3, r7
 800295c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002960:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8002964:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002968:	b21b      	sxth	r3, r3
 800296a:	021b      	lsls	r3, r3, #8
 800296c:	b21a      	sxth	r2, r3
 800296e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002972:	b21b      	sxth	r3, r3
 8002974:	4313      	orrs	r3, r2
 8002976:	843b      	strh	r3, [r7, #32]
        accel->x = msblsb; /* Data in X axis */
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	8c3a      	ldrh	r2, [r7, #32]
 800297c:	801a      	strh	r2, [r3, #0]
        lsb = data_array[idx++];
 800297e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002982:	1c5a      	adds	r2, r3, #1
 8002984:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002988:	3330      	adds	r3, #48	@ 0x30
 800298a:	443b      	add	r3, r7
 800298c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002990:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8002994:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002998:	1c5a      	adds	r2, r3, #1
 800299a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800299e:	3330      	adds	r3, #48	@ 0x30
 80029a0:	443b      	add	r3, r7
 80029a2:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80029a6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 80029aa:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80029ae:	b21b      	sxth	r3, r3
 80029b0:	021b      	lsls	r3, r3, #8
 80029b2:	b21a      	sxth	r2, r3
 80029b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80029b8:	b21b      	sxth	r3, r3
 80029ba:	4313      	orrs	r3, r2
 80029bc:	843b      	strh	r3, [r7, #32]
        accel->y = msblsb; /* Data in Y axis */
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	8c3a      	ldrh	r2, [r7, #32]
 80029c2:	805a      	strh	r2, [r3, #2]
        lsb = data_array[idx++];
 80029c4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80029c8:	1c5a      	adds	r2, r3, #1
 80029ca:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80029ce:	3330      	adds	r3, #48	@ 0x30
 80029d0:	443b      	add	r3, r7
 80029d2:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80029d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 80029da:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80029de:	1c5a      	adds	r2, r3, #1
 80029e0:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80029e4:	3330      	adds	r3, #48	@ 0x30
 80029e6:	443b      	add	r3, r7
 80029e8:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80029ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 80029f0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80029f4:	b21b      	sxth	r3, r3
 80029f6:	021b      	lsls	r3, r3, #8
 80029f8:	b21a      	sxth	r2, r3
 80029fa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80029fe:	b21b      	sxth	r3, r3
 8002a00:	4313      	orrs	r3, r2
 8002a02:	843b      	strh	r3, [r7, #32]
        accel->z = msblsb; /* Data in Z axis */
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	8c3a      	ldrh	r2, [r7, #32]
 8002a08:	809a      	strh	r2, [r3, #4]
        if (len == 3)
 8002a0a:	7bfb      	ldrb	r3, [r7, #15]
 8002a0c:	2b03      	cmp	r3, #3
 8002a0e:	d129      	bne.n	8002a64 <get_accel_data+0x17e>
        {
            time_0 = data_array[idx++];
 8002a10:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002a14:	1c5a      	adds	r2, r3, #1
 8002a16:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002a1a:	3330      	adds	r3, #48	@ 0x30
 8002a1c:	443b      	add	r3, r7
 8002a1e:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002a22:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
            time_1 = (uint16_t)(data_array[idx++] << 8);
 8002a26:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002a2a:	1c5a      	adds	r2, r3, #1
 8002a2c:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002a30:	3330      	adds	r3, #48	@ 0x30
 8002a32:	443b      	add	r3, r7
 8002a34:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002a38:	021b      	lsls	r3, r3, #8
 8002a3a:	857b      	strh	r3, [r7, #42]	@ 0x2a
            time_2 = (uint32_t)(data_array[idx++] << 16);
 8002a3c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002a40:	1c5a      	adds	r2, r3, #1
 8002a42:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002a46:	3330      	adds	r3, #48	@ 0x30
 8002a48:	443b      	add	r3, r7
 8002a4a:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002a4e:	041b      	lsls	r3, r3, #16
 8002a50:	627b      	str	r3, [r7, #36]	@ 0x24
            accel->sensortime = (uint32_t)(time_2 | time_1 | time_0);
 8002a52:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8002a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a56:	431a      	orrs	r2, r3
 8002a58:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002a5c:	431a      	orrs	r2, r3
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	609a      	str	r2, [r3, #8]
 8002a62:	e006      	b.n	8002a72 <get_accel_data+0x18c>
        }
        else
        {
            accel->sensortime = 0;
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	2200      	movs	r2, #0
 8002a68:	609a      	str	r2, [r3, #8]
 8002a6a:	e002      	b.n	8002a72 <get_accel_data+0x18c>
        }
    }
    else
    {
        rslt = BMI160_E_COM_FAIL;
 8002a6c:	23fe      	movs	r3, #254	@ 0xfe
 8002a6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return rslt;
 8002a72:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3730      	adds	r7, #48	@ 0x30
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <get_gyro_data>:
/*!
 * @brief This API reads accel data along with sensor time if time is requested
 * by user. Kindly refer the user guide(README.md) for more info.
 */
static int8_t get_gyro_data(uint8_t len, struct bmi160_sensor_data *gyro, const struct bmi160_dev *dev)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b08c      	sub	sp, #48	@ 0x30
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	4603      	mov	r3, r0
 8002a86:	60b9      	str	r1, [r7, #8]
 8002a88:	607a      	str	r2, [r7, #4]
 8002a8a:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t idx = 0;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint8_t data_array[15] = { 0 };
 8002a92:	f107 0310 	add.w	r3, r7, #16
 8002a96:	2200      	movs	r2, #0
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	605a      	str	r2, [r3, #4]
 8002a9c:	609a      	str	r2, [r3, #8]
 8002a9e:	f8c3 200b 	str.w	r2, [r3, #11]
    uint8_t time_0 = 0;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t time_1 = 0;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint32_t time_2 = 0;
 8002aac:	2300      	movs	r3, #0
 8002aae:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t lsb;
    uint8_t msb;
    int16_t msblsb;

    if (len == 0)
 8002ab0:	7bfb      	ldrb	r3, [r7, #15]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d17e      	bne.n	8002bb4 <get_gyro_data+0x136>
    {
        /* read gyro data only */
        rslt = bmi160_get_regs(BMI160_GYRO_DATA_ADDR, data_array, 6, dev);
 8002ab6:	f107 0110 	add.w	r1, r7, #16
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2206      	movs	r2, #6
 8002abe:	200c      	movs	r0, #12
 8002ac0:	f7ff f9bd 	bl	8001e3e <bmi160_get_regs>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (rslt == BMI160_OK)
 8002aca:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d16c      	bne.n	8002bac <get_gyro_data+0x12e>
        {
            /* Gyro Data */
            lsb = data_array[idx++];
 8002ad2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002ad6:	1c5a      	adds	r2, r3, #1
 8002ad8:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002adc:	3330      	adds	r3, #48	@ 0x30
 8002ade:	443b      	add	r3, r7
 8002ae0:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002ae4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            msb = data_array[idx++];
 8002ae8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002aec:	1c5a      	adds	r2, r3, #1
 8002aee:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002af2:	3330      	adds	r3, #48	@ 0x30
 8002af4:	443b      	add	r3, r7
 8002af6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002afa:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            msblsb = (int16_t)((msb << 8) | lsb);
 8002afe:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002b02:	b21b      	sxth	r3, r3
 8002b04:	021b      	lsls	r3, r3, #8
 8002b06:	b21a      	sxth	r2, r3
 8002b08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002b0c:	b21b      	sxth	r3, r3
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	843b      	strh	r3, [r7, #32]
            gyro->x = msblsb; /* Data in X axis */
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	8c3a      	ldrh	r2, [r7, #32]
 8002b16:	801a      	strh	r2, [r3, #0]
            lsb = data_array[idx++];
 8002b18:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002b1c:	1c5a      	adds	r2, r3, #1
 8002b1e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002b22:	3330      	adds	r3, #48	@ 0x30
 8002b24:	443b      	add	r3, r7
 8002b26:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            msb = data_array[idx++];
 8002b2e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002b32:	1c5a      	adds	r2, r3, #1
 8002b34:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002b38:	3330      	adds	r3, #48	@ 0x30
 8002b3a:	443b      	add	r3, r7
 8002b3c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002b40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            msblsb = (int16_t)((msb << 8) | lsb);
 8002b44:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002b48:	b21b      	sxth	r3, r3
 8002b4a:	021b      	lsls	r3, r3, #8
 8002b4c:	b21a      	sxth	r2, r3
 8002b4e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002b52:	b21b      	sxth	r3, r3
 8002b54:	4313      	orrs	r3, r2
 8002b56:	843b      	strh	r3, [r7, #32]
            gyro->y = msblsb; /* Data in Y axis */
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	8c3a      	ldrh	r2, [r7, #32]
 8002b5c:	805a      	strh	r2, [r3, #2]
            lsb = data_array[idx++];
 8002b5e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002b62:	1c5a      	adds	r2, r3, #1
 8002b64:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002b68:	3330      	adds	r3, #48	@ 0x30
 8002b6a:	443b      	add	r3, r7
 8002b6c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002b70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            msb = data_array[idx++];
 8002b74:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002b78:	1c5a      	adds	r2, r3, #1
 8002b7a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002b7e:	3330      	adds	r3, #48	@ 0x30
 8002b80:	443b      	add	r3, r7
 8002b82:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002b86:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            msblsb = (int16_t)((msb << 8) | lsb);
 8002b8a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002b8e:	b21b      	sxth	r3, r3
 8002b90:	021b      	lsls	r3, r3, #8
 8002b92:	b21a      	sxth	r2, r3
 8002b94:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002b98:	b21b      	sxth	r3, r3
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	843b      	strh	r3, [r7, #32]
            gyro->z = msblsb; /* Data in Z axis */
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	8c3a      	ldrh	r2, [r7, #32]
 8002ba2:	809a      	strh	r2, [r3, #4]
            gyro->sensortime = 0;
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	609a      	str	r2, [r3, #8]
 8002baa:	e0b0      	b.n	8002d0e <get_gyro_data+0x290>
        }
        else
        {
            rslt = BMI160_E_COM_FAIL;
 8002bac:	23fe      	movs	r3, #254	@ 0xfe
 8002bae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002bb2:	e0ac      	b.n	8002d0e <get_gyro_data+0x290>
        }
    }
    else
    {
        /* read gyro sensor data along with time */
        rslt = bmi160_get_regs(BMI160_GYRO_DATA_ADDR, data_array, 12 + len, dev);
 8002bb4:	7bfb      	ldrb	r3, [r7, #15]
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	330c      	adds	r3, #12
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	f107 0110 	add.w	r1, r7, #16
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	200c      	movs	r0, #12
 8002bc4:	f7ff f93b 	bl	8001e3e <bmi160_get_regs>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (rslt == BMI160_OK)
 8002bce:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f040 8098 	bne.w	8002d08 <get_gyro_data+0x28a>
        {
            /* Gyro Data */
            lsb = data_array[idx++];
 8002bd8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002bdc:	1c5a      	adds	r2, r3, #1
 8002bde:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002be2:	3330      	adds	r3, #48	@ 0x30
 8002be4:	443b      	add	r3, r7
 8002be6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002bea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            msb = data_array[idx++];
 8002bee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002bf2:	1c5a      	adds	r2, r3, #1
 8002bf4:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002bf8:	3330      	adds	r3, #48	@ 0x30
 8002bfa:	443b      	add	r3, r7
 8002bfc:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002c00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            msblsb = (int16_t)((msb << 8) | lsb);
 8002c04:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002c08:	b21b      	sxth	r3, r3
 8002c0a:	021b      	lsls	r3, r3, #8
 8002c0c:	b21a      	sxth	r2, r3
 8002c0e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002c12:	b21b      	sxth	r3, r3
 8002c14:	4313      	orrs	r3, r2
 8002c16:	843b      	strh	r3, [r7, #32]
            gyro->x = msblsb; /* gyro X axis data */
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	8c3a      	ldrh	r2, [r7, #32]
 8002c1c:	801a      	strh	r2, [r3, #0]
            lsb = data_array[idx++];
 8002c1e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002c22:	1c5a      	adds	r2, r3, #1
 8002c24:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002c28:	3330      	adds	r3, #48	@ 0x30
 8002c2a:	443b      	add	r3, r7
 8002c2c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002c30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            msb = data_array[idx++];
 8002c34:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002c38:	1c5a      	adds	r2, r3, #1
 8002c3a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002c3e:	3330      	adds	r3, #48	@ 0x30
 8002c40:	443b      	add	r3, r7
 8002c42:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002c46:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            msblsb = (int16_t)((msb << 8) | lsb);
 8002c4a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002c4e:	b21b      	sxth	r3, r3
 8002c50:	021b      	lsls	r3, r3, #8
 8002c52:	b21a      	sxth	r2, r3
 8002c54:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002c58:	b21b      	sxth	r3, r3
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	843b      	strh	r3, [r7, #32]
            gyro->y = msblsb; /* gyro Y axis data */
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	8c3a      	ldrh	r2, [r7, #32]
 8002c62:	805a      	strh	r2, [r3, #2]
            lsb = data_array[idx++];
 8002c64:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002c68:	1c5a      	adds	r2, r3, #1
 8002c6a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002c6e:	3330      	adds	r3, #48	@ 0x30
 8002c70:	443b      	add	r3, r7
 8002c72:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002c76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            msb = data_array[idx++];
 8002c7a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002c7e:	1c5a      	adds	r2, r3, #1
 8002c80:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002c84:	3330      	adds	r3, #48	@ 0x30
 8002c86:	443b      	add	r3, r7
 8002c88:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002c8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            msblsb = (int16_t)((msb << 8) | lsb);
 8002c90:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002c94:	b21b      	sxth	r3, r3
 8002c96:	021b      	lsls	r3, r3, #8
 8002c98:	b21a      	sxth	r2, r3
 8002c9a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002c9e:	b21b      	sxth	r3, r3
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	843b      	strh	r3, [r7, #32]
            gyro->z = msblsb; /* gyro Z axis data */
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	8c3a      	ldrh	r2, [r7, #32]
 8002ca8:	809a      	strh	r2, [r3, #4]
            idx = idx + 6;
 8002caa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002cae:	3306      	adds	r3, #6
 8002cb0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            time_0 = data_array[idx++];
 8002cb4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002cb8:	1c5a      	adds	r2, r3, #1
 8002cba:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002cbe:	3330      	adds	r3, #48	@ 0x30
 8002cc0:	443b      	add	r3, r7
 8002cc2:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002cc6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
            time_1 = (uint16_t)(data_array[idx++] << 8);
 8002cca:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002cce:	1c5a      	adds	r2, r3, #1
 8002cd0:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002cd4:	3330      	adds	r3, #48	@ 0x30
 8002cd6:	443b      	add	r3, r7
 8002cd8:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002cdc:	021b      	lsls	r3, r3, #8
 8002cde:	857b      	strh	r3, [r7, #42]	@ 0x2a
            time_2 = (uint32_t)(data_array[idx++] << 16);
 8002ce0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002ce4:	1c5a      	adds	r2, r3, #1
 8002ce6:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002cea:	3330      	adds	r3, #48	@ 0x30
 8002cec:	443b      	add	r3, r7
 8002cee:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002cf2:	041b      	lsls	r3, r3, #16
 8002cf4:	627b      	str	r3, [r7, #36]	@ 0x24
            gyro->sensortime = (uint32_t)(time_2 | time_1 | time_0);
 8002cf6:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8002cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cfa:	431a      	orrs	r2, r3
 8002cfc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002d00:	431a      	orrs	r2, r3
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	609a      	str	r2, [r3, #8]
 8002d06:	e002      	b.n	8002d0e <get_gyro_data+0x290>
        }
        else
        {
            rslt = BMI160_E_COM_FAIL;
 8002d08:	23fe      	movs	r3, #254	@ 0xfe
 8002d0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }
    }

    return rslt;
 8002d0e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3730      	adds	r7, #48	@ 0x30
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <get_accel_gyro_data>:
 */
static int8_t get_accel_gyro_data(uint8_t len,
                                  struct bmi160_sensor_data *accel,
                                  struct bmi160_sensor_data *gyro,
                                  const struct bmi160_dev *dev)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b08c      	sub	sp, #48	@ 0x30
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
 8002d24:	603b      	str	r3, [r7, #0]
 8002d26:	4603      	mov	r3, r0
 8002d28:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t idx = 0;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint8_t data_array[15] = { 0 };
 8002d30:	f107 0310 	add.w	r3, r7, #16
 8002d34:	2200      	movs	r2, #0
 8002d36:	601a      	str	r2, [r3, #0]
 8002d38:	605a      	str	r2, [r3, #4]
 8002d3a:	609a      	str	r2, [r3, #8]
 8002d3c:	f8c3 200b 	str.w	r2, [r3, #11]
    uint8_t time_0 = 0;
 8002d40:	2300      	movs	r3, #0
 8002d42:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t time_1 = 0;
 8002d46:	2300      	movs	r3, #0
 8002d48:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint32_t time_2 = 0;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t msb;
    int16_t msblsb;

    /* read both accel and gyro sensor data
     * along with time if requested */
    rslt = bmi160_get_regs(BMI160_GYRO_DATA_ADDR, data_array, 12 + len, dev);
 8002d4e:	7bfb      	ldrb	r3, [r7, #15]
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	330c      	adds	r3, #12
 8002d54:	b29a      	uxth	r2, r3
 8002d56:	f107 0110 	add.w	r1, r7, #16
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	200c      	movs	r0, #12
 8002d5e:	f7ff f86e 	bl	8001e3e <bmi160_get_regs>
 8002d62:	4603      	mov	r3, r0
 8002d64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (rslt == BMI160_OK)
 8002d68:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f040 810e 	bne.w	8002f8e <get_accel_gyro_data+0x274>
    {
        /* Gyro Data */
        lsb = data_array[idx++];
 8002d72:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002d76:	1c5a      	adds	r2, r3, #1
 8002d78:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002d7c:	3330      	adds	r3, #48	@ 0x30
 8002d7e:	443b      	add	r3, r7
 8002d80:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002d84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8002d88:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002d8c:	1c5a      	adds	r2, r3, #1
 8002d8e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002d92:	3330      	adds	r3, #48	@ 0x30
 8002d94:	443b      	add	r3, r7
 8002d96:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002d9a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8002d9e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002da2:	b21b      	sxth	r3, r3
 8002da4:	021b      	lsls	r3, r3, #8
 8002da6:	b21a      	sxth	r2, r3
 8002da8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002dac:	b21b      	sxth	r3, r3
 8002dae:	4313      	orrs	r3, r2
 8002db0:	843b      	strh	r3, [r7, #32]
        gyro->x = msblsb; /* gyro X axis data */
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	8c3a      	ldrh	r2, [r7, #32]
 8002db6:	801a      	strh	r2, [r3, #0]
        lsb = data_array[idx++];
 8002db8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002dbc:	1c5a      	adds	r2, r3, #1
 8002dbe:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002dc2:	3330      	adds	r3, #48	@ 0x30
 8002dc4:	443b      	add	r3, r7
 8002dc6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002dca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8002dce:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002dd2:	1c5a      	adds	r2, r3, #1
 8002dd4:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002dd8:	3330      	adds	r3, #48	@ 0x30
 8002dda:	443b      	add	r3, r7
 8002ddc:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002de0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8002de4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002de8:	b21b      	sxth	r3, r3
 8002dea:	021b      	lsls	r3, r3, #8
 8002dec:	b21a      	sxth	r2, r3
 8002dee:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002df2:	b21b      	sxth	r3, r3
 8002df4:	4313      	orrs	r3, r2
 8002df6:	843b      	strh	r3, [r7, #32]
        gyro->y = msblsb; /* gyro Y axis data */
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	8c3a      	ldrh	r2, [r7, #32]
 8002dfc:	805a      	strh	r2, [r3, #2]
        lsb = data_array[idx++];
 8002dfe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002e02:	1c5a      	adds	r2, r3, #1
 8002e04:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002e08:	3330      	adds	r3, #48	@ 0x30
 8002e0a:	443b      	add	r3, r7
 8002e0c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002e10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8002e14:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002e18:	1c5a      	adds	r2, r3, #1
 8002e1a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002e1e:	3330      	adds	r3, #48	@ 0x30
 8002e20:	443b      	add	r3, r7
 8002e22:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002e26:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8002e2a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002e2e:	b21b      	sxth	r3, r3
 8002e30:	021b      	lsls	r3, r3, #8
 8002e32:	b21a      	sxth	r2, r3
 8002e34:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002e38:	b21b      	sxth	r3, r3
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	843b      	strh	r3, [r7, #32]
        gyro->z = msblsb; /* gyro Z axis data */
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	8c3a      	ldrh	r2, [r7, #32]
 8002e42:	809a      	strh	r2, [r3, #4]
        /* Accel Data */
        lsb = data_array[idx++];
 8002e44:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002e48:	1c5a      	adds	r2, r3, #1
 8002e4a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002e4e:	3330      	adds	r3, #48	@ 0x30
 8002e50:	443b      	add	r3, r7
 8002e52:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002e56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8002e5a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002e5e:	1c5a      	adds	r2, r3, #1
 8002e60:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002e64:	3330      	adds	r3, #48	@ 0x30
 8002e66:	443b      	add	r3, r7
 8002e68:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002e6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8002e70:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002e74:	b21b      	sxth	r3, r3
 8002e76:	021b      	lsls	r3, r3, #8
 8002e78:	b21a      	sxth	r2, r3
 8002e7a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002e7e:	b21b      	sxth	r3, r3
 8002e80:	4313      	orrs	r3, r2
 8002e82:	843b      	strh	r3, [r7, #32]
        accel->x = (int16_t)msblsb; /* accel X axis data */
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	8c3a      	ldrh	r2, [r7, #32]
 8002e88:	801a      	strh	r2, [r3, #0]
        lsb = data_array[idx++];
 8002e8a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002e8e:	1c5a      	adds	r2, r3, #1
 8002e90:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002e94:	3330      	adds	r3, #48	@ 0x30
 8002e96:	443b      	add	r3, r7
 8002e98:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002e9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8002ea0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002ea4:	1c5a      	adds	r2, r3, #1
 8002ea6:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002eaa:	3330      	adds	r3, #48	@ 0x30
 8002eac:	443b      	add	r3, r7
 8002eae:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002eb2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8002eb6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002eba:	b21b      	sxth	r3, r3
 8002ebc:	021b      	lsls	r3, r3, #8
 8002ebe:	b21a      	sxth	r2, r3
 8002ec0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002ec4:	b21b      	sxth	r3, r3
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	843b      	strh	r3, [r7, #32]
        accel->y = (int16_t)msblsb; /* accel Y axis data */
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	8c3a      	ldrh	r2, [r7, #32]
 8002ece:	805a      	strh	r2, [r3, #2]
        lsb = data_array[idx++];
 8002ed0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002ed4:	1c5a      	adds	r2, r3, #1
 8002ed6:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002eda:	3330      	adds	r3, #48	@ 0x30
 8002edc:	443b      	add	r3, r7
 8002ede:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8002ee6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002eea:	1c5a      	adds	r2, r3, #1
 8002eec:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002ef0:	3330      	adds	r3, #48	@ 0x30
 8002ef2:	443b      	add	r3, r7
 8002ef4:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002ef8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8002efc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002f00:	b21b      	sxth	r3, r3
 8002f02:	021b      	lsls	r3, r3, #8
 8002f04:	b21a      	sxth	r2, r3
 8002f06:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002f0a:	b21b      	sxth	r3, r3
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	843b      	strh	r3, [r7, #32]
        accel->z = (int16_t)msblsb; /* accel Z axis data */
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	8c3a      	ldrh	r2, [r7, #32]
 8002f14:	809a      	strh	r2, [r3, #4]
        if (len == 3)
 8002f16:	7bfb      	ldrb	r3, [r7, #15]
 8002f18:	2b03      	cmp	r3, #3
 8002f1a:	d131      	bne.n	8002f80 <get_accel_gyro_data+0x266>
        {
            time_0 = data_array[idx++];
 8002f1c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f20:	1c5a      	adds	r2, r3, #1
 8002f22:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002f26:	3330      	adds	r3, #48	@ 0x30
 8002f28:	443b      	add	r3, r7
 8002f2a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002f2e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
            time_1 = (uint16_t)(data_array[idx++] << 8);
 8002f32:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f36:	1c5a      	adds	r2, r3, #1
 8002f38:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002f3c:	3330      	adds	r3, #48	@ 0x30
 8002f3e:	443b      	add	r3, r7
 8002f40:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002f44:	021b      	lsls	r3, r3, #8
 8002f46:	857b      	strh	r3, [r7, #42]	@ 0x2a
            time_2 = (uint32_t)(data_array[idx++] << 16);
 8002f48:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f4c:	1c5a      	adds	r2, r3, #1
 8002f4e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002f52:	3330      	adds	r3, #48	@ 0x30
 8002f54:	443b      	add	r3, r7
 8002f56:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002f5a:	041b      	lsls	r3, r3, #16
 8002f5c:	627b      	str	r3, [r7, #36]	@ 0x24
            accel->sensortime = (uint32_t)(time_2 | time_1 | time_0);
 8002f5e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8002f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f62:	431a      	orrs	r2, r3
 8002f64:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002f68:	431a      	orrs	r2, r3
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	609a      	str	r2, [r3, #8]
            gyro->sensortime = (uint32_t)(time_2 | time_1 | time_0);
 8002f6e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8002f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f72:	431a      	orrs	r2, r3
 8002f74:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002f78:	431a      	orrs	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	609a      	str	r2, [r3, #8]
 8002f7e:	e009      	b.n	8002f94 <get_accel_gyro_data+0x27a>
        }
        else
        {
            accel->sensortime = 0;
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	2200      	movs	r2, #0
 8002f84:	609a      	str	r2, [r3, #8]
            gyro->sensortime = 0;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	609a      	str	r2, [r3, #8]
 8002f8c:	e002      	b.n	8002f94 <get_accel_gyro_data+0x27a>
        }
    }
    else
    {
        rslt = BMI160_E_COM_FAIL;
 8002f8e:	23fe      	movs	r3, #254	@ 0xfe
 8002f90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return rslt;
 8002f94:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3730      	adds	r7, #48	@ 0x30
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <bmi160_hal_i2c_read>:
#include "main.h"

extern I2C_HandleTypeDef hi2c1;

int8_t bmi160_hal_i2c_read(uint8_t dev_addr, uint8_t reg, uint8_t *data, uint16_t len)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b088      	sub	sp, #32
 8002fa4:	af04      	add	r7, sp, #16
 8002fa6:	603a      	str	r2, [r7, #0]
 8002fa8:	461a      	mov	r2, r3
 8002faa:	4603      	mov	r3, r0
 8002fac:	71fb      	strb	r3, [r7, #7]
 8002fae:	460b      	mov	r3, r1
 8002fb0:	71bb      	strb	r3, [r7, #6]
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	80bb      	strh	r3, [r7, #4]
    HAL_StatusTypeDef st = HAL_I2C_Mem_Read(&hi2c1, (dev_addr << 1),
 8002fb6:	79fb      	ldrb	r3, [r7, #7]
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	b299      	uxth	r1, r3
 8002fbe:	79bb      	ldrb	r3, [r7, #6]
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc6:	9302      	str	r3, [sp, #8]
 8002fc8:	88bb      	ldrh	r3, [r7, #4]
 8002fca:	9301      	str	r3, [sp, #4]
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	4808      	ldr	r0, [pc, #32]	@ (8002ff4 <bmi160_hal_i2c_read+0x54>)
 8002fd4:	f003 fc56 	bl	8006884 <HAL_I2C_Mem_Read>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	73fb      	strb	r3, [r7, #15]
                                            reg, I2C_MEMADD_SIZE_8BIT,
                                            data, len, HAL_MAX_DELAY);
    return (st == HAL_OK) ? 0 : -1;
 8002fdc:	7bfb      	ldrb	r3, [r7, #15]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <bmi160_hal_i2c_read+0x46>
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	e001      	b.n	8002fea <bmi160_hal_i2c_read+0x4a>
 8002fe6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	200001fc 	.word	0x200001fc

08002ff8 <bmi160_hal_i2c_write>:

int8_t bmi160_hal_i2c_write(uint8_t dev_addr, uint8_t reg, uint8_t *data, uint16_t len)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b088      	sub	sp, #32
 8002ffc:	af04      	add	r7, sp, #16
 8002ffe:	603a      	str	r2, [r7, #0]
 8003000:	461a      	mov	r2, r3
 8003002:	4603      	mov	r3, r0
 8003004:	71fb      	strb	r3, [r7, #7]
 8003006:	460b      	mov	r3, r1
 8003008:	71bb      	strb	r3, [r7, #6]
 800300a:	4613      	mov	r3, r2
 800300c:	80bb      	strh	r3, [r7, #4]
    HAL_StatusTypeDef st = HAL_I2C_Mem_Write(&hi2c1, (dev_addr << 1),
 800300e:	79fb      	ldrb	r3, [r7, #7]
 8003010:	b29b      	uxth	r3, r3
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	b299      	uxth	r1, r3
 8003016:	79bb      	ldrb	r3, [r7, #6]
 8003018:	b29a      	uxth	r2, r3
 800301a:	f04f 33ff 	mov.w	r3, #4294967295
 800301e:	9302      	str	r3, [sp, #8]
 8003020:	88bb      	ldrh	r3, [r7, #4]
 8003022:	9301      	str	r3, [sp, #4]
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	2301      	movs	r3, #1
 800302a:	4808      	ldr	r0, [pc, #32]	@ (800304c <bmi160_hal_i2c_write+0x54>)
 800302c:	f003 fb16 	bl	800665c <HAL_I2C_Mem_Write>
 8003030:	4603      	mov	r3, r0
 8003032:	73fb      	strb	r3, [r7, #15]
                                             reg, I2C_MEMADD_SIZE_8BIT,
                                             data, len, HAL_MAX_DELAY);
    return (st == HAL_OK) ? 0 : -1;
 8003034:	7bfb      	ldrb	r3, [r7, #15]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <bmi160_hal_i2c_write+0x46>
 800303a:	2300      	movs	r3, #0
 800303c:	e001      	b.n	8003042 <bmi160_hal_i2c_write+0x4a>
 800303e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003042:	4618      	mov	r0, r3
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	200001fc 	.word	0x200001fc

08003050 <bmi160_hal_delay_ms>:

void bmi160_hal_delay_ms(uint32_t ms)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f002 ff4b 	bl	8005ef4 <HAL_Delay>
}
 800305e:	bf00      	nop
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
	...

08003068 <MX_GPIO_Init>:
        * Input
        * Output
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b088      	sub	sp, #32
 800306c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800306e:	f107 030c 	add.w	r3, r7, #12
 8003072:	2200      	movs	r2, #0
 8003074:	601a      	str	r2, [r3, #0]
 8003076:	605a      	str	r2, [r3, #4]
 8003078:	609a      	str	r2, [r3, #8]
 800307a:	60da      	str	r2, [r3, #12]
 800307c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800307e:	4b3e      	ldr	r3, [pc, #248]	@ (8003178 <MX_GPIO_Init+0x110>)
 8003080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003082:	4a3d      	ldr	r2, [pc, #244]	@ (8003178 <MX_GPIO_Init+0x110>)
 8003084:	f043 0304 	orr.w	r3, r3, #4
 8003088:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800308a:	4b3b      	ldr	r3, [pc, #236]	@ (8003178 <MX_GPIO_Init+0x110>)
 800308c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800308e:	f003 0304 	and.w	r3, r3, #4
 8003092:	60bb      	str	r3, [r7, #8]
 8003094:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003096:	4b38      	ldr	r3, [pc, #224]	@ (8003178 <MX_GPIO_Init+0x110>)
 8003098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800309a:	4a37      	ldr	r2, [pc, #220]	@ (8003178 <MX_GPIO_Init+0x110>)
 800309c:	f043 0301 	orr.w	r3, r3, #1
 80030a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030a2:	4b35      	ldr	r3, [pc, #212]	@ (8003178 <MX_GPIO_Init+0x110>)
 80030a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030a6:	f003 0301 	and.w	r3, r3, #1
 80030aa:	607b      	str	r3, [r7, #4]
 80030ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ae:	4b32      	ldr	r3, [pc, #200]	@ (8003178 <MX_GPIO_Init+0x110>)
 80030b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030b2:	4a31      	ldr	r2, [pc, #196]	@ (8003178 <MX_GPIO_Init+0x110>)
 80030b4:	f043 0302 	orr.w	r3, r3, #2
 80030b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030ba:	4b2f      	ldr	r3, [pc, #188]	@ (8003178 <MX_GPIO_Init+0x110>)
 80030bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	603b      	str	r3, [r7, #0]
 80030c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET);
 80030c6:	2200      	movs	r2, #0
 80030c8:	2110      	movs	r1, #16
 80030ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030ce:	f003 f9f9 	bl	80064c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_Pin|DC_Pin|LD3_Pin, GPIO_PIN_RESET);
 80030d2:	2200      	movs	r2, #0
 80030d4:	210b      	movs	r1, #11
 80030d6:	4829      	ldr	r0, [pc, #164]	@ (800317c <MX_GPIO_Init+0x114>)
 80030d8:	f003 f9f4 	bl	80064c4 <HAL_GPIO_WritePin>

  /* --- Czujnik Halla: PA0, EXTI0, pull-up, zbocze opadajce --- */
  GPIO_InitStruct.Pin  = hall_Pin;
 80030dc:	2301      	movs	r3, #1
 80030de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80030e0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80030e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030e6:	2301      	movs	r3, #1
 80030e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(hall_GPIO_Port, &GPIO_InitStruct);
 80030ea:	f107 030c 	add.w	r3, r7, #12
 80030ee:	4619      	mov	r1, r3
 80030f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030f4:	f003 f864 	bl	80061c0 <HAL_GPIO_Init>

  /* --- Przycisk: D9 = PA8, EXTI9_5, pull-up, zbocze opadajce --- */
  GPIO_InitStruct.Pin  = Switch_Pin;
 80030f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030fe:	2300      	movs	r3, #0
 8003100:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003102:	2301      	movs	r3, #1
 8003104:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Switch_GPIO_Port, &GPIO_InitStruct);
 8003106:	f107 030c 	add.w	r3, r7, #12
 800310a:	4619      	mov	r1, r3
 800310c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003110:	f003 f856 	bl	80061c0 <HAL_GPIO_Init>

  /* --- RES OLED --- */
  GPIO_InitStruct.Pin = RES_Pin;
 8003114:	2310      	movs	r3, #16
 8003116:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003118:	2301      	movs	r3, #1
 800311a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800311c:	2300      	movs	r3, #0
 800311e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003120:	2300      	movs	r3, #0
 8003122:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RES_GPIO_Port, &GPIO_InitStruct);
 8003124:	f107 030c 	add.w	r3, r7, #12
 8003128:	4619      	mov	r1, r3
 800312a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800312e:	f003 f847 	bl	80061c0 <HAL_GPIO_Init>

  /* --- CS, DC, LED --- */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|LD3_Pin;
 8003132:	230b      	movs	r3, #11
 8003134:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003136:	2301      	movs	r3, #1
 8003138:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800313a:	2300      	movs	r3, #0
 800313c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800313e:	2300      	movs	r3, #0
 8003140:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003142:	f107 030c 	add.w	r3, r7, #12
 8003146:	4619      	mov	r1, r3
 8003148:	480c      	ldr	r0, [pc, #48]	@ (800317c <MX_GPIO_Init+0x114>)
 800314a:	f003 f839 	bl	80061c0 <HAL_GPIO_Init>

  /* EXTI interrupt init */
  /* Hall na linii 0 */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 800314e:	2200      	movs	r2, #0
 8003150:	2101      	movs	r1, #1
 8003152:	2006      	movs	r0, #6
 8003154:	f002 fffd 	bl	8006152 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003158:	2006      	movs	r0, #6
 800315a:	f003 f816 	bl	800618a <HAL_NVIC_EnableIRQ>

  /* Przycisk na linii 8 (grupa 9_5) */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 800315e:	2200      	movs	r2, #0
 8003160:	2101      	movs	r1, #1
 8003162:	2017      	movs	r0, #23
 8003164:	f002 fff5 	bl	8006152 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003168:	2017      	movs	r0, #23
 800316a:	f003 f80e 	bl	800618a <HAL_NVIC_EnableIRQ>
}
 800316e:	bf00      	nop
 8003170:	3720      	adds	r7, #32
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	40021000 	.word	0x40021000
 800317c:	48000400 	.word	0x48000400

08003180 <ema_alpha>:

#include <string.h>

/* -------- internal helpers -------- */
static float ema_alpha(float dt_s, float tau_s)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	ed87 0a01 	vstr	s0, [r7, #4]
 800318a:	edc7 0a00 	vstr	s1, [r7]
    if (tau_s <= 0.0f) {
 800318e:	edd7 7a00 	vldr	s15, [r7]
 8003192:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800319a:	d802      	bhi.n	80031a2 <ema_alpha+0x22>
        return 1.0f;
 800319c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80031a0:	e013      	b.n	80031ca <ema_alpha+0x4a>
    }
    if (dt_s <= 0.0f) {
 80031a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80031a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ae:	d802      	bhi.n	80031b6 <ema_alpha+0x36>
        return 0.0f;
 80031b0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80031d8 <ema_alpha+0x58>
 80031b4:	e009      	b.n	80031ca <ema_alpha+0x4a>
    }
    return dt_s / (tau_s + dt_s);
 80031b6:	ed97 7a00 	vldr	s14, [r7]
 80031ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80031be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031c2:	edd7 6a01 	vldr	s13, [r7, #4]
 80031c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 80031ca:	eeb0 0a67 	vmov.f32	s0, s15
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr
 80031d8:	00000000 	.word	0x00000000

080031dc <Hall_Init>:

void Hall_Init(hall_state_t *h, float wheel_circ_m)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	ed87 0a00 	vstr	s0, [r7]
    if (h == NULL) {
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d015      	beq.n	800321a <Hall_Init+0x3e>
        return;
    }
    memset(h, 0, sizeof(*h));
 80031ee:	2234      	movs	r2, #52	@ 0x34
 80031f0:	2100      	movs	r1, #0
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f007 fa50 	bl	800a698 <memset>

    /* defaults (safe for bicycle) */
    h->wheel_circ_m    = wheel_circ_m;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	683a      	ldr	r2, [r7, #0]
 80031fc:	601a      	str	r2, [r3, #0]
    h->v_max_kmh       = 120.0f;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a08      	ldr	r2, [pc, #32]	@ (8003224 <Hall_Init+0x48>)
 8003202:	605a      	str	r2, [r3, #4]
    h->debounce_ms     = 3u;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2203      	movs	r2, #3
 8003208:	609a      	str	r2, [r3, #8]
    h->stop_timeout_ms = 2500u;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8003210:	60da      	str	r2, [r3, #12]
    h->ema_tau_s       = 0.6f;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a04      	ldr	r2, [pc, #16]	@ (8003228 <Hall_Init+0x4c>)
 8003216:	611a      	str	r2, [r3, #16]
 8003218:	e000      	b.n	800321c <Hall_Init+0x40>
        return;
 800321a:	bf00      	nop
}
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	42f00000 	.word	0x42f00000
 8003228:	3f19999a 	.word	0x3f19999a

0800322c <Hall_SetParams>:
void Hall_SetParams(hall_state_t *h,
                    uint32_t debounce_ms,
                    uint32_t stop_timeout_ms,
                    float v_max_kmh,
                    float ema_tau_s)
{
 800322c:	b480      	push	{r7}
 800322e:	b087      	sub	sp, #28
 8003230:	af00      	add	r7, sp, #0
 8003232:	6178      	str	r0, [r7, #20]
 8003234:	6139      	str	r1, [r7, #16]
 8003236:	60fa      	str	r2, [r7, #12]
 8003238:	ed87 0a02 	vstr	s0, [r7, #8]
 800323c:	edc7 0a01 	vstr	s1, [r7, #4]
    if (h == NULL) {
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00c      	beq.n	8003260 <Hall_SetParams+0x34>
        return;
    }
    h->debounce_ms     = debounce_ms;
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	693a      	ldr	r2, [r7, #16]
 800324a:	609a      	str	r2, [r3, #8]
    h->stop_timeout_ms = stop_timeout_ms;
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	60da      	str	r2, [r3, #12]
    h->v_max_kmh       = v_max_kmh;
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	605a      	str	r2, [r3, #4]
    h->ema_tau_s       = ema_tau_s;
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	611a      	str	r2, [r3, #16]
 800325e:	e000      	b.n	8003262 <Hall_SetParams+0x36>
        return;
 8003260:	bf00      	nop
}
 8003262:	371c      	adds	r7, #28
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <Hall_OnEdgeMs>:
    h->distance_m      = 0.0f;
    h->rejected_pulses = 0;
}

void Hall_OnEdgeMs(hall_state_t *h, uint32_t now_ms)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b088      	sub	sp, #32
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
    if (h == NULL) {
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2b00      	cmp	r3, #0
 800327a:	f000 809f 	beq.w	80033bc <Hall_OnEdgeMs+0x150>
        return;
    }

    /* First pulse: just latch timestamp. */
    if (h->last_pulse_ms == 0u) {
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d106      	bne.n	8003294 <Hall_OnEdgeMs+0x28>
        h->last_pulse_ms = now_ms;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	683a      	ldr	r2, [r7, #0]
 800328a:	619a      	str	r2, [r3, #24]
        h->last_task_ms  = now_ms;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	683a      	ldr	r2, [r7, #0]
 8003290:	621a      	str	r2, [r3, #32]
        return;
 8003292:	e094      	b.n	80033be <Hall_OnEdgeMs+0x152>
    }

    const uint32_t dt_ms = (uint32_t)(now_ms - h->last_pulse_ms); /* modulo arithmetic */
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	61fb      	str	r3, [r7, #28]
    h->last_pulse_ms = now_ms;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	619a      	str	r2, [r3, #24]

    /* debounce / anti-spike */
    if (dt_ms < h->debounce_ms) {
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	69fa      	ldr	r2, [r7, #28]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d205      	bcs.n	80032ba <Hall_OnEdgeMs+0x4e>
        h->rejected_pulses++;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b2:	1c5a      	adds	r2, r3, #1
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	631a      	str	r2, [r3, #48]	@ 0x30
        return;
 80032b8:	e081      	b.n	80033be <Hall_OnEdgeMs+0x152>
    }

    /* Avoid divide by zero. */
    const uint32_t dt_ms_safe = (dt_ms == 0u) ? 1u : dt_ms;
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <Hall_OnEdgeMs+0x58>
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	e000      	b.n	80032c6 <Hall_OnEdgeMs+0x5a>
 80032c4:	2301      	movs	r3, #1
 80032c6:	61bb      	str	r3, [r7, #24]

    /* v[km/h] = 3.6 * C[m] / dt[s] = 3600 * C / dt[ms] */
    const float v_kmh = 3600.0f * h->wheel_circ_m / (float)dt_ms_safe;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	edd3 7a00 	vldr	s15, [r3]
 80032ce:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80033c4 <Hall_OnEdgeMs+0x158>
 80032d2:	ee67 6a87 	vmul.f32	s13, s15, s14
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	ee07 3a90 	vmov	s15, r3
 80032dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80032e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032e4:	edc7 7a05 	vstr	s15, [r7, #20]

    /* sanity max speed */
    if (h->v_max_kmh > 0.0f && v_kmh > h->v_max_kmh) {
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80032ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032f6:	dd0f      	ble.n	8003318 <Hall_OnEdgeMs+0xac>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80032fe:	ed97 7a05 	vldr	s14, [r7, #20]
 8003302:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800330a:	dd05      	ble.n	8003318 <Hall_OnEdgeMs+0xac>
        h->rejected_pulses++;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003310:	1c5a      	adds	r2, r3, #1
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	631a      	str	r2, [r3, #48]	@ 0x30
        return;
 8003316:	e052      	b.n	80033be <Hall_OnEdgeMs+0x152>
    }

    /* accepted pulse */
    h->last_period_ms = dt_ms_safe;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	69ba      	ldr	r2, [r7, #24]
 800331c:	61da      	str	r2, [r3, #28]
    h->pulse_count++;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	1c5a      	adds	r2, r3, #1
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	615a      	str	r2, [r3, #20]
    h->distance_m = (float)h->pulse_count * h->wheel_circ_m;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	ee07 3a90 	vmov	s15, r3
 8003330:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	edd3 7a00 	vldr	s15, [r3]
 800333a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    h->speed_inst_kmh = v_kmh;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	697a      	ldr	r2, [r7, #20]
 8003348:	625a      	str	r2, [r3, #36]	@ 0x24

    /* EMA update with alpha based on t */
    const float dt_s = (float)dt_ms_safe / 1000.0f;
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	ee07 3a90 	vmov	s15, r3
 8003350:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003354:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80033c8 <Hall_OnEdgeMs+0x15c>
 8003358:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800335c:	edc7 7a04 	vstr	s15, [r7, #16]
    const float a    = ema_alpha(dt_s, h->ema_tau_s);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	edd3 7a04 	vldr	s15, [r3, #16]
 8003366:	eef0 0a67 	vmov.f32	s1, s15
 800336a:	ed97 0a04 	vldr	s0, [r7, #16]
 800336e:	f7ff ff07 	bl	8003180 <ema_alpha>
 8003372:	ed87 0a03 	vstr	s0, [r7, #12]
    if (h->speed_filt_kmh <= 0.0f) {
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800337c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003384:	d803      	bhi.n	800338e <Hall_OnEdgeMs+0x122>
        /* Fast convergence on first valid measurement */
        h->speed_filt_kmh = v_kmh;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	697a      	ldr	r2, [r7, #20]
 800338a:	629a      	str	r2, [r3, #40]	@ 0x28
 800338c:	e012      	b.n	80033b4 <Hall_OnEdgeMs+0x148>
    } else {
        h->speed_filt_kmh = h->speed_filt_kmh + a * (v_kmh - h->speed_filt_kmh);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800339a:	edd7 6a05 	vldr	s13, [r7, #20]
 800339e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80033a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80033a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    }

    /* keep maintenance time consistent */
    h->last_task_ms = now_ms;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	683a      	ldr	r2, [r7, #0]
 80033b8:	621a      	str	r2, [r3, #32]
 80033ba:	e000      	b.n	80033be <Hall_OnEdgeMs+0x152>
        return;
 80033bc:	bf00      	nop
}
 80033be:	3720      	adds	r7, #32
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	45610000 	.word	0x45610000
 80033c8:	447a0000 	.word	0x447a0000

080033cc <Hall_TaskMs>:

void Hall_TaskMs(hall_state_t *h, uint32_t now_ms)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
    if (h == NULL) {
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d05e      	beq.n	800349a <Hall_TaskMs+0xce>
        return;
    }
    if (h->last_pulse_ms == 0u) {
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	699b      	ldr	r3, [r3, #24]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d103      	bne.n	80033ec <Hall_TaskMs+0x20>
        /* no pulses yet */
        h->last_task_ms = now_ms;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	621a      	str	r2, [r3, #32]
        return;
 80033ea:	e059      	b.n	80034a0 <Hall_TaskMs+0xd4>
    }

    /* Stop detection */
    const uint32_t since_pulse_ms = (uint32_t)(now_ms - h->last_pulse_ms);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	617b      	str	r3, [r7, #20]
    if (since_pulse_ms > h->stop_timeout_ms) {
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	697a      	ldr	r2, [r7, #20]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d903      	bls.n	8003408 <Hall_TaskMs+0x3c>
        h->speed_inst_kmh = 0.0f;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f04f 0200 	mov.w	r2, #0
 8003406:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* EMA decay towards zero between pulses / at stop. */
    const uint32_t dt_ms = (h->last_task_ms == 0u) ? 0u : (uint32_t)(now_ms - h->last_task_ms);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d004      	beq.n	800341a <Hall_TaskMs+0x4e>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	683a      	ldr	r2, [r7, #0]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	e000      	b.n	800341c <Hall_TaskMs+0x50>
 800341a:	2300      	movs	r3, #0
 800341c:	613b      	str	r3, [r7, #16]
    h->last_task_ms = now_ms;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	683a      	ldr	r2, [r7, #0]
 8003422:	621a      	str	r2, [r3, #32]

    if (dt_ms == 0u) {
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d039      	beq.n	800349e <Hall_TaskMs+0xd2>
        return;
    }

    const float dt_s = (float)dt_ms / 1000.0f;
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	ee07 3a90 	vmov	s15, r3
 8003430:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003434:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80034a8 <Hall_TaskMs+0xdc>
 8003438:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800343c:	edc7 7a03 	vstr	s15, [r7, #12]
    const float a    = ema_alpha(dt_s, h->ema_tau_s);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	edd3 7a04 	vldr	s15, [r3, #16]
 8003446:	eef0 0a67 	vmov.f32	s1, s15
 800344a:	ed97 0a03 	vldr	s0, [r7, #12]
 800344e:	f7ff fe97 	bl	8003180 <ema_alpha>
 8003452:	ed87 0a02 	vstr	s0, [r7, #8]
    h->speed_filt_kmh = h->speed_filt_kmh + a * (0.0f - h->speed_filt_kmh);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003462:	eddf 6a12 	vldr	s13, [pc, #72]	@ 80034ac <Hall_TaskMs+0xe0>
 8003466:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800346a:	edd7 7a02 	vldr	s15, [r7, #8]
 800346e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003472:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    /* prevent tiny negative or denormal values */
    if (h->speed_filt_kmh < 0.01f) {
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003482:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80034b0 <Hall_TaskMs+0xe4>
 8003486:	eef4 7ac7 	vcmpe.f32	s15, s14
 800348a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800348e:	d507      	bpl.n	80034a0 <Hall_TaskMs+0xd4>
        h->speed_filt_kmh = 0.0f;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f04f 0200 	mov.w	r2, #0
 8003496:	629a      	str	r2, [r3, #40]	@ 0x28
 8003498:	e002      	b.n	80034a0 <Hall_TaskMs+0xd4>
        return;
 800349a:	bf00      	nop
 800349c:	e000      	b.n	80034a0 <Hall_TaskMs+0xd4>
        return;
 800349e:	bf00      	nop
    }
}
 80034a0:	3718      	adds	r7, #24
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	447a0000 	.word	0x447a0000
 80034ac:	00000000 	.word	0x00000000
 80034b0:	3c23d70a 	.word	0x3c23d70a

080034b4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80034b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003528 <MX_I2C1_Init+0x74>)
 80034ba:	4a1c      	ldr	r2, [pc, #112]	@ (800352c <MX_I2C1_Init+0x78>)
 80034bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 80034be:	4b1a      	ldr	r3, [pc, #104]	@ (8003528 <MX_I2C1_Init+0x74>)
 80034c0:	4a1b      	ldr	r2, [pc, #108]	@ (8003530 <MX_I2C1_Init+0x7c>)
 80034c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80034c4:	4b18      	ldr	r3, [pc, #96]	@ (8003528 <MX_I2C1_Init+0x74>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80034ca:	4b17      	ldr	r3, [pc, #92]	@ (8003528 <MX_I2C1_Init+0x74>)
 80034cc:	2201      	movs	r2, #1
 80034ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80034d0:	4b15      	ldr	r3, [pc, #84]	@ (8003528 <MX_I2C1_Init+0x74>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80034d6:	4b14      	ldr	r3, [pc, #80]	@ (8003528 <MX_I2C1_Init+0x74>)
 80034d8:	2200      	movs	r2, #0
 80034da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80034dc:	4b12      	ldr	r3, [pc, #72]	@ (8003528 <MX_I2C1_Init+0x74>)
 80034de:	2200      	movs	r2, #0
 80034e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80034e2:	4b11      	ldr	r3, [pc, #68]	@ (8003528 <MX_I2C1_Init+0x74>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80034e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003528 <MX_I2C1_Init+0x74>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80034ee:	480e      	ldr	r0, [pc, #56]	@ (8003528 <MX_I2C1_Init+0x74>)
 80034f0:	f003 f818 	bl	8006524 <HAL_I2C_Init>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80034fa:	f001 ff39 	bl	8005370 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80034fe:	2100      	movs	r1, #0
 8003500:	4809      	ldr	r0, [pc, #36]	@ (8003528 <MX_I2C1_Init+0x74>)
 8003502:	f003 fe87 	bl	8007214 <HAL_I2CEx_ConfigAnalogFilter>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800350c:	f001 ff30 	bl	8005370 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003510:	2100      	movs	r1, #0
 8003512:	4805      	ldr	r0, [pc, #20]	@ (8003528 <MX_I2C1_Init+0x74>)
 8003514:	f003 fec9 	bl	80072aa <HAL_I2CEx_ConfigDigitalFilter>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800351e:	f001 ff27 	bl	8005370 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003522:	bf00      	nop
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	200001fc 	.word	0x200001fc
 800352c:	40005400 	.word	0x40005400
 8003530:	00b07cb4 	.word	0x00b07cb4

08003534 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b09e      	sub	sp, #120	@ 0x78
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800353c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003540:	2200      	movs	r2, #0
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	605a      	str	r2, [r3, #4]
 8003546:	609a      	str	r2, [r3, #8]
 8003548:	60da      	str	r2, [r3, #12]
 800354a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800354c:	f107 0310 	add.w	r3, r7, #16
 8003550:	2254      	movs	r2, #84	@ 0x54
 8003552:	2100      	movs	r1, #0
 8003554:	4618      	mov	r0, r3
 8003556:	f007 f89f 	bl	800a698 <memset>
  if(i2cHandle->Instance==I2C1)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a1e      	ldr	r2, [pc, #120]	@ (80035d8 <HAL_I2C_MspInit+0xa4>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d135      	bne.n	80035d0 <HAL_I2C_MspInit+0x9c>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003564:	2340      	movs	r3, #64	@ 0x40
 8003566:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003568:	2300      	movs	r3, #0
 800356a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800356c:	f107 0310 	add.w	r3, r7, #16
 8003570:	4618      	mov	r0, r3
 8003572:	f004 fdbf 	bl	80080f4 <HAL_RCCEx_PeriphCLKConfig>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800357c:	f001 fef8 	bl	8005370 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003580:	4b16      	ldr	r3, [pc, #88]	@ (80035dc <HAL_I2C_MspInit+0xa8>)
 8003582:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003584:	4a15      	ldr	r2, [pc, #84]	@ (80035dc <HAL_I2C_MspInit+0xa8>)
 8003586:	f043 0302 	orr.w	r3, r3, #2
 800358a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800358c:	4b13      	ldr	r3, [pc, #76]	@ (80035dc <HAL_I2C_MspInit+0xa8>)
 800358e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003590:	f003 0302 	and.w	r3, r3, #2
 8003594:	60fb      	str	r3, [r7, #12]
 8003596:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003598:	23c0      	movs	r3, #192	@ 0xc0
 800359a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800359c:	2312      	movs	r3, #18
 800359e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a0:	2300      	movs	r3, #0
 80035a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035a4:	2303      	movs	r3, #3
 80035a6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80035a8:	2304      	movs	r3, #4
 80035aa:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ac:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80035b0:	4619      	mov	r1, r3
 80035b2:	480b      	ldr	r0, [pc, #44]	@ (80035e0 <HAL_I2C_MspInit+0xac>)
 80035b4:	f002 fe04 	bl	80061c0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80035b8:	4b08      	ldr	r3, [pc, #32]	@ (80035dc <HAL_I2C_MspInit+0xa8>)
 80035ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035bc:	4a07      	ldr	r2, [pc, #28]	@ (80035dc <HAL_I2C_MspInit+0xa8>)
 80035be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80035c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80035c4:	4b05      	ldr	r3, [pc, #20]	@ (80035dc <HAL_I2C_MspInit+0xa8>)
 80035c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035cc:	60bb      	str	r3, [r7, #8]
 80035ce:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80035d0:	bf00      	nop
 80035d2:	3778      	adds	r7, #120	@ 0x78
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	40005400 	.word	0x40005400
 80035dc:	40021000 	.word	0x40021000
 80035e0:	48000400 	.word	0x48000400

080035e4 <bmi160_port_init_i2c>:
int8_t bmi160_hal_i2c_write(uint8_t dev_addr, uint8_t reg, uint8_t *data, uint16_t len);
void   bmi160_hal_delay_ms(uint32_t ms);

/* Helper: wypenia struktur dev dla I2C */
static inline void bmi160_port_init_i2c(struct bmi160_dev *dev)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
    dev->id       = 0x68;                 // jeli SDO=GND; jeli SDO=3V3  0x69
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2268      	movs	r2, #104	@ 0x68
 80035f0:	705a      	strb	r2, [r3, #1]
    dev->intf     = BMI160_I2C_INTF;      // interfejs I2C wg definicji Boscha
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	709a      	strb	r2, [r3, #2]
    dev->read     = bmi160_hal_i2c_read;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a08      	ldr	r2, [pc, #32]	@ (800361c <bmi160_port_init_i2c+0x38>)
 80035fc:	61da      	str	r2, [r3, #28]
    dev->write    = bmi160_hal_i2c_write;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a07      	ldr	r2, [pc, #28]	@ (8003620 <bmi160_port_init_i2c+0x3c>)
 8003602:	621a      	str	r2, [r3, #32]
    dev->delay_ms = bmi160_hal_delay_ms;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a07      	ldr	r2, [pc, #28]	@ (8003624 <bmi160_port_init_i2c+0x40>)
 8003608:	625a      	str	r2, [r3, #36]	@ 0x24
    dev->read_write_len = 16;             // dowolna sensowna dugo bufora
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2210      	movs	r2, #16
 800360e:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr
 800361c:	08002fa1 	.word	0x08002fa1
 8003620:	08002ff9 	.word	0x08002ff9
 8003624:	08003051 	.word	0x08003051

08003628 <Hall_SpeedInstKmh>:
 * Call from main loop (e.g., every 10...50 ms) or from a periodic timer.
 */
void Hall_TaskMs(hall_state_t *h, uint32_t now_ms);

/* Convenience getters (optional) */
static inline float Hall_SpeedInstKmh(const hall_state_t *h) { return h->speed_inst_kmh; }
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003634:	ee07 3a90 	vmov	s15, r3
 8003638:	eeb0 0a67 	vmov.f32	s0, s15
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr

08003646 <Hall_SpeedFiltKmh>:
static inline float Hall_SpeedFiltKmh(const hall_state_t *h) { return h->speed_filt_kmh; }
 8003646:	b480      	push	{r7}
 8003648:	b083      	sub	sp, #12
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003652:	ee07 3a90 	vmov	s15, r3
 8003656:	eeb0 0a67 	vmov.f32	s0, s15
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <Hall_DistanceM>:
static inline float Hall_DistanceM(const hall_state_t *h)     { return h->distance_m; }
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003670:	ee07 3a90 	vmov	s15, r3
 8003674:	eeb0 0a67 	vmov.f32	s0, s15
 8003678:	370c      	adds	r7, #12
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr

08003682 <Hall_Pulses>:
static inline uint32_t Hall_Pulses(const hall_state_t *h)     { return h->pulse_count; }
 8003682:	b480      	push	{r7}
 8003684:	b083      	sub	sp, #12
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	4618      	mov	r0, r3
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
	...

0800369c <uart_puts>:
static void    BTN_PollTask(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void uart_puts(const char *s) {
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)s, (uint16_t)strlen(s), HAL_MAX_DELAY);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f7fc fde3 	bl	8000270 <strlen>
 80036aa:	4603      	mov	r3, r0
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	f04f 33ff 	mov.w	r3, #4294967295
 80036b2:	6879      	ldr	r1, [r7, #4]
 80036b4:	4803      	ldr	r0, [pc, #12]	@ (80036c4 <uart_puts+0x28>)
 80036b6:	f005 fd37 	bl	8009128 <HAL_UART_Transmit>
}
 80036ba:	bf00      	nop
 80036bc:	3708      	adds	r7, #8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	20001ec0 	.word	0x20001ec0

080036c8 <uart_printf>:

static void uart_printf(const char *fmt, ...) {
 80036c8:	b40f      	push	{r0, r1, r2, r3}
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b0b2      	sub	sp, #200	@ 0xc8
 80036ce:	af00      	add	r7, sp, #0
  char buf[192];
  va_list ap;
  va_start(ap, fmt);
 80036d0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80036d4:	603b      	str	r3, [r7, #0]
  int n = vsnprintf(buf, sizeof(buf), fmt, ap);
 80036d6:	1d38      	adds	r0, r7, #4
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80036de:	21c0      	movs	r1, #192	@ 0xc0
 80036e0:	f006 ffb2 	bl	800a648 <vsniprintf>
 80036e4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  va_end(ap);
  if (n > 0) {
 80036e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	dd0f      	ble.n	8003710 <uart_printf+0x48>
    if (n > (int)sizeof(buf)) n = (int)sizeof(buf);
 80036f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036f4:	2bc0      	cmp	r3, #192	@ 0xc0
 80036f6:	dd02      	ble.n	80036fe <uart_printf+0x36>
 80036f8:	23c0      	movs	r3, #192	@ 0xc0
 80036fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_UART_Transmit(&huart2, (uint8_t*)buf, (uint16_t)n, HAL_MAX_DELAY);
 80036fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003702:	b29a      	uxth	r2, r3
 8003704:	1d39      	adds	r1, r7, #4
 8003706:	f04f 33ff 	mov.w	r3, #4294967295
 800370a:	4805      	ldr	r0, [pc, #20]	@ (8003720 <uart_printf+0x58>)
 800370c:	f005 fd0c 	bl	8009128 <HAL_UART_Transmit>
  }
}
 8003710:	bf00      	nop
 8003712:	37c8      	adds	r7, #200	@ 0xc8
 8003714:	46bd      	mov	sp, r7
 8003716:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800371a:	b004      	add	sp, #16
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	20001ec0 	.word	0x20001ec0

08003724 <i2c_scan_print>:

static void i2c_scan_print(void) {
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
  uart_puts("I2C:");
 800372a:	4812      	ldr	r0, [pc, #72]	@ (8003774 <i2c_scan_print+0x50>)
 800372c:	f7ff ffb6 	bl	800369c <uart_puts>
  for (uint8_t a = 1; a < 0x7F; ++a) {
 8003730:	2301      	movs	r3, #1
 8003732:	71fb      	strb	r3, [r7, #7]
 8003734:	e013      	b.n	800375e <i2c_scan_print+0x3a>
    if (HAL_I2C_IsDeviceReady(&hi2c1, (a<<1), 1, 5) == HAL_OK)
 8003736:	79fb      	ldrb	r3, [r7, #7]
 8003738:	b29b      	uxth	r3, r3
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	b299      	uxth	r1, r3
 800373e:	2305      	movs	r3, #5
 8003740:	2201      	movs	r2, #1
 8003742:	480d      	ldr	r0, [pc, #52]	@ (8003778 <i2c_scan_print+0x54>)
 8003744:	f003 f9b8 	bl	8006ab8 <HAL_I2C_IsDeviceReady>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d104      	bne.n	8003758 <i2c_scan_print+0x34>
      uart_printf(" %02X", a);
 800374e:	79fb      	ldrb	r3, [r7, #7]
 8003750:	4619      	mov	r1, r3
 8003752:	480a      	ldr	r0, [pc, #40]	@ (800377c <i2c_scan_print+0x58>)
 8003754:	f7ff ffb8 	bl	80036c8 <uart_printf>
  for (uint8_t a = 1; a < 0x7F; ++a) {
 8003758:	79fb      	ldrb	r3, [r7, #7]
 800375a:	3301      	adds	r3, #1
 800375c:	71fb      	strb	r3, [r7, #7]
 800375e:	79fb      	ldrb	r3, [r7, #7]
 8003760:	2b7e      	cmp	r3, #126	@ 0x7e
 8003762:	d9e8      	bls.n	8003736 <i2c_scan_print+0x12>
  }
  uart_puts("\r\n");
 8003764:	4806      	ldr	r0, [pc, #24]	@ (8003780 <i2c_scan_print+0x5c>)
 8003766:	f7ff ff99 	bl	800369c <uart_puts>
}
 800376a:	bf00      	nop
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	0800d520 	.word	0x0800d520
 8003778:	200001fc 	.word	0x200001fc
 800377c:	0800d528 	.word	0x0800d528
 8003780:	0800d530 	.word	0x0800d530

08003784 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003788:	ed2d 8b02 	vpush	{d8}
 800378c:	b0d9      	sub	sp, #356	@ 0x164
 800378e:	af2a      	add	r7, sp, #168	@ 0xa8
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003790:	f002 fb3b 	bl	8005e0a <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8003794:	f000 fbf0 	bl	8003f78 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003798:	f7ff fc66 	bl	8003068 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800379c:	f002 fa72 	bl	8005c84 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80037a0:	f7ff fe88 	bl	80034b4 <MX_I2C1_Init>
  MX_SPI1_Init();
 80037a4:	f001 fdfe 	bl	80053a4 <MX_SPI1_Init>
  MX_TIM2_Init();
 80037a8:	f002 f9fa 	bl	8005ba0 <MX_TIM2_Init>

  HAL_TIM_Base_Start_IT(&htim2);  /* Timer for speed / power / alt updates */
 80037ac:	48a3      	ldr	r0, [pc, #652]	@ (8003a3c <main+0x2b8>)
 80037ae:	f005 f893 	bl	80088d8 <HAL_TIM_Base_Start_IT>

  /* Hall processing init (speed/distance from period between pulses) */
  Hall_Init(&g_hall, WHEEL_CIRCUMFERENCE_M);
 80037b2:	ed9f 0aa3 	vldr	s0, [pc, #652]	@ 8003a40 <main+0x2bc>
 80037b6:	48a3      	ldr	r0, [pc, #652]	@ (8003a44 <main+0x2c0>)
 80037b8:	f7ff fd10 	bl	80031dc <Hall_Init>
  Hall_SetParams(&g_hall, HALL_DEBOUNCE_MS, HALL_STOP_TIMEOUT_MS, MAX_SPEED_KMH, HALL_EMA_TAU_S);
 80037bc:	eddf 0aa2 	vldr	s1, [pc, #648]	@ 8003a48 <main+0x2c4>
 80037c0:	ed9f 0aa2 	vldr	s0, [pc, #648]	@ 8003a4c <main+0x2c8>
 80037c4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80037c8:	210c      	movs	r1, #12
 80037ca:	489e      	ldr	r0, [pc, #632]	@ (8003a44 <main+0x2c0>)
 80037cc:	f7ff fd2e 	bl	800322c <Hall_SetParams>

  uart_puts("\r\n--- Bike Computer start ---\r\n");
 80037d0:	489f      	ldr	r0, [pc, #636]	@ (8003a50 <main+0x2cc>)
 80037d2:	f7ff ff63 	bl	800369c <uart_puts>
  i2c_scan_print();
 80037d6:	f7ff ffa5 	bl	8003724 <i2c_scan_print>

  /* OLED */
  oled_init_and_banner();
 80037da:	f001 f84f 	bl	800487c <oled_init_and_banner>

  /* BMI160 */
  bmi160_port_init_i2c(&dev_bmi);
 80037de:	489d      	ldr	r0, [pc, #628]	@ (8003a54 <main+0x2d0>)
 80037e0:	f7ff ff00 	bl	80035e4 <bmi160_port_init_i2c>
  bmi160_init_polling();
 80037e4:	f000 fc32 	bl	800404c <bmi160_init_polling>

  /* BME280 */
  if (bme280_probe_and_init() == 0) uart_puts("BME280 OK\r\n");
 80037e8:	f000 fdba 	bl	8004360 <bme280_probe_and_init>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d103      	bne.n	80037fa <main+0x76>
 80037f2:	4899      	ldr	r0, [pc, #612]	@ (8003a58 <main+0x2d4>)
 80037f4:	f7ff ff52 	bl	800369c <uart_puts>
 80037f8:	e002      	b.n	8003800 <main+0x7c>
  else                              uart_puts("BME280 NOT FOUND\r\n");
 80037fa:	4898      	ldr	r0, [pc, #608]	@ (8003a5c <main+0x2d8>)
 80037fc:	f7ff ff4e 	bl	800369c <uart_puts>

  /* CSV header (log) */
  uart_puts("time_ms,ax_g,ay_g,az_g,gx_dps,gy_dps,gz_dps,temp_IMU_C,"
 8003800:	4897      	ldr	r0, [pc, #604]	@ (8003a60 <main+0x2dc>)
 8003802:	f7ff ff4b 	bl	800369c <uart_puts>
            "Temp_C,Press_hPa,Hum_%RH,Alt_m,Grad_pct,VAM_mph,Ascent_m,"
            "Speed_kmh,Trip_km,Moving_s,AvgMov_kmh,Max_kmh,Power_W,AvgPow_W,Kcal\r\n");

  /* Main loop */
  t_last_imu = t_last_bme = HAL_GetTick();
 8003806:	f002 fb69 	bl	8005edc <HAL_GetTick>
 800380a:	4603      	mov	r3, r0
 800380c:	4a95      	ldr	r2, [pc, #596]	@ (8003a64 <main+0x2e0>)
 800380e:	6013      	str	r3, [r2, #0]
 8003810:	4b94      	ldr	r3, [pc, #592]	@ (8003a64 <main+0x2e0>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a94      	ldr	r2, [pc, #592]	@ (8003a68 <main+0x2e4>)
 8003816:	6013      	str	r3, [r2, #0]
  while (1) {
    uint32_t now = HAL_GetTick();
 8003818:	f002 fb60 	bl	8005edc <HAL_GetTick>
 800381c:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

    /* Hall maintenance: apply stop timeout only (avoid decaying speed between valid pulses) */
    if (g_hall.last_pulse_ms != 0u && (uint32_t)(now - g_hall.last_pulse_ms) > g_hall.stop_timeout_ms) {
 8003820:	4b88      	ldr	r3, [pc, #544]	@ (8003a44 <main+0x2c0>)
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00d      	beq.n	8003844 <main+0xc0>
 8003828:	4b86      	ldr	r3, [pc, #536]	@ (8003a44 <main+0x2c0>)
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003830:	1ad2      	subs	r2, r2, r3
 8003832:	4b84      	ldr	r3, [pc, #528]	@ (8003a44 <main+0x2c0>)
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	429a      	cmp	r2, r3
 8003838:	d904      	bls.n	8003844 <main+0xc0>
      Hall_TaskMs(&g_hall, now);
 800383a:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 800383e:	4881      	ldr	r0, [pc, #516]	@ (8003a44 <main+0x2c0>)
 8003840:	f7ff fdc4 	bl	80033cc <Hall_TaskMs>
    }

    /* --- BUTTON: priority, handle first --- */
    BTN_PollTask();
 8003844:	f001 fbe4 	bl	8005010 <BTN_PollTask>
    if (g_btn_event) {
 8003848:	4b88      	ldr	r3, [pc, #544]	@ (8003a6c <main+0x2e8>)
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d016      	beq.n	800387e <main+0xfa>
      g_btn_event = 0;
 8003850:	4b86      	ldr	r3, [pc, #536]	@ (8003a6c <main+0x2e8>)
 8003852:	2200      	movs	r2, #0
 8003854:	701a      	strb	r2, [r3, #0]
      g_ui_page = (uint8_t)((g_ui_page + 1u) % PAGE_COUNT);
 8003856:	4b86      	ldr	r3, [pc, #536]	@ (8003a70 <main+0x2ec>)
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	1c59      	adds	r1, r3, #1
 800385c:	4b85      	ldr	r3, [pc, #532]	@ (8003a74 <main+0x2f0>)
 800385e:	fba3 2301 	umull	r2, r3, r3, r1
 8003862:	089a      	lsrs	r2, r3, #2
 8003864:	4613      	mov	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4413      	add	r3, r2
 800386a:	1aca      	subs	r2, r1, r3
 800386c:	b2d2      	uxtb	r2, r2
 800386e:	4b80      	ldr	r3, [pc, #512]	@ (8003a70 <main+0x2ec>)
 8003870:	701a      	strb	r2, [r3, #0]
      uart_printf("BTN EVENT -> page=%u\r\n", (unsigned)g_ui_page);
 8003872:	4b7f      	ldr	r3, [pc, #508]	@ (8003a70 <main+0x2ec>)
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	4619      	mov	r1, r3
 8003878:	487f      	ldr	r0, [pc, #508]	@ (8003a78 <main+0x2f4>)
 800387a:	f7ff ff25 	bl	80036c8 <uart_printf>
    }

    /* IMU every 200 ms */
    if ((now - t_last_imu) >= IMU_PERIOD_MS) {
 800387e:	4b7a      	ldr	r3, [pc, #488]	@ (8003a68 <main+0x2e4>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2bc7      	cmp	r3, #199	@ 0xc7
 800388a:	f240 8142 	bls.w	8003b12 <main+0x38e>
      (void)bmi160_read_acc_gyr(&g_ax,&g_ay,&g_az,&g_gx,&g_gy,&g_gz);
 800388e:	4b7b      	ldr	r3, [pc, #492]	@ (8003a7c <main+0x2f8>)
 8003890:	9301      	str	r3, [sp, #4]
 8003892:	4b7b      	ldr	r3, [pc, #492]	@ (8003a80 <main+0x2fc>)
 8003894:	9300      	str	r3, [sp, #0]
 8003896:	4b7b      	ldr	r3, [pc, #492]	@ (8003a84 <main+0x300>)
 8003898:	4a7b      	ldr	r2, [pc, #492]	@ (8003a88 <main+0x304>)
 800389a:	497c      	ldr	r1, [pc, #496]	@ (8003a8c <main+0x308>)
 800389c:	487c      	ldr	r0, [pc, #496]	@ (8003a90 <main+0x30c>)
 800389e:	f000 fc0d 	bl	80040bc <bmi160_read_acc_gyr>
      g_t_imu_c = bmi160_read_temperature_c();
 80038a2:	f000 fc79 	bl	8004198 <bmi160_read_temperature_c>
 80038a6:	eef0 7a40 	vmov.f32	s15, s0
 80038aa:	4b7a      	ldr	r3, [pc, #488]	@ (8003a94 <main+0x310>)
 80038ac:	edc3 7a00 	vstr	s15, [r3]

      /* Roll/Pitch from accelerometer, simple LPF */
      float roll  = DEG(atan2f(g_ay, g_az));
 80038b0:	4b76      	ldr	r3, [pc, #472]	@ (8003a8c <main+0x308>)
 80038b2:	edd3 7a00 	vldr	s15, [r3]
 80038b6:	4b74      	ldr	r3, [pc, #464]	@ (8003a88 <main+0x304>)
 80038b8:	ed93 7a00 	vldr	s14, [r3]
 80038bc:	eef0 0a47 	vmov.f32	s1, s14
 80038c0:	eeb0 0a67 	vmov.f32	s0, s15
 80038c4:	f008 ff9c 	bl	800c800 <atan2f>
 80038c8:	eef0 7a40 	vmov.f32	s15, s0
 80038cc:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8003a98 <main+0x314>
 80038d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038d4:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
      float pitch = DEG(atan2f(-g_ax, sqrtf(g_ay*g_ay + g_az*g_az)));
 80038d8:	4b6d      	ldr	r3, [pc, #436]	@ (8003a90 <main+0x30c>)
 80038da:	edd3 7a00 	vldr	s15, [r3]
 80038de:	eeb1 8a67 	vneg.f32	s16, s15
 80038e2:	4b6a      	ldr	r3, [pc, #424]	@ (8003a8c <main+0x308>)
 80038e4:	ed93 7a00 	vldr	s14, [r3]
 80038e8:	4b68      	ldr	r3, [pc, #416]	@ (8003a8c <main+0x308>)
 80038ea:	edd3 7a00 	vldr	s15, [r3]
 80038ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038f2:	4b65      	ldr	r3, [pc, #404]	@ (8003a88 <main+0x304>)
 80038f4:	edd3 6a00 	vldr	s13, [r3]
 80038f8:	4b63      	ldr	r3, [pc, #396]	@ (8003a88 <main+0x304>)
 80038fa:	edd3 7a00 	vldr	s15, [r3]
 80038fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003902:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003906:	eeb0 0a67 	vmov.f32	s0, s15
 800390a:	f009 f801 	bl	800c910 <sqrtf>
 800390e:	eef0 7a40 	vmov.f32	s15, s0
 8003912:	eef0 0a67 	vmov.f32	s1, s15
 8003916:	eeb0 0a48 	vmov.f32	s0, s16
 800391a:	f008 ff71 	bl	800c800 <atan2f>
 800391e:	eef0 7a40 	vmov.f32	s15, s0
 8003922:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8003a98 <main+0x314>
 8003926:	ee67 7a87 	vmul.f32	s15, s15, s14
 800392a:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
      const float a_ang = 0.2f;
 800392e:	4b5b      	ldr	r3, [pc, #364]	@ (8003a9c <main+0x318>)
 8003930:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      g_roll_deg  = a_ang*roll  + (1.0f-a_ang)*g_roll_deg;
 8003934:	ed97 7a28 	vldr	s14, [r7, #160]	@ 0xa0
 8003938:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800393c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003940:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003944:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8003948:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800394c:	4b54      	ldr	r3, [pc, #336]	@ (8003aa0 <main+0x31c>)
 800394e:	edd3 7a00 	vldr	s15, [r3]
 8003952:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003956:	ee77 7a27 	vadd.f32	s15, s14, s15
 800395a:	4b51      	ldr	r3, [pc, #324]	@ (8003aa0 <main+0x31c>)
 800395c:	edc3 7a00 	vstr	s15, [r3]
      g_pitch_deg = a_ang*pitch + (1.0f-a_ang)*g_pitch_deg;
 8003960:	ed97 7a28 	vldr	s14, [r7, #160]	@ 0xa0
 8003964:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003968:	ee27 7a27 	vmul.f32	s14, s14, s15
 800396c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003970:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8003974:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003978:	4b4a      	ldr	r3, [pc, #296]	@ (8003aa4 <main+0x320>)
 800397a:	edd3 7a00 	vldr	s15, [r3]
 800397e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003982:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003986:	4b47      	ldr	r3, [pc, #284]	@ (8003aa4 <main+0x320>)
 8003988:	edc3 7a00 	vstr	s15, [r3]

      /* Vibration RMS: HP(|a|-1g), 2 s window */
      float amag = sqrtf(g_ax*g_ax + g_ay*g_ay + g_az*g_az);
 800398c:	4b40      	ldr	r3, [pc, #256]	@ (8003a90 <main+0x30c>)
 800398e:	ed93 7a00 	vldr	s14, [r3]
 8003992:	4b3f      	ldr	r3, [pc, #252]	@ (8003a90 <main+0x30c>)
 8003994:	edd3 7a00 	vldr	s15, [r3]
 8003998:	ee27 7a27 	vmul.f32	s14, s14, s15
 800399c:	4b3b      	ldr	r3, [pc, #236]	@ (8003a8c <main+0x308>)
 800399e:	edd3 6a00 	vldr	s13, [r3]
 80039a2:	4b3a      	ldr	r3, [pc, #232]	@ (8003a8c <main+0x308>)
 80039a4:	edd3 7a00 	vldr	s15, [r3]
 80039a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80039b0:	4b35      	ldr	r3, [pc, #212]	@ (8003a88 <main+0x304>)
 80039b2:	edd3 6a00 	vldr	s13, [r3]
 80039b6:	4b34      	ldr	r3, [pc, #208]	@ (8003a88 <main+0x304>)
 80039b8:	edd3 7a00 	vldr	s15, [r3]
 80039bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039c4:	eeb0 0a67 	vmov.f32	s0, s15
 80039c8:	f008 ffa2 	bl	800c910 <sqrtf>
 80039cc:	ed87 0a27 	vstr	s0, [r7, #156]	@ 0x9c
      float hp   = fabsf(amag - 1.0f);
 80039d0:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80039d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80039d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80039dc:	eef0 7ae7 	vabs.f32	s15, s15
 80039e0:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
      vib_sq[vib_i] = hp*hp;
 80039e4:	4b30      	ldr	r3, [pc, #192]	@ (8003aa8 <main+0x324>)
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80039ec:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80039f0:	4a2e      	ldr	r2, [pc, #184]	@ (8003aac <main+0x328>)
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	4413      	add	r3, r2
 80039f6:	edc3 7a00 	vstr	s15, [r3]
      vib_i = (uint8_t)((vib_i+1u) % VIB_LEN);
 80039fa:	4b2b      	ldr	r3, [pc, #172]	@ (8003aa8 <main+0x324>)
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	1c59      	adds	r1, r3, #1
 8003a00:	4b1c      	ldr	r3, [pc, #112]	@ (8003a74 <main+0x2f0>)
 8003a02:	fba3 2301 	umull	r2, r3, r3, r1
 8003a06:	08da      	lsrs	r2, r3, #3
 8003a08:	4613      	mov	r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	4413      	add	r3, r2
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	1aca      	subs	r2, r1, r3
 8003a12:	b2d2      	uxtb	r2, r2
 8003a14:	4b24      	ldr	r3, [pc, #144]	@ (8003aa8 <main+0x324>)
 8003a16:	701a      	strb	r2, [r3, #0]
      if (vib_n < VIB_LEN) vib_n++;
 8003a18:	4b25      	ldr	r3, [pc, #148]	@ (8003ab0 <main+0x32c>)
 8003a1a:	781b      	ldrb	r3, [r3, #0]
 8003a1c:	2b09      	cmp	r3, #9
 8003a1e:	d805      	bhi.n	8003a2c <main+0x2a8>
 8003a20:	4b23      	ldr	r3, [pc, #140]	@ (8003ab0 <main+0x32c>)
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	3301      	adds	r3, #1
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	4b21      	ldr	r3, [pc, #132]	@ (8003ab0 <main+0x32c>)
 8003a2a:	701a      	strb	r2, [r3, #0]
      float sum=0.0f;
 8003a2c:	f04f 0300 	mov.w	r3, #0
 8003a30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      for (uint8_t i=0;i<vib_n;i++) sum += vib_sq[i];
 8003a34:	2300      	movs	r3, #0
 8003a36:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8003a3a:	e04d      	b.n	8003ad8 <main+0x354>
 8003a3c:	20001e74 	.word	0x20001e74
 8003a40:	400624dd 	.word	0x400624dd
 8003a44:	200002c8 	.word	0x200002c8
 8003a48:	3f19999a 	.word	0x3f19999a
 8003a4c:	42f00000 	.word	0x42f00000
 8003a50:	0800d534 	.word	0x0800d534
 8003a54:	20000250 	.word	0x20000250
 8003a58:	0800d554 	.word	0x0800d554
 8003a5c:	0800d560 	.word	0x0800d560
 8003a60:	0800d574 	.word	0x0800d574
 8003a64:	200002c0 	.word	0x200002c0
 8003a68:	200002bc 	.word	0x200002bc
 8003a6c:	200019f6 	.word	0x200019f6
 8003a70:	200019f4 	.word	0x200019f4
 8003a74:	cccccccd 	.word	0xcccccccd
 8003a78:	0800d62c 	.word	0x0800d62c
 8003a7c:	200019a4 	.word	0x200019a4
 8003a80:	200019a0 	.word	0x200019a0
 8003a84:	2000199c 	.word	0x2000199c
 8003a88:	20001998 	.word	0x20001998
 8003a8c:	20001994 	.word	0x20001994
 8003a90:	20001990 	.word	0x20001990
 8003a94:	200019a8 	.word	0x200019a8
 8003a98:	42652ee0 	.word	0x42652ee0
 8003a9c:	3e4ccccd 	.word	0x3e4ccccd
 8003aa0:	200019ac 	.word	0x200019ac
 8003aa4:	200019b0 	.word	0x200019b0
 8003aa8:	200019dc 	.word	0x200019dc
 8003aac:	200019b4 	.word	0x200019b4
 8003ab0:	200019dd 	.word	0x200019dd
 8003ab4:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8003ab8:	4a84      	ldr	r2, [pc, #528]	@ (8003ccc <main+0x548>)
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	4413      	add	r3, r2
 8003abe:	edd3 7a00 	vldr	s15, [r3]
 8003ac2:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8003ac6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003aca:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
 8003ace:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8003ad8:	4b7d      	ldr	r3, [pc, #500]	@ (8003cd0 <main+0x54c>)
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	f897 20b3 	ldrb.w	r2, [r7, #179]	@ 0xb3
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d3e7      	bcc.n	8003ab4 <main+0x330>
      g_vibr_rms_g = sqrtf(sum / (float)vib_n);
 8003ae4:	4b7a      	ldr	r3, [pc, #488]	@ (8003cd0 <main+0x54c>)
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	ee07 3a90 	vmov	s15, r3
 8003aec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003af0:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8003af4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003af8:	eeb0 0a66 	vmov.f32	s0, s13
 8003afc:	f008 ff08 	bl	800c910 <sqrtf>
 8003b00:	eef0 7a40 	vmov.f32	s15, s0
 8003b04:	4b73      	ldr	r3, [pc, #460]	@ (8003cd4 <main+0x550>)
 8003b06:	edc3 7a00 	vstr	s15, [r3]

      t_last_imu = now;
 8003b0a:	4a73      	ldr	r2, [pc, #460]	@ (8003cd8 <main+0x554>)
 8003b0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b10:	6013      	str	r3, [r2, #0]
    }

    /* BME every 1 s */
    if ((now - t_last_bme) >= BME_PERIOD_MS) {
 8003b12:	4b72      	ldr	r3, [pc, #456]	@ (8003cdc <main+0x558>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003b20:	f0c0 809c 	bcc.w	8003c5c <main+0x4d8>
      if (bme280_read(&g_temp_c, &g_press_hpa, &g_hum_rh) == 0) {
 8003b24:	4a6e      	ldr	r2, [pc, #440]	@ (8003ce0 <main+0x55c>)
 8003b26:	496f      	ldr	r1, [pc, #444]	@ (8003ce4 <main+0x560>)
 8003b28:	486f      	ldr	r0, [pc, #444]	@ (8003ce8 <main+0x564>)
 8003b2a:	f000 fc29 	bl	8004380 <bme280_read>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	f040 808f 	bne.w	8003c54 <main+0x4d0>
        /* Calibrate P0 at start */
        if (!g_p0_set) {
 8003b36:	4b6d      	ldr	r3, [pc, #436]	@ (8003cec <main+0x568>)
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d106      	bne.n	8003b4c <main+0x3c8>
          if (ALT_CALIBRATION_M != 0.0f) {
            g_p0_hpa = g_press_hpa / powf(1.0f - (ALT_CALIBRATION_M/44330.0f), 5.255f);
          } else {
            g_p0_hpa = g_press_hpa; /* ALT=0 at start */
 8003b3e:	4b69      	ldr	r3, [pc, #420]	@ (8003ce4 <main+0x560>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a6b      	ldr	r2, [pc, #428]	@ (8003cf0 <main+0x56c>)
 8003b44:	6013      	str	r3, [r2, #0]
          }
          g_p0_set = 1;
 8003b46:	4b69      	ldr	r3, [pc, #420]	@ (8003cec <main+0x568>)
 8003b48:	2201      	movs	r2, #1
 8003b4a:	701a      	strb	r2, [r3, #0]
        }

        /* Altitude (ISA-like) */
        float ratio = CLAMP(g_press_hpa / g_p0_hpa, 0.001f, 2.0f);
 8003b4c:	4b65      	ldr	r3, [pc, #404]	@ (8003ce4 <main+0x560>)
 8003b4e:	edd3 6a00 	vldr	s13, [r3]
 8003b52:	4b67      	ldr	r3, [pc, #412]	@ (8003cf0 <main+0x56c>)
 8003b54:	ed93 7a00 	vldr	s14, [r3]
 8003b58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b5c:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8003cf4 <main+0x570>
 8003b60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b68:	d502      	bpl.n	8003b70 <main+0x3ec>
 8003b6a:	eddf 7a62 	vldr	s15, [pc, #392]	@ 8003cf4 <main+0x570>
 8003b6e:	e019      	b.n	8003ba4 <main+0x420>
 8003b70:	4b5c      	ldr	r3, [pc, #368]	@ (8003ce4 <main+0x560>)
 8003b72:	edd3 6a00 	vldr	s13, [r3]
 8003b76:	4b5e      	ldr	r3, [pc, #376]	@ (8003cf0 <main+0x56c>)
 8003b78:	ed93 7a00 	vldr	s14, [r3]
 8003b7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b80:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8003b84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b8c:	dd02      	ble.n	8003b94 <main+0x410>
 8003b8e:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8003b92:	e007      	b.n	8003ba4 <main+0x420>
 8003b94:	4b53      	ldr	r3, [pc, #332]	@ (8003ce4 <main+0x560>)
 8003b96:	edd3 6a00 	vldr	s13, [r3]
 8003b9a:	4b55      	ldr	r3, [pc, #340]	@ (8003cf0 <main+0x56c>)
 8003b9c:	ed93 7a00 	vldr	s14, [r3]
 8003ba0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ba4:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
        g_prev_alt_m = g_alt_m;
 8003ba8:	4b53      	ldr	r3, [pc, #332]	@ (8003cf8 <main+0x574>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a53      	ldr	r2, [pc, #332]	@ (8003cfc <main+0x578>)
 8003bae:	6013      	str	r3, [r2, #0]
        g_alt_m = 44330.0f * (1.0f - powf(ratio, 0.19029495f));
 8003bb0:	eddf 0a53 	vldr	s1, [pc, #332]	@ 8003d00 <main+0x57c>
 8003bb4:	ed97 0a25 	vldr	s0, [r7, #148]	@ 0x94
 8003bb8:	f008 fe52 	bl	800c860 <powf>
 8003bbc:	eef0 7a40 	vmov.f32	s15, s0
 8003bc0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003bc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bc8:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8003d04 <main+0x580>
 8003bcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bd0:	4b49      	ldr	r3, [pc, #292]	@ (8003cf8 <main+0x574>)
 8003bd2:	edc3 7a00 	vstr	s15, [r3]

        /* Total ascent: only positive dh and while moving */
        float dh = g_alt_m - g_prev_alt_m;
 8003bd6:	4b48      	ldr	r3, [pc, #288]	@ (8003cf8 <main+0x574>)
 8003bd8:	ed93 7a00 	vldr	s14, [r3]
 8003bdc:	4b47      	ldr	r3, [pc, #284]	@ (8003cfc <main+0x578>)
 8003bde:	edd3 7a00 	vldr	s15, [r3]
 8003be2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003be6:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
        if (dh > 0.25f && g_speed_kmh >= SPEED_MIN_MOVING_KMH) {
 8003bea:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8003bee:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8003bf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bfa:	dd13      	ble.n	8003c24 <main+0x4a0>
 8003bfc:	4b42      	ldr	r3, [pc, #264]	@ (8003d08 <main+0x584>)
 8003bfe:	edd3 7a00 	vldr	s15, [r3]
 8003c02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003c06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c0e:	db09      	blt.n	8003c24 <main+0x4a0>
          g_total_ascent_m += dh;
 8003c10:	4b3e      	ldr	r3, [pc, #248]	@ (8003d0c <main+0x588>)
 8003c12:	ed93 7a00 	vldr	s14, [r3]
 8003c16:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8003c1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c1e:	4b3b      	ldr	r3, [pc, #236]	@ (8003d0c <main+0x588>)
 8003c20:	edc3 7a00 	vstr	s15, [r3]
        }

        /* Dew point & pressure trend */
        g_dewpoint_c = dewpoint_c(g_temp_c, g_hum_rh);
 8003c24:	4b30      	ldr	r3, [pc, #192]	@ (8003ce8 <main+0x564>)
 8003c26:	edd3 7a00 	vldr	s15, [r3]
 8003c2a:	4b2d      	ldr	r3, [pc, #180]	@ (8003ce0 <main+0x55c>)
 8003c2c:	ed93 7a00 	vldr	s14, [r3]
 8003c30:	eef0 0a47 	vmov.f32	s1, s14
 8003c34:	eeb0 0a67 	vmov.f32	s0, s15
 8003c38:	f000 fbea 	bl	8004410 <dewpoint_c>
 8003c3c:	eef0 7a40 	vmov.f32	s15, s0
 8003c40:	4b33      	ldr	r3, [pc, #204]	@ (8003d10 <main+0x58c>)
 8003c42:	edc3 7a00 	vstr	s15, [r3]
        update_pressure_trend(g_press_hpa);
 8003c46:	4b27      	ldr	r3, [pc, #156]	@ (8003ce4 <main+0x560>)
 8003c48:	edd3 7a00 	vldr	s15, [r3]
 8003c4c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c50:	f000 fc3e 	bl	80044d0 <update_pressure_trend>
      }
      t_last_bme = now;
 8003c54:	4a21      	ldr	r2, [pc, #132]	@ (8003cdc <main+0x558>)
 8003c56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003c5a:	6013      	str	r3, [r2, #0]
    }

    /* UI  draw active page */
    switch (g_ui_page) {
 8003c5c:	4b2d      	ldr	r3, [pc, #180]	@ (8003d14 <main+0x590>)
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	3b01      	subs	r3, #1
 8003c62:	2b03      	cmp	r3, #3
 8003c64:	d80a      	bhi.n	8003c7c <main+0x4f8>
 8003c66:	a201      	add	r2, pc, #4	@ (adr r2, 8003c6c <main+0x4e8>)
 8003c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6c:	08003c83 	.word	0x08003c83
 8003c70:	08003c89 	.word	0x08003c89
 8003c74:	08003c8f 	.word	0x08003c8f
 8003c78:	08003c95 	.word	0x08003c95
      default:
      case PAGE_RIDE:  UI_DrawRide();  break;
 8003c7c:	f000 fe34 	bl	80048e8 <UI_DrawRide>
 8003c80:	e00b      	b.n	8003c9a <main+0x516>
      case PAGE_CLIMB: UI_DrawClimb(); break;
 8003c82:	f000 ff37 	bl	8004af4 <UI_DrawClimb>
 8003c86:	e008      	b.n	8003c9a <main+0x516>
      case PAGE_ENV:   UI_DrawEnv();   break;
 8003c88:	f000 ffb6 	bl	8004bf8 <UI_DrawEnv>
 8003c8c:	e005      	b.n	8003c9a <main+0x516>
      case PAGE_IMU:   UI_DrawIMU();   break;
 8003c8e:	f001 f83b 	bl	8004d08 <UI_DrawIMU>
 8003c92:	e002      	b.n	8003c9a <main+0x516>
      case PAGE_STATS: UI_DrawStats(); break;
 8003c94:	f001 f8ae 	bl	8004df4 <UI_DrawStats>
 8003c98:	bf00      	nop
    }

    /* CSV log every ~50 ms */
    float avg_mov = (g_moving_ms>0)
 8003c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8003d18 <main+0x594>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
        ? ( (g_trip_m/1000.0f) / ((float)g_moving_ms/3600000.0f) )
        : 0.0f;
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d044      	beq.n	8003d2c <main+0x5a8>
        ? ( (g_trip_m/1000.0f) / ((float)g_moving_ms/3600000.0f) )
 8003ca2:	4b1e      	ldr	r3, [pc, #120]	@ (8003d1c <main+0x598>)
 8003ca4:	edd3 7a00 	vldr	s15, [r3]
 8003ca8:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003d20 <main+0x59c>
 8003cac:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003cb0:	4b19      	ldr	r3, [pc, #100]	@ (8003d18 <main+0x594>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	ee07 3a90 	vmov	s15, r3
 8003cb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cbc:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8003d24 <main+0x5a0>
 8003cc0:	ee87 7a86 	vdiv.f32	s14, s15, s12
        : 0.0f;
 8003cc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cc8:	e032      	b.n	8003d30 <main+0x5ac>
 8003cca:	bf00      	nop
 8003ccc:	200019b4 	.word	0x200019b4
 8003cd0:	200019dd 	.word	0x200019dd
 8003cd4:	200019e0 	.word	0x200019e0
 8003cd8:	200002bc 	.word	0x200002bc
 8003cdc:	200002c0 	.word	0x200002c0
 8003ce0:	20000b70 	.word	0x20000b70
 8003ce4:	20000b6c 	.word	0x20000b6c
 8003ce8:	20000b68 	.word	0x20000b68
 8003cec:	20000314 	.word	0x20000314
 8003cf0:	20000004 	.word	0x20000004
 8003cf4:	3a83126f 	.word	0x3a83126f
 8003cf8:	20000318 	.word	0x20000318
 8003cfc:	2000031c 	.word	0x2000031c
 8003d00:	3e42dcae 	.word	0x3e42dcae
 8003d04:	472d2a00 	.word	0x472d2a00
 8003d08:	200002fc 	.word	0x200002fc
 8003d0c:	20000328 	.word	0x20000328
 8003d10:	20000b74 	.word	0x20000b74
 8003d14:	200019f4 	.word	0x200019f4
 8003d18:	20000310 	.word	0x20000310
 8003d1c:	2000030c 	.word	0x2000030c
 8003d20:	447a0000 	.word	0x447a0000
 8003d24:	4a5bba00 	.word	0x4a5bba00
 8003d28:	00000000 	.word	0x00000000
 8003d2c:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 8003d28 <main+0x5a4>
    float avg_mov = (g_moving_ms>0)
 8003d30:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c

    uart_printf("%lu,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.2f,"
 8003d34:	4b78      	ldr	r3, [pc, #480]	@ (8003f18 <main+0x794>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7fc fc05 	bl	8000548 <__aeabi_f2d>
 8003d3e:	e9c7 0120 	strd	r0, r1, [r7, #128]	@ 0x80
 8003d42:	4b76      	ldr	r3, [pc, #472]	@ (8003f1c <main+0x798>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fc fbfe 	bl	8000548 <__aeabi_f2d>
 8003d4c:	e9c7 011e 	strd	r0, r1, [r7, #120]	@ 0x78
 8003d50:	4b73      	ldr	r3, [pc, #460]	@ (8003f20 <main+0x79c>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7fc fbf7 	bl	8000548 <__aeabi_f2d>
 8003d5a:	e9c7 011c 	strd	r0, r1, [r7, #112]	@ 0x70
 8003d5e:	4b71      	ldr	r3, [pc, #452]	@ (8003f24 <main+0x7a0>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fc fbf0 	bl	8000548 <__aeabi_f2d>
 8003d68:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
 8003d6c:	4b6e      	ldr	r3, [pc, #440]	@ (8003f28 <main+0x7a4>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7fc fbe9 	bl	8000548 <__aeabi_f2d>
 8003d76:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
 8003d7a:	4b6c      	ldr	r3, [pc, #432]	@ (8003f2c <main+0x7a8>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7fc fbe2 	bl	8000548 <__aeabi_f2d>
 8003d84:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 8003d88:	4b69      	ldr	r3, [pc, #420]	@ (8003f30 <main+0x7ac>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f7fc fbdb 	bl	8000548 <__aeabi_f2d>
 8003d92:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
 8003d96:	4b67      	ldr	r3, [pc, #412]	@ (8003f34 <main+0x7b0>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7fc fbd4 	bl	8000548 <__aeabi_f2d>
 8003da0:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
 8003da4:	4b64      	ldr	r3, [pc, #400]	@ (8003f38 <main+0x7b4>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7fc fbcd 	bl	8000548 <__aeabi_f2d>
 8003dae:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 8003db2:	4b62      	ldr	r3, [pc, #392]	@ (8003f3c <main+0x7b8>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7fc fbc6 	bl	8000548 <__aeabi_f2d>
 8003dbc:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
 8003dc0:	4b5f      	ldr	r3, [pc, #380]	@ (8003f40 <main+0x7bc>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f7fc fbbf 	bl	8000548 <__aeabi_f2d>
 8003dca:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
 8003dce:	4b5d      	ldr	r3, [pc, #372]	@ (8003f44 <main+0x7c0>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7fc fbb8 	bl	8000548 <__aeabi_f2d>
 8003dd8:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 8003ddc:	4b5a      	ldr	r3, [pc, #360]	@ (8003f48 <main+0x7c4>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7fc fbb1 	bl	8000548 <__aeabi_f2d>
 8003de6:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8003dea:	4b58      	ldr	r3, [pc, #352]	@ (8003f4c <main+0x7c8>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fc fbaa 	bl	8000548 <__aeabi_f2d>
 8003df4:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8003df8:	4b55      	ldr	r3, [pc, #340]	@ (8003f50 <main+0x7cc>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fc fba3 	bl	8000548 <__aeabi_f2d>
 8003e02:	e9c7 0104 	strd	r0, r1, [r7, #16]
                "%.2f,%.2f,%.2f,%.2f,%.1f,%.0f,%.1f,"
                "%.2f,%.3f,%lu,%.2f,%.2f,%.1f,%.1f,%.1f\r\n",
      (unsigned long)now,
      g_ax,g_ay,g_az,g_gx,g_gy,g_gz,g_t_imu_c,
      g_temp_c,g_press_hpa,g_hum_rh,g_alt_m,g_grade_pct,g_vam_mph,
      g_total_ascent_m,g_speed_kmh,g_trip_m/1000.0f,(unsigned long)(g_moving_ms/1000U),
 8003e06:	4b53      	ldr	r3, [pc, #332]	@ (8003f54 <main+0x7d0>)
 8003e08:	edd3 7a00 	vldr	s15, [r3]
 8003e0c:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8003f58 <main+0x7d4>
 8003e10:	eec7 6a87 	vdiv.f32	s13, s15, s14
    uart_printf("%lu,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.2f,"
 8003e14:	ee16 0a90 	vmov	r0, s13
 8003e18:	f7fc fb96 	bl	8000548 <__aeabi_f2d>
 8003e1c:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003e20:	4b4e      	ldr	r3, [pc, #312]	@ (8003f5c <main+0x7d8>)
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	4b4e      	ldr	r3, [pc, #312]	@ (8003f60 <main+0x7dc>)
 8003e26:	fba3 2302 	umull	r2, r3, r3, r2
 8003e2a:	099e      	lsrs	r6, r3, #6
 8003e2c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8003e30:	f7fc fb8a 	bl	8000548 <__aeabi_f2d>
 8003e34:	e9c7 0100 	strd	r0, r1, [r7]
 8003e38:	4b4a      	ldr	r3, [pc, #296]	@ (8003f64 <main+0x7e0>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7fc fb83 	bl	8000548 <__aeabi_f2d>
 8003e42:	4682      	mov	sl, r0
 8003e44:	468b      	mov	fp, r1
 8003e46:	4b48      	ldr	r3, [pc, #288]	@ (8003f68 <main+0x7e4>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7fc fb7c 	bl	8000548 <__aeabi_f2d>
 8003e50:	4680      	mov	r8, r0
 8003e52:	4689      	mov	r9, r1
 8003e54:	4b45      	ldr	r3, [pc, #276]	@ (8003f6c <main+0x7e8>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7fc fb75 	bl	8000548 <__aeabi_f2d>
 8003e5e:	4604      	mov	r4, r0
 8003e60:	460d      	mov	r5, r1
 8003e62:	4b43      	ldr	r3, [pc, #268]	@ (8003f70 <main+0x7ec>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4618      	mov	r0, r3
 8003e68:	f7fc fb6e 	bl	8000548 <__aeabi_f2d>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	460b      	mov	r3, r1
 8003e70:	e9cd 2328 	strd	r2, r3, [sp, #160]	@ 0xa0
 8003e74:	e9cd 4526 	strd	r4, r5, [sp, #152]	@ 0x98
 8003e78:	e9cd 8924 	strd	r8, r9, [sp, #144]	@ 0x90
 8003e7c:	e9cd ab22 	strd	sl, fp, [sp, #136]	@ 0x88
 8003e80:	ed97 7b00 	vldr	d7, [r7]
 8003e84:	ed8d 7b20 	vstr	d7, [sp, #128]	@ 0x80
 8003e88:	961e      	str	r6, [sp, #120]	@ 0x78
 8003e8a:	ed97 7b02 	vldr	d7, [r7, #8]
 8003e8e:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
 8003e92:	ed97 7b04 	vldr	d7, [r7, #16]
 8003e96:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 8003e9a:	ed97 7b06 	vldr	d7, [r7, #24]
 8003e9e:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 8003ea2:	ed97 7b08 	vldr	d7, [r7, #32]
 8003ea6:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 8003eaa:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8003eae:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8003eb2:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8003eb6:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 8003eba:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8003ebe:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8003ec2:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8003ec6:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8003eca:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8003ece:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8003ed2:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 8003ed6:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8003eda:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8003ede:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003ee2:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8003ee6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003eea:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8003eee:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003ef2:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8003ef6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003efa:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8003efe:	ed8d 7b00 	vstr	d7, [sp]
 8003f02:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8003f06:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8003f0a:	481a      	ldr	r0, [pc, #104]	@ (8003f74 <main+0x7f0>)
 8003f0c:	f7ff fbdc 	bl	80036c8 <uart_printf>
      avg_mov,g_max_speed_kmh,g_power_w,g_power_avg_w,g_kcal_total
    );
    LowPower_EnterStop2();
 8003f10:	f001 fa34 	bl	800537c <LowPower_EnterStop2>
  while (1) {
 8003f14:	e480      	b.n	8003818 <main+0x94>
 8003f16:	bf00      	nop
 8003f18:	20001990 	.word	0x20001990
 8003f1c:	20001994 	.word	0x20001994
 8003f20:	20001998 	.word	0x20001998
 8003f24:	2000199c 	.word	0x2000199c
 8003f28:	200019a0 	.word	0x200019a0
 8003f2c:	200019a4 	.word	0x200019a4
 8003f30:	200019a8 	.word	0x200019a8
 8003f34:	20000b68 	.word	0x20000b68
 8003f38:	20000b6c 	.word	0x20000b6c
 8003f3c:	20000b70 	.word	0x20000b70
 8003f40:	20000318 	.word	0x20000318
 8003f44:	20000320 	.word	0x20000320
 8003f48:	20000324 	.word	0x20000324
 8003f4c:	20000328 	.word	0x20000328
 8003f50:	200002fc 	.word	0x200002fc
 8003f54:	2000030c 	.word	0x2000030c
 8003f58:	447a0000 	.word	0x447a0000
 8003f5c:	20000310 	.word	0x20000310
 8003f60:	10624dd3 	.word	0x10624dd3
 8003f64:	20000308 	.word	0x20000308
 8003f68:	200019e4 	.word	0x200019e4
 8003f6c:	200019e8 	.word	0x200019e8
 8003f70:	200019ec 	.word	0x200019ec
 8003f74:	0800d644 	.word	0x0800d644

08003f78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b096      	sub	sp, #88	@ 0x58
 8003f7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f7e:	f107 0314 	add.w	r3, r7, #20
 8003f82:	2244      	movs	r2, #68	@ 0x44
 8003f84:	2100      	movs	r1, #0
 8003f86:	4618      	mov	r0, r3
 8003f88:	f006 fb86 	bl	800a698 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f8c:	463b      	mov	r3, r7
 8003f8e:	2200      	movs	r2, #0
 8003f90:	601a      	str	r2, [r3, #0]
 8003f92:	605a      	str	r2, [r3, #4]
 8003f94:	609a      	str	r2, [r3, #8]
 8003f96:	60da      	str	r2, [r3, #12]
 8003f98:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003f9a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003f9e:	f003 f9ef 	bl	8007380 <HAL_PWREx_ControlVoltageScaling>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d001      	beq.n	8003fac <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003fa8:	f001 f9e2 	bl	8005370 <Error_Handler>
  }

  /** Configure LSE Drive Capability */
  HAL_PWR_EnableBkUpAccess();
 8003fac:	f003 f9ca 	bl	8007344 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003fb0:	4b25      	ldr	r3, [pc, #148]	@ (8004048 <SystemClock_Config+0xd0>)
 8003fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fb6:	4a24      	ldr	r2, [pc, #144]	@ (8004048 <SystemClock_Config+0xd0>)
 8003fb8:	f023 0318 	bic.w	r3, r3, #24
 8003fbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003fc0:	4b21      	ldr	r3, [pc, #132]	@ (8004048 <SystemClock_Config+0xd0>)
 8003fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fc6:	4a20      	ldr	r2, [pc, #128]	@ (8004048 <SystemClock_Config+0xd0>)
 8003fc8:	f023 0318 	bic.w	r3, r3, #24
 8003fcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8003fd0:	2314      	movs	r3, #20
 8003fd2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003fe0:	2360      	movs	r3, #96	@ 0x60
 8003fe2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003fec:	2301      	movs	r3, #1
 8003fee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8003ff0:	2310      	movs	r3, #16
 8003ff2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003ff4:	2307      	movs	r3, #7
 8003ff6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003ff8:	2302      	movs	r3, #2
 8003ffa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004000:	f107 0314 	add.w	r3, r7, #20
 8004004:	4618      	mov	r0, r3
 8004006:	f003 fa3d 	bl	8007484 <HAL_RCC_OscConfig>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d001      	beq.n	8004014 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8004010:	f001 f9ae 	bl	8005370 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004014:	230f      	movs	r3, #15
 8004016:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004018:	2303      	movs	r3, #3
 800401a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800401c:	2300      	movs	r3, #0
 800401e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004020:	2300      	movs	r3, #0
 8004022:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004024:	2300      	movs	r3, #0
 8004026:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004028:	463b      	mov	r3, r7
 800402a:	2101      	movs	r1, #1
 800402c:	4618      	mov	r0, r3
 800402e:	f003 fe3d 	bl	8007cac <HAL_RCC_ClockConfig>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d001      	beq.n	800403c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8004038:	f001 f99a 	bl	8005370 <Error_Handler>
  }

  /** Enable MSI Auto calibration */
  HAL_RCCEx_EnableMSIPLLMode();
 800403c:	f004 fa50 	bl	80084e0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8004040:	bf00      	nop
 8004042:	3758      	adds	r7, #88	@ 0x58
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	40021000 	.word	0x40021000

0800404c <bmi160_init_polling>:

/* ==================== BMI160 ==================== */
static void bmi160_init_polling(void)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	af00      	add	r7, sp, #0
  if (bmi160_init(&dev_bmi) != BMI160_OK) {
 8004050:	4817      	ldr	r0, [pc, #92]	@ (80040b0 <bmi160_init_polling+0x64>)
 8004052:	f7fd ff8a 	bl	8001f6a <bmi160_init>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d004      	beq.n	8004066 <bmi160_init_polling+0x1a>
    uart_puts("BMI160 init FAIL\r\n");
 800405c:	4815      	ldr	r0, [pc, #84]	@ (80040b4 <bmi160_init_polling+0x68>)
 800405e:	f7ff fb1d 	bl	800369c <uart_puts>
    Error_Handler();
 8004062:	f001 f985 	bl	8005370 <Error_Handler>
  }
  dev_bmi.accel_cfg.odr   = BMI160_ACCEL_ODR_25HZ;
 8004066:	4b12      	ldr	r3, [pc, #72]	@ (80040b0 <bmi160_init_polling+0x64>)
 8004068:	2206      	movs	r2, #6
 800406a:	715a      	strb	r2, [r3, #5]
  dev_bmi.accel_cfg.range = BMI160_ACCEL_RANGE_2G;
 800406c:	4b10      	ldr	r3, [pc, #64]	@ (80040b0 <bmi160_init_polling+0x64>)
 800406e:	2203      	movs	r2, #3
 8004070:	719a      	strb	r2, [r3, #6]
  dev_bmi.accel_cfg.bw    = BMI160_ACCEL_BW_NORMAL_AVG4;
 8004072:	4b0f      	ldr	r3, [pc, #60]	@ (80040b0 <bmi160_init_polling+0x64>)
 8004074:	2202      	movs	r2, #2
 8004076:	71da      	strb	r2, [r3, #7]
  dev_bmi.accel_cfg.power = BMI160_ACCEL_NORMAL_MODE;
 8004078:	4b0d      	ldr	r3, [pc, #52]	@ (80040b0 <bmi160_init_polling+0x64>)
 800407a:	2211      	movs	r2, #17
 800407c:	711a      	strb	r2, [r3, #4]

  dev_bmi.gyro_cfg.odr    = BMI160_GYRO_ODR_25HZ;
 800407e:	4b0c      	ldr	r3, [pc, #48]	@ (80040b0 <bmi160_init_polling+0x64>)
 8004080:	2206      	movs	r2, #6
 8004082:	735a      	strb	r2, [r3, #13]
  dev_bmi.gyro_cfg.range  = BMI160_GYRO_RANGE_250_DPS;
 8004084:	4b0a      	ldr	r3, [pc, #40]	@ (80040b0 <bmi160_init_polling+0x64>)
 8004086:	2203      	movs	r2, #3
 8004088:	739a      	strb	r2, [r3, #14]
  dev_bmi.gyro_cfg.bw     = BMI160_GYRO_BW_NORMAL_MODE;
 800408a:	4b09      	ldr	r3, [pc, #36]	@ (80040b0 <bmi160_init_polling+0x64>)
 800408c:	2202      	movs	r2, #2
 800408e:	73da      	strb	r2, [r3, #15]
  dev_bmi.gyro_cfg.power  = BMI160_GYRO_NORMAL_MODE;
 8004090:	4b07      	ldr	r3, [pc, #28]	@ (80040b0 <bmi160_init_polling+0x64>)
 8004092:	2215      	movs	r2, #21
 8004094:	731a      	strb	r2, [r3, #12]

  if (bmi160_set_sens_conf(&dev_bmi) != BMI160_OK) {
 8004096:	4806      	ldr	r0, [pc, #24]	@ (80040b0 <bmi160_init_polling+0x64>)
 8004098:	f7fd fff0 	bl	800207c <bmi160_set_sens_conf>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d004      	beq.n	80040ac <bmi160_init_polling+0x60>
    uart_puts("BMI160 cfg FAIL\r\n");
 80040a2:	4805      	ldr	r0, [pc, #20]	@ (80040b8 <bmi160_init_polling+0x6c>)
 80040a4:	f7ff fafa 	bl	800369c <uart_puts>
    Error_Handler();
 80040a8:	f001 f962 	bl	8005370 <Error_Handler>
  }
}
 80040ac:	bf00      	nop
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	20000250 	.word	0x20000250
 80040b4:	0800d6b8 	.word	0x0800d6b8
 80040b8:	0800d6cc 	.word	0x0800d6cc

080040bc <bmi160_read_acc_gyr>:

static int bmi160_read_acc_gyr(float *ax_g, float *ay_g, float *az_g,
                               float *gx_dps, float *gy_dps, float *gz_dps)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b08a      	sub	sp, #40	@ 0x28
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
 80040c8:	603b      	str	r3, [r7, #0]
  struct bmi160_sensor_data a, g;
  if (bmi160_get_sensor_data(BMI160_ACCEL_SEL|BMI160_GYRO_SEL, &a, &g, &dev_bmi) != BMI160_OK)
 80040ca:	f107 0210 	add.w	r2, r7, #16
 80040ce:	f107 011c 	add.w	r1, r7, #28
 80040d2:	4b2e      	ldr	r3, [pc, #184]	@ (800418c <bmi160_read_acc_gyr+0xd0>)
 80040d4:	2003      	movs	r0, #3
 80040d6:	f7fe f82b 	bl	8002130 <bmi160_get_sensor_data>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d002      	beq.n	80040e6 <bmi160_read_acc_gyr+0x2a>
    return -1;
 80040e0:	f04f 33ff 	mov.w	r3, #4294967295
 80040e4:	e04e      	b.n	8004184 <bmi160_read_acc_gyr+0xc8>

  *ax_g = a.x / ACC_LSB_PER_G_2G;
 80040e6:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80040ea:	ee07 3a90 	vmov	s15, r3
 80040ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80040f2:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8004190 <bmi160_read_acc_gyr+0xd4>
 80040f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	edc3 7a00 	vstr	s15, [r3]
  *ay_g = a.y / ACC_LSB_PER_G_2G;
 8004100:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004104:	ee07 3a90 	vmov	s15, r3
 8004108:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800410c:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8004190 <bmi160_read_acc_gyr+0xd4>
 8004110:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	edc3 7a00 	vstr	s15, [r3]
  *az_g = a.z / ACC_LSB_PER_G_2G;
 800411a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800411e:	ee07 3a90 	vmov	s15, r3
 8004122:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004126:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8004190 <bmi160_read_acc_gyr+0xd4>
 800412a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	edc3 7a00 	vstr	s15, [r3]
  *gx_dps = g.x / GYR_LSB_PER_DPS_250;
 8004134:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004138:	ee07 3a90 	vmov	s15, r3
 800413c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004140:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8004194 <bmi160_read_acc_gyr+0xd8>
 8004144:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	edc3 7a00 	vstr	s15, [r3]
  *gy_dps = g.y / GYR_LSB_PER_DPS_250;
 800414e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004152:	ee07 3a90 	vmov	s15, r3
 8004156:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800415a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8004194 <bmi160_read_acc_gyr+0xd8>
 800415e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004164:	edc3 7a00 	vstr	s15, [r3]
  *gz_dps = g.z / GYR_LSB_PER_DPS_250;
 8004168:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800416c:	ee07 3a90 	vmov	s15, r3
 8004170:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004174:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8004194 <bmi160_read_acc_gyr+0xd8>
 8004178:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800417c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800417e:	edc3 7a00 	vstr	s15, [r3]
  return 0;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3728      	adds	r7, #40	@ 0x28
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	20000250 	.word	0x20000250
 8004190:	46800000 	.word	0x46800000
 8004194:	43033333 	.word	0x43033333

08004198 <bmi160_read_temperature_c>:

/* TEMP_LSB(0x20)/MSB(0x21) -> T[C]  23 + raw/512 */
static float bmi160_read_temperature_c(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
  int16_t raw = 0;
 800419e:	2300      	movs	r3, #0
 80041a0:	80fb      	strh	r3, [r7, #6]
  (void)bmi160_get_regs(0x20, (uint8_t*)&raw, 2, &dev_bmi);
 80041a2:	1db9      	adds	r1, r7, #6
 80041a4:	4b0b      	ldr	r3, [pc, #44]	@ (80041d4 <bmi160_read_temperature_c+0x3c>)
 80041a6:	2202      	movs	r2, #2
 80041a8:	2020      	movs	r0, #32
 80041aa:	f7fd fe48 	bl	8001e3e <bmi160_get_regs>
  return 23.0f + ((float)raw / 512.0f);
 80041ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041b2:	ee07 3a90 	vmov	s15, r3
 80041b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80041ba:	eddf 6a07 	vldr	s13, [pc, #28]	@ 80041d8 <bmi160_read_temperature_c+0x40>
 80041be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80041c2:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 80041c6:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80041ca:	eeb0 0a67 	vmov.f32	s0, s15
 80041ce:	3708      	adds	r7, #8
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	20000250 	.word	0x20000250
 80041d8:	44000000 	.word	0x44000000

080041dc <bme_i2c_read>:

/* ==================== BME280: I2C glue & fallback ==================== */
static int8_t bme_i2c_read(uint8_t reg, uint8_t *data, uint32_t len, void *intf_ptr)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b08a      	sub	sp, #40	@ 0x28
 80041e0:	af04      	add	r7, sp, #16
 80041e2:	60b9      	str	r1, [r7, #8]
 80041e4:	607a      	str	r2, [r7, #4]
 80041e6:	603b      	str	r3, [r7, #0]
 80041e8:	4603      	mov	r3, r0
 80041ea:	73fb      	strb	r3, [r7, #15]
  uint16_t addr = *(uint16_t*)intf_ptr;
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	881b      	ldrh	r3, [r3, #0]
 80041f0:	82fb      	strh	r3, [r7, #22]
  return (HAL_I2C_Mem_Read(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT,
 80041f2:	7bfb      	ldrb	r3, [r7, #15]
 80041f4:	b29a      	uxth	r2, r3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	8af9      	ldrh	r1, [r7, #22]
 80041fc:	2064      	movs	r0, #100	@ 0x64
 80041fe:	9002      	str	r0, [sp, #8]
 8004200:	9301      	str	r3, [sp, #4]
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	9300      	str	r3, [sp, #0]
 8004206:	2301      	movs	r3, #1
 8004208:	4806      	ldr	r0, [pc, #24]	@ (8004224 <bme_i2c_read+0x48>)
 800420a:	f002 fb3b 	bl	8006884 <HAL_I2C_Mem_Read>
 800420e:	4603      	mov	r3, r0
                           data, (uint16_t)len, 100) == HAL_OK) ? 0 : -1;
 8004210:	2b00      	cmp	r3, #0
 8004212:	d101      	bne.n	8004218 <bme_i2c_read+0x3c>
 8004214:	2300      	movs	r3, #0
 8004216:	e001      	b.n	800421c <bme_i2c_read+0x40>
 8004218:	f04f 33ff 	mov.w	r3, #4294967295
}
 800421c:	4618      	mov	r0, r3
 800421e:	3718      	adds	r7, #24
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}
 8004224:	200001fc 	.word	0x200001fc

08004228 <bme_i2c_write>:

static int8_t bme_i2c_write(uint8_t reg, const uint8_t *data, uint32_t len, void *intf_ptr)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b08a      	sub	sp, #40	@ 0x28
 800422c:	af04      	add	r7, sp, #16
 800422e:	60b9      	str	r1, [r7, #8]
 8004230:	607a      	str	r2, [r7, #4]
 8004232:	603b      	str	r3, [r7, #0]
 8004234:	4603      	mov	r3, r0
 8004236:	73fb      	strb	r3, [r7, #15]
  uint16_t addr = *(uint16_t*)intf_ptr;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	881b      	ldrh	r3, [r3, #0]
 800423c:	82fb      	strh	r3, [r7, #22]
  return (HAL_I2C_Mem_Write(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT,
 800423e:	7bfb      	ldrb	r3, [r7, #15]
 8004240:	b29a      	uxth	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	b29b      	uxth	r3, r3
 8004246:	8af9      	ldrh	r1, [r7, #22]
 8004248:	2064      	movs	r0, #100	@ 0x64
 800424a:	9002      	str	r0, [sp, #8]
 800424c:	9301      	str	r3, [sp, #4]
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	9300      	str	r3, [sp, #0]
 8004252:	2301      	movs	r3, #1
 8004254:	4806      	ldr	r0, [pc, #24]	@ (8004270 <bme_i2c_write+0x48>)
 8004256:	f002 fa01 	bl	800665c <HAL_I2C_Mem_Write>
 800425a:	4603      	mov	r3, r0
                            (uint8_t*)data, (uint16_t)len, 100) == HAL_OK) ? 0 : -1;
 800425c:	2b00      	cmp	r3, #0
 800425e:	d101      	bne.n	8004264 <bme_i2c_write+0x3c>
 8004260:	2300      	movs	r3, #0
 8004262:	e001      	b.n	8004268 <bme_i2c_write+0x40>
 8004264:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004268:	4618      	mov	r0, r3
 800426a:	3718      	adds	r7, #24
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	200001fc 	.word	0x200001fc

08004274 <bme_delay_us>:

static void bme_delay_us(uint32_t us, void *intf_ptr)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  (void)intf_ptr;
  HAL_Delay((us + 999U)/1000U);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8004284:	4a05      	ldr	r2, [pc, #20]	@ (800429c <bme_delay_us+0x28>)
 8004286:	fba2 2303 	umull	r2, r3, r2, r3
 800428a:	099b      	lsrs	r3, r3, #6
 800428c:	4618      	mov	r0, r3
 800428e:	f001 fe31 	bl	8005ef4 <HAL_Delay>
}
 8004292:	bf00      	nop
 8004294:	3708      	adds	r7, #8
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	10624dd3 	.word	0x10624dd3

080042a0 <bme_try_addr>:

static int bme_try_addr(uint16_t addr7)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	4603      	mov	r3, r0
 80042a8:	80fb      	strh	r3, [r7, #6]
  uint8_t id = 0;
 80042aa:	2300      	movs	r3, #0
 80042ac:	737b      	strb	r3, [r7, #13]
  uint16_t addr = (uint16_t)(addr7 << 1);
 80042ae:	88fb      	ldrh	r3, [r7, #6]
 80042b0:	005b      	lsls	r3, r3, #1
 80042b2:	81fb      	strh	r3, [r7, #14]
  dev_bme.intf     = BME280_I2C_INTF;
 80042b4:	4b25      	ldr	r3, [pc, #148]	@ (800434c <bme_try_addr+0xac>)
 80042b6:	2201      	movs	r2, #1
 80042b8:	705a      	strb	r2, [r3, #1]
  dev_bme.read     = bme_i2c_read;
 80042ba:	4b24      	ldr	r3, [pc, #144]	@ (800434c <bme_try_addr+0xac>)
 80042bc:	4a24      	ldr	r2, [pc, #144]	@ (8004350 <bme_try_addr+0xb0>)
 80042be:	60da      	str	r2, [r3, #12]
  dev_bme.write    = bme_i2c_write;
 80042c0:	4b22      	ldr	r3, [pc, #136]	@ (800434c <bme_try_addr+0xac>)
 80042c2:	4a24      	ldr	r2, [pc, #144]	@ (8004354 <bme_try_addr+0xb4>)
 80042c4:	611a      	str	r2, [r3, #16]
  dev_bme.delay_us = bme_delay_us;
 80042c6:	4b21      	ldr	r3, [pc, #132]	@ (800434c <bme_try_addr+0xac>)
 80042c8:	4a23      	ldr	r2, [pc, #140]	@ (8004358 <bme_try_addr+0xb8>)
 80042ca:	615a      	str	r2, [r3, #20]
  dev_bme.intf_ptr = &bme_addr;
 80042cc:	4b1f      	ldr	r3, [pc, #124]	@ (800434c <bme_try_addr+0xac>)
 80042ce:	4a23      	ldr	r2, [pc, #140]	@ (800435c <bme_try_addr+0xbc>)
 80042d0:	605a      	str	r2, [r3, #4]
  bme_addr = addr;
 80042d2:	4a22      	ldr	r2, [pc, #136]	@ (800435c <bme_try_addr+0xbc>)
 80042d4:	89fb      	ldrh	r3, [r7, #14]
 80042d6:	8013      	strh	r3, [r2, #0]

  if (bme_i2c_read(BME280_REG_CHIP_ID, &id, 1, &bme_addr) != 0 || id != BME280_CHIP_ID)
 80042d8:	f107 010d 	add.w	r1, r7, #13
 80042dc:	4b1f      	ldr	r3, [pc, #124]	@ (800435c <bme_try_addr+0xbc>)
 80042de:	2201      	movs	r2, #1
 80042e0:	20d0      	movs	r0, #208	@ 0xd0
 80042e2:	f7ff ff7b 	bl	80041dc <bme_i2c_read>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d102      	bne.n	80042f2 <bme_try_addr+0x52>
 80042ec:	7b7b      	ldrb	r3, [r7, #13]
 80042ee:	2b60      	cmp	r3, #96	@ 0x60
 80042f0:	d002      	beq.n	80042f8 <bme_try_addr+0x58>
    return -1;
 80042f2:	f04f 33ff 	mov.w	r3, #4294967295
 80042f6:	e024      	b.n	8004342 <bme_try_addr+0xa2>

  if (bme280_init(&dev_bme) != BME280_OK) return -2;
 80042f8:	4814      	ldr	r0, [pc, #80]	@ (800434c <bme_try_addr+0xac>)
 80042fa:	f7fc fe3b 	bl	8000f74 <bme280_init>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d002      	beq.n	800430a <bme_try_addr+0x6a>
 8004304:	f06f 0301 	mvn.w	r3, #1
 8004308:	e01b      	b.n	8004342 <bme_try_addr+0xa2>
  uint8_t ctrl_meas = (uint8_t)((2u<<5) | (2u<<2) | 3u);
  (void)bme_i2c_write(BME280_REG_CTRL_MEAS, &ctrl_meas, 1, &bme_addr);
# endif

#else
  uint8_t v = 0x02; /* osrs_h=2x */
 800430a:	2302      	movs	r3, #2
 800430c:	733b      	strb	r3, [r7, #12]
  (void)bme_i2c_write(BME280_REG_CTRL_HUM, &v, 1, &bme_addr);
 800430e:	f107 010c 	add.w	r1, r7, #12
 8004312:	4b12      	ldr	r3, [pc, #72]	@ (800435c <bme_try_addr+0xbc>)
 8004314:	2201      	movs	r2, #1
 8004316:	20f2      	movs	r0, #242	@ 0xf2
 8004318:	f7ff ff86 	bl	8004228 <bme_i2c_write>
  v = 0xA8;         /* t_sb=1000ms, filter=4 */
 800431c:	23a8      	movs	r3, #168	@ 0xa8
 800431e:	733b      	strb	r3, [r7, #12]
  (void)bme_i2c_write(BME280_REG_CONFIG, &v, 1, &bme_addr);
 8004320:	f107 010c 	add.w	r1, r7, #12
 8004324:	4b0d      	ldr	r3, [pc, #52]	@ (800435c <bme_try_addr+0xbc>)
 8004326:	2201      	movs	r2, #1
 8004328:	20f5      	movs	r0, #245	@ 0xf5
 800432a:	f7ff ff7d 	bl	8004228 <bme_i2c_write>
  v = 0x4B;         /* osrs_t=2x, osrs_p=2x, mode=normal */
 800432e:	234b      	movs	r3, #75	@ 0x4b
 8004330:	733b      	strb	r3, [r7, #12]
  (void)bme_i2c_write(BME280_REG_CTRL_MEAS, &v, 1, &bme_addr);
 8004332:	f107 010c 	add.w	r1, r7, #12
 8004336:	4b09      	ldr	r3, [pc, #36]	@ (800435c <bme_try_addr+0xbc>)
 8004338:	2201      	movs	r2, #1
 800433a:	20f4      	movs	r0, #244	@ 0xf4
 800433c:	f7ff ff74 	bl	8004228 <bme_i2c_write>
#endif

  return 0;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3710      	adds	r7, #16
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	2000027c 	.word	0x2000027c
 8004350:	080041dd 	.word	0x080041dd
 8004354:	08004229 	.word	0x08004229
 8004358:	08004275 	.word	0x08004275
 800435c:	20000000 	.word	0x20000000

08004360 <bme280_probe_and_init>:

static int bme280_probe_and_init(void)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	af00      	add	r7, sp, #0
  if (bme_try_addr(0x76) == 0) return 0;
 8004364:	2076      	movs	r0, #118	@ 0x76
 8004366:	f7ff ff9b 	bl	80042a0 <bme_try_addr>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d101      	bne.n	8004374 <bme280_probe_and_init+0x14>
 8004370:	2300      	movs	r3, #0
 8004372:	e003      	b.n	800437c <bme280_probe_and_init+0x1c>
  return bme_try_addr(0x77);
 8004374:	2077      	movs	r0, #119	@ 0x77
 8004376:	f7ff ff93 	bl	80042a0 <bme_try_addr>
 800437a:	4603      	mov	r3, r0
}
 800437c:	4618      	mov	r0, r3
 800437e:	bd80      	pop	{r7, pc}

08004380 <bme280_read>:

static int bme280_read(float *temp_c, float *press_hpa, float *hum_rh)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b08a      	sub	sp, #40	@ 0x28
 8004384:	af00      	add	r7, sp, #0
 8004386:	60f8      	str	r0, [r7, #12]
 8004388:	60b9      	str	r1, [r7, #8]
 800438a:	607a      	str	r2, [r7, #4]
  struct bme280_data d = {0};
 800438c:	f107 0310 	add.w	r3, r7, #16
 8004390:	2200      	movs	r2, #0
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	605a      	str	r2, [r3, #4]
 8004396:	609a      	str	r2, [r3, #8]
 8004398:	60da      	str	r2, [r3, #12]
 800439a:	611a      	str	r2, [r3, #16]
 800439c:	615a      	str	r2, [r3, #20]
#ifdef BME280_ALL
  if (bme280_get_sensor_data(BME280_ALL, &d, &dev_bme) != BME280_OK) return -1;
 800439e:	f107 0310 	add.w	r3, r7, #16
 80043a2:	4a19      	ldr	r2, [pc, #100]	@ (8004408 <bme280_read+0x88>)
 80043a4:	4619      	mov	r1, r3
 80043a6:	2007      	movs	r0, #7
 80043a8:	f7fc ff04 	bl	80011b4 <bme280_get_sensor_data>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d002      	beq.n	80043b8 <bme280_read+0x38>
 80043b2:	f04f 33ff 	mov.w	r3, #4294967295
 80043b6:	e022      	b.n	80043fe <bme280_read+0x7e>
#else
  if (bme280_get_sensor_data(0x07, &d, &dev_bme) != BME280_OK) return -1;
#endif
  *temp_c    = d.temperature;
 80043b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043bc:	4610      	mov	r0, r2
 80043be:	4619      	mov	r1, r3
 80043c0:	f7fc fbf2 	bl	8000ba8 <__aeabi_d2f>
 80043c4:	4602      	mov	r2, r0
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	601a      	str	r2, [r3, #0]
  *press_hpa = d.pressure / 100.0f;
 80043ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80043ce:	f04f 0200 	mov.w	r2, #0
 80043d2:	4b0e      	ldr	r3, [pc, #56]	@ (800440c <bme280_read+0x8c>)
 80043d4:	f7fc fa3a 	bl	800084c <__aeabi_ddiv>
 80043d8:	4602      	mov	r2, r0
 80043da:	460b      	mov	r3, r1
 80043dc:	4610      	mov	r0, r2
 80043de:	4619      	mov	r1, r3
 80043e0:	f7fc fbe2 	bl	8000ba8 <__aeabi_d2f>
 80043e4:	4602      	mov	r2, r0
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	601a      	str	r2, [r3, #0]
  *hum_rh    = d.humidity;
 80043ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80043ee:	4610      	mov	r0, r2
 80043f0:	4619      	mov	r1, r3
 80043f2:	f7fc fbd9 	bl	8000ba8 <__aeabi_d2f>
 80043f6:	4602      	mov	r2, r0
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	601a      	str	r2, [r3, #0]
  return 0;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3728      	adds	r7, #40	@ 0x28
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	2000027c 	.word	0x2000027c
 800440c:	40590000 	.word	0x40590000

08004410 <dewpoint_c>:

/* ==================== Helpers ==================== */
static float dewpoint_c(float T_c, float RH)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	ed2d 8b02 	vpush	{d8}
 8004416:	b086      	sub	sp, #24
 8004418:	af00      	add	r7, sp, #0
 800441a:	ed87 0a01 	vstr	s0, [r7, #4]
 800441e:	edc7 0a00 	vstr	s1, [r7]
  /* Magnus-Tetens */
  const float a = 17.62f, b = 243.12f;
 8004422:	4b28      	ldr	r3, [pc, #160]	@ (80044c4 <dewpoint_c+0xb4>)
 8004424:	617b      	str	r3, [r7, #20]
 8004426:	4b28      	ldr	r3, [pc, #160]	@ (80044c8 <dewpoint_c+0xb8>)
 8004428:	613b      	str	r3, [r7, #16]
  float gamma = (a*T_c)/(b+T_c) + logf(CLAMP(RH,1.0f,100.0f)/100.0f);
 800442a:	ed97 7a05 	vldr	s14, [r7, #20]
 800442e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004432:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004436:	edd7 6a04 	vldr	s13, [r7, #16]
 800443a:	edd7 7a01 	vldr	s15, [r7, #4]
 800443e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004442:	ee87 8a27 	vdiv.f32	s16, s14, s15
 8004446:	edd7 7a00 	vldr	s15, [r7]
 800444a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800444e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004456:	d502      	bpl.n	800445e <dewpoint_c+0x4e>
 8004458:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800445c:	e00d      	b.n	800447a <dewpoint_c+0x6a>
 800445e:	edd7 7a00 	vldr	s15, [r7]
 8004462:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80044cc <dewpoint_c+0xbc>
 8004466:	eef4 7ac7 	vcmpe.f32	s15, s14
 800446a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800446e:	dd02      	ble.n	8004476 <dewpoint_c+0x66>
 8004470:	eddf 7a16 	vldr	s15, [pc, #88]	@ 80044cc <dewpoint_c+0xbc>
 8004474:	e001      	b.n	800447a <dewpoint_c+0x6a>
 8004476:	edd7 7a00 	vldr	s15, [r7]
 800447a:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80044cc <dewpoint_c+0xbc>
 800447e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004482:	eeb0 0a47 	vmov.f32	s0, s14
 8004486:	f008 f9bd 	bl	800c804 <logf>
 800448a:	eef0 7a40 	vmov.f32	s15, s0
 800448e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004492:	edc7 7a03 	vstr	s15, [r7, #12]
  return (b*gamma)/(a - gamma);
 8004496:	ed97 7a04 	vldr	s14, [r7, #16]
 800449a:	edd7 7a03 	vldr	s15, [r7, #12]
 800449e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80044a2:	edd7 6a05 	vldr	s13, [r7, #20]
 80044a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80044aa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80044ae:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80044b2:	eef0 7a66 	vmov.f32	s15, s13
}
 80044b6:	eeb0 0a67 	vmov.f32	s0, s15
 80044ba:	3718      	adds	r7, #24
 80044bc:	46bd      	mov	sp, r7
 80044be:	ecbd 8b02 	vpop	{d8}
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	418cf5c3 	.word	0x418cf5c3
 80044c8:	43731eb8 	.word	0x43731eb8
 80044cc:	42c80000 	.word	0x42c80000

080044d0 <update_pressure_trend>:

static void update_pressure_trend(float p_hpa)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	ed87 0a01 	vstr	s0, [r7, #4]
  p_hist[p_idx] = p_hpa;
 80044da:	4b34      	ldr	r3, [pc, #208]	@ (80045ac <update_pressure_trend+0xdc>)
 80044dc:	881b      	ldrh	r3, [r3, #0]
 80044de:	4a34      	ldr	r2, [pc, #208]	@ (80045b0 <update_pressure_trend+0xe0>)
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	4413      	add	r3, r2
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	601a      	str	r2, [r3, #0]
  p_idx = (uint16_t)((p_idx + 1u) % PTREND_LEN);
 80044e8:	4b30      	ldr	r3, [pc, #192]	@ (80045ac <update_pressure_trend+0xdc>)
 80044ea:	881b      	ldrh	r3, [r3, #0]
 80044ec:	1c5a      	adds	r2, r3, #1
 80044ee:	4b31      	ldr	r3, [pc, #196]	@ (80045b4 <update_pressure_trend+0xe4>)
 80044f0:	fba3 1302 	umull	r1, r3, r3, r2
 80044f4:	0a5b      	lsrs	r3, r3, #9
 80044f6:	f44f 7161 	mov.w	r1, #900	@ 0x384
 80044fa:	fb01 f303 	mul.w	r3, r1, r3
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	b29a      	uxth	r2, r3
 8004502:	4b2a      	ldr	r3, [pc, #168]	@ (80045ac <update_pressure_trend+0xdc>)
 8004504:	801a      	strh	r2, [r3, #0]
  if (p_cnt < PTREND_LEN) p_cnt++;
 8004506:	4b2c      	ldr	r3, [pc, #176]	@ (80045b8 <update_pressure_trend+0xe8>)
 8004508:	881b      	ldrh	r3, [r3, #0]
 800450a:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800450e:	d205      	bcs.n	800451c <update_pressure_trend+0x4c>
 8004510:	4b29      	ldr	r3, [pc, #164]	@ (80045b8 <update_pressure_trend+0xe8>)
 8004512:	881b      	ldrh	r3, [r3, #0]
 8004514:	3301      	adds	r3, #1
 8004516:	b29a      	uxth	r2, r3
 8004518:	4b27      	ldr	r3, [pc, #156]	@ (80045b8 <update_pressure_trend+0xe8>)
 800451a:	801a      	strh	r2, [r3, #0]

  if (p_cnt >= PTREND_LEN) {
 800451c:	4b26      	ldr	r3, [pc, #152]	@ (80045b8 <update_pressure_trend+0xe8>)
 800451e:	881b      	ldrh	r3, [r3, #0]
 8004520:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8004524:	d338      	bcc.n	8004598 <update_pressure_trend+0xc8>
    uint16_t old_idx = (uint16_t)(p_idx % PTREND_LEN);
 8004526:	4b21      	ldr	r3, [pc, #132]	@ (80045ac <update_pressure_trend+0xdc>)
 8004528:	881b      	ldrh	r3, [r3, #0]
 800452a:	4a22      	ldr	r2, [pc, #136]	@ (80045b4 <update_pressure_trend+0xe4>)
 800452c:	fba2 1203 	umull	r1, r2, r2, r3
 8004530:	0a52      	lsrs	r2, r2, #9
 8004532:	f44f 7161 	mov.w	r1, #900	@ 0x384
 8004536:	fb01 f202 	mul.w	r2, r1, r2
 800453a:	1a9b      	subs	r3, r3, r2
 800453c:	81fb      	strh	r3, [r7, #14]
    float dp = p_hpa - p_hist[old_idx];
 800453e:	89fb      	ldrh	r3, [r7, #14]
 8004540:	4a1b      	ldr	r2, [pc, #108]	@ (80045b0 <update_pressure_trend+0xe0>)
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	4413      	add	r3, r2
 8004546:	edd3 7a00 	vldr	s15, [r3]
 800454a:	ed97 7a01 	vldr	s14, [r7, #4]
 800454e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004552:	edc7 7a02 	vstr	s15, [r7, #8]
    g_press_trend_dhpa = dp;
 8004556:	4a19      	ldr	r2, [pc, #100]	@ (80045bc <update_pressure_trend+0xec>)
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	6013      	str	r3, [r2, #0]
    if      (dp >  0.5f) g_press_trend_char = '^';
 800455c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004560:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004564:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800456c:	dd03      	ble.n	8004576 <update_pressure_trend+0xa6>
 800456e:	4b14      	ldr	r3, [pc, #80]	@ (80045c0 <update_pressure_trend+0xf0>)
 8004570:	225e      	movs	r2, #94	@ 0x5e
 8004572:	701a      	strb	r2, [r3, #0]
    else if (dp < -0.5f) g_press_trend_char = 'v';
    else                 g_press_trend_char = '-';
  } else {
    g_press_trend_char = '~'; /* not enough data */
  }
}
 8004574:	e013      	b.n	800459e <update_pressure_trend+0xce>
    else if (dp < -0.5f) g_press_trend_char = 'v';
 8004576:	edd7 7a02 	vldr	s15, [r7, #8]
 800457a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800457e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004586:	d503      	bpl.n	8004590 <update_pressure_trend+0xc0>
 8004588:	4b0d      	ldr	r3, [pc, #52]	@ (80045c0 <update_pressure_trend+0xf0>)
 800458a:	2276      	movs	r2, #118	@ 0x76
 800458c:	701a      	strb	r2, [r3, #0]
}
 800458e:	e006      	b.n	800459e <update_pressure_trend+0xce>
    else                 g_press_trend_char = '-';
 8004590:	4b0b      	ldr	r3, [pc, #44]	@ (80045c0 <update_pressure_trend+0xf0>)
 8004592:	222d      	movs	r2, #45	@ 0x2d
 8004594:	701a      	strb	r2, [r3, #0]
}
 8004596:	e002      	b.n	800459e <update_pressure_trend+0xce>
    g_press_trend_char = '~'; /* not enough data */
 8004598:	4b09      	ldr	r3, [pc, #36]	@ (80045c0 <update_pressure_trend+0xf0>)
 800459a:	227e      	movs	r2, #126	@ 0x7e
 800459c:	701a      	strb	r2, [r3, #0]
}
 800459e:	bf00      	nop
 80045a0:	3714      	adds	r7, #20
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	2000198c 	.word	0x2000198c
 80045b0:	20000b7c 	.word	0x20000b7c
 80045b4:	91a2b3c5 	.word	0x91a2b3c5
 80045b8:	2000198e 	.word	0x2000198e
 80045bc:	20000b78 	.word	0x20000b78
 80045c0:	20000008 	.word	0x20000008

080045c4 <update_alt_grad_vam_from_samples>:

/* Store samples and compute GRAD / VAM (called from TIM2 every ~200 ms) */
static void update_alt_grad_vam_from_samples(void)
{
 80045c4:	b590      	push	{r4, r7, lr}
 80045c6:	b08f      	sub	sp, #60	@ 0x3c
 80045c8:	af00      	add	r7, sp, #0
  uint32_t now = HAL_GetTick();
 80045ca:	f001 fc87 	bl	8005edc <HAL_GetTick>
 80045ce:	6378      	str	r0, [r7, #52]	@ 0x34

  /* push sample into 5s / 30s buffers */
  hist5[h5_idx]   = (sample_t){ .alt_m=g_alt_m, .trip_m=g_trip_m, .t_ms=now };
 80045d0:	4b9b      	ldr	r3, [pc, #620]	@ (8004840 <update_alt_grad_vam_from_samples+0x27c>)
 80045d2:	881b      	ldrh	r3, [r3, #0]
 80045d4:	461a      	mov	r2, r3
 80045d6:	4b9b      	ldr	r3, [pc, #620]	@ (8004844 <update_alt_grad_vam_from_samples+0x280>)
 80045d8:	6818      	ldr	r0, [r3, #0]
 80045da:	4b9b      	ldr	r3, [pc, #620]	@ (8004848 <update_alt_grad_vam_from_samples+0x284>)
 80045dc:	6819      	ldr	r1, [r3, #0]
 80045de:	4c9b      	ldr	r4, [pc, #620]	@ (800484c <update_alt_grad_vam_from_samples+0x288>)
 80045e0:	4613      	mov	r3, r2
 80045e2:	005b      	lsls	r3, r3, #1
 80045e4:	4413      	add	r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	4423      	add	r3, r4
 80045ea:	6018      	str	r0, [r3, #0]
 80045ec:	4897      	ldr	r0, [pc, #604]	@ (800484c <update_alt_grad_vam_from_samples+0x288>)
 80045ee:	4613      	mov	r3, r2
 80045f0:	005b      	lsls	r3, r3, #1
 80045f2:	4413      	add	r3, r2
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	4403      	add	r3, r0
 80045f8:	3304      	adds	r3, #4
 80045fa:	6019      	str	r1, [r3, #0]
 80045fc:	4993      	ldr	r1, [pc, #588]	@ (800484c <update_alt_grad_vam_from_samples+0x288>)
 80045fe:	4613      	mov	r3, r2
 8004600:	005b      	lsls	r3, r3, #1
 8004602:	4413      	add	r3, r2
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	440b      	add	r3, r1
 8004608:	3308      	adds	r3, #8
 800460a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800460c:	601a      	str	r2, [r3, #0]
  h5_idx = (uint16_t)((h5_idx+1u) % HIST5_LEN);
 800460e:	4b8c      	ldr	r3, [pc, #560]	@ (8004840 <update_alt_grad_vam_from_samples+0x27c>)
 8004610:	881b      	ldrh	r3, [r3, #0]
 8004612:	1c59      	adds	r1, r3, #1
 8004614:	4b8e      	ldr	r3, [pc, #568]	@ (8004850 <update_alt_grad_vam_from_samples+0x28c>)
 8004616:	fba3 2301 	umull	r2, r3, r3, r1
 800461a:	08da      	lsrs	r2, r3, #3
 800461c:	4613      	mov	r3, r2
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	4413      	add	r3, r2
 8004622:	009a      	lsls	r2, r3, #2
 8004624:	4413      	add	r3, r2
 8004626:	1aca      	subs	r2, r1, r3
 8004628:	b292      	uxth	r2, r2
 800462a:	4b85      	ldr	r3, [pc, #532]	@ (8004840 <update_alt_grad_vam_from_samples+0x27c>)
 800462c:	801a      	strh	r2, [r3, #0]
  if (h5_cnt < HIST5_LEN) h5_cnt++;
 800462e:	4b89      	ldr	r3, [pc, #548]	@ (8004854 <update_alt_grad_vam_from_samples+0x290>)
 8004630:	881b      	ldrh	r3, [r3, #0]
 8004632:	2b18      	cmp	r3, #24
 8004634:	d805      	bhi.n	8004642 <update_alt_grad_vam_from_samples+0x7e>
 8004636:	4b87      	ldr	r3, [pc, #540]	@ (8004854 <update_alt_grad_vam_from_samples+0x290>)
 8004638:	881b      	ldrh	r3, [r3, #0]
 800463a:	3301      	adds	r3, #1
 800463c:	b29a      	uxth	r2, r3
 800463e:	4b85      	ldr	r3, [pc, #532]	@ (8004854 <update_alt_grad_vam_from_samples+0x290>)
 8004640:	801a      	strh	r2, [r3, #0]

  hist30[h30_idx] = (sample_t){ .alt_m=g_alt_m, .trip_m=g_trip_m, .t_ms=now };
 8004642:	4b85      	ldr	r3, [pc, #532]	@ (8004858 <update_alt_grad_vam_from_samples+0x294>)
 8004644:	881b      	ldrh	r3, [r3, #0]
 8004646:	461a      	mov	r2, r3
 8004648:	4b7e      	ldr	r3, [pc, #504]	@ (8004844 <update_alt_grad_vam_from_samples+0x280>)
 800464a:	6818      	ldr	r0, [r3, #0]
 800464c:	4b7e      	ldr	r3, [pc, #504]	@ (8004848 <update_alt_grad_vam_from_samples+0x284>)
 800464e:	6819      	ldr	r1, [r3, #0]
 8004650:	4c82      	ldr	r4, [pc, #520]	@ (800485c <update_alt_grad_vam_from_samples+0x298>)
 8004652:	4613      	mov	r3, r2
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	4413      	add	r3, r2
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4423      	add	r3, r4
 800465c:	6018      	str	r0, [r3, #0]
 800465e:	487f      	ldr	r0, [pc, #508]	@ (800485c <update_alt_grad_vam_from_samples+0x298>)
 8004660:	4613      	mov	r3, r2
 8004662:	005b      	lsls	r3, r3, #1
 8004664:	4413      	add	r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	4403      	add	r3, r0
 800466a:	3304      	adds	r3, #4
 800466c:	6019      	str	r1, [r3, #0]
 800466e:	497b      	ldr	r1, [pc, #492]	@ (800485c <update_alt_grad_vam_from_samples+0x298>)
 8004670:	4613      	mov	r3, r2
 8004672:	005b      	lsls	r3, r3, #1
 8004674:	4413      	add	r3, r2
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	440b      	add	r3, r1
 800467a:	3308      	adds	r3, #8
 800467c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800467e:	601a      	str	r2, [r3, #0]
  h30_idx = (uint16_t)((h30_idx+1u) % HIST30_LEN);
 8004680:	4b75      	ldr	r3, [pc, #468]	@ (8004858 <update_alt_grad_vam_from_samples+0x294>)
 8004682:	881b      	ldrh	r3, [r3, #0]
 8004684:	1c5a      	adds	r2, r3, #1
 8004686:	4b76      	ldr	r3, [pc, #472]	@ (8004860 <update_alt_grad_vam_from_samples+0x29c>)
 8004688:	fba3 1302 	umull	r1, r3, r3, r2
 800468c:	091b      	lsrs	r3, r3, #4
 800468e:	2196      	movs	r1, #150	@ 0x96
 8004690:	fb01 f303 	mul.w	r3, r1, r3
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	b29a      	uxth	r2, r3
 8004698:	4b6f      	ldr	r3, [pc, #444]	@ (8004858 <update_alt_grad_vam_from_samples+0x294>)
 800469a:	801a      	strh	r2, [r3, #0]
  if (h30_cnt < HIST30_LEN) h30_cnt++;
 800469c:	4b71      	ldr	r3, [pc, #452]	@ (8004864 <update_alt_grad_vam_from_samples+0x2a0>)
 800469e:	881b      	ldrh	r3, [r3, #0]
 80046a0:	2b95      	cmp	r3, #149	@ 0x95
 80046a2:	d805      	bhi.n	80046b0 <update_alt_grad_vam_from_samples+0xec>
 80046a4:	4b6f      	ldr	r3, [pc, #444]	@ (8004864 <update_alt_grad_vam_from_samples+0x2a0>)
 80046a6:	881b      	ldrh	r3, [r3, #0]
 80046a8:	3301      	adds	r3, #1
 80046aa:	b29a      	uxth	r2, r3
 80046ac:	4b6d      	ldr	r3, [pc, #436]	@ (8004864 <update_alt_grad_vam_from_samples+0x2a0>)
 80046ae:	801a      	strh	r2, [r3, #0]

  /* Gradient: 5 s window */
  if (h5_cnt >= HIST5_LEN) {
 80046b0:	4b68      	ldr	r3, [pc, #416]	@ (8004854 <update_alt_grad_vam_from_samples+0x290>)
 80046b2:	881b      	ldrh	r3, [r3, #0]
 80046b4:	2b18      	cmp	r3, #24
 80046b6:	d970      	bls.n	800479a <update_alt_grad_vam_from_samples+0x1d6>
    uint16_t old = (uint16_t)(h5_idx % HIST5_LEN);
 80046b8:	4b61      	ldr	r3, [pc, #388]	@ (8004840 <update_alt_grad_vam_from_samples+0x27c>)
 80046ba:	881a      	ldrh	r2, [r3, #0]
 80046bc:	4b64      	ldr	r3, [pc, #400]	@ (8004850 <update_alt_grad_vam_from_samples+0x28c>)
 80046be:	fba3 1302 	umull	r1, r3, r3, r2
 80046c2:	08d9      	lsrs	r1, r3, #3
 80046c4:	460b      	mov	r3, r1
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	440b      	add	r3, r1
 80046ca:	0099      	lsls	r1, r3, #2
 80046cc:	440b      	add	r3, r1
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	867b      	strh	r3, [r7, #50]	@ 0x32
    float ds = g_trip_m - hist5[old].trip_m; /* [m] */
 80046d2:	4b5d      	ldr	r3, [pc, #372]	@ (8004848 <update_alt_grad_vam_from_samples+0x284>)
 80046d4:	ed93 7a00 	vldr	s14, [r3]
 80046d8:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80046da:	495c      	ldr	r1, [pc, #368]	@ (800484c <update_alt_grad_vam_from_samples+0x288>)
 80046dc:	4613      	mov	r3, r2
 80046de:	005b      	lsls	r3, r3, #1
 80046e0:	4413      	add	r3, r2
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	440b      	add	r3, r1
 80046e6:	3304      	adds	r3, #4
 80046e8:	edd3 7a00 	vldr	s15, [r3]
 80046ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046f0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float dh = g_alt_m  - hist5[old].alt_m;  /* [m] */
 80046f4:	4b53      	ldr	r3, [pc, #332]	@ (8004844 <update_alt_grad_vam_from_samples+0x280>)
 80046f6:	ed93 7a00 	vldr	s14, [r3]
 80046fa:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80046fc:	4953      	ldr	r1, [pc, #332]	@ (800484c <update_alt_grad_vam_from_samples+0x288>)
 80046fe:	4613      	mov	r3, r2
 8004700:	005b      	lsls	r3, r3, #1
 8004702:	4413      	add	r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	440b      	add	r3, r1
 8004708:	edd3 7a00 	vldr	s15, [r3]
 800470c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004710:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    if (ds > 1.0f) g_grade_pct = CLAMP(100.0f * (dh/ds), -30.0f, 30.0f);
 8004714:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004718:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800471c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004724:	dd35      	ble.n	8004792 <update_alt_grad_vam_from_samples+0x1ce>
 8004726:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800472a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800472e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004732:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8004868 <update_alt_grad_vam_from_samples+0x2a4>
 8004736:	ee67 7a87 	vmul.f32	s15, s15, s14
 800473a:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 800473e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004746:	d502      	bpl.n	800474e <update_alt_grad_vam_from_samples+0x18a>
 8004748:	eefb 7a0e 	vmov.f32	s15, #190	@ 0xc1f00000 -30.0
 800474c:	e01d      	b.n	800478a <update_alt_grad_vam_from_samples+0x1c6>
 800474e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8004752:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004756:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800475a:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8004868 <update_alt_grad_vam_from_samples+0x2a4>
 800475e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004762:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8004766:	eef4 7ac7 	vcmpe.f32	s15, s14
 800476a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800476e:	dd02      	ble.n	8004776 <update_alt_grad_vam_from_samples+0x1b2>
 8004770:	eef3 7a0e 	vmov.f32	s15, #62	@ 0x41f00000  30.0
 8004774:	e009      	b.n	800478a <update_alt_grad_vam_from_samples+0x1c6>
 8004776:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800477a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800477e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004782:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8004868 <update_alt_grad_vam_from_samples+0x2a4>
 8004786:	ee67 7a87 	vmul.f32	s15, s15, s14
 800478a:	4b38      	ldr	r3, [pc, #224]	@ (800486c <update_alt_grad_vam_from_samples+0x2a8>)
 800478c:	edc3 7a00 	vstr	s15, [r3]
 8004790:	e003      	b.n	800479a <update_alt_grad_vam_from_samples+0x1d6>
    else           g_grade_pct = 0.0f;
 8004792:	4b36      	ldr	r3, [pc, #216]	@ (800486c <update_alt_grad_vam_from_samples+0x2a8>)
 8004794:	f04f 0200 	mov.w	r2, #0
 8004798:	601a      	str	r2, [r3, #0]
  }

  /* VAM: 30 s window (m/h) */
  if (h30_cnt >= HIST30_LEN) {
 800479a:	4b32      	ldr	r3, [pc, #200]	@ (8004864 <update_alt_grad_vam_from_samples+0x2a0>)
 800479c:	881b      	ldrh	r3, [r3, #0]
 800479e:	2b95      	cmp	r3, #149	@ 0x95
 80047a0:	d94a      	bls.n	8004838 <update_alt_grad_vam_from_samples+0x274>
    uint16_t old = (uint16_t)(h30_idx % HIST30_LEN);
 80047a2:	4b2d      	ldr	r3, [pc, #180]	@ (8004858 <update_alt_grad_vam_from_samples+0x294>)
 80047a4:	881b      	ldrh	r3, [r3, #0]
 80047a6:	4a2e      	ldr	r2, [pc, #184]	@ (8004860 <update_alt_grad_vam_from_samples+0x29c>)
 80047a8:	fba2 1203 	umull	r1, r2, r2, r3
 80047ac:	0912      	lsrs	r2, r2, #4
 80047ae:	2196      	movs	r1, #150	@ 0x96
 80047b0:	fb01 f202 	mul.w	r2, r1, r2
 80047b4:	1a9b      	subs	r3, r3, r2
 80047b6:	84fb      	strh	r3, [r7, #38]	@ 0x26
    float dt = (float)(now - hist30[old].t_ms) / 1000.0f; /* s */
 80047b8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80047ba:	4928      	ldr	r1, [pc, #160]	@ (800485c <update_alt_grad_vam_from_samples+0x298>)
 80047bc:	4613      	mov	r3, r2
 80047be:	005b      	lsls	r3, r3, #1
 80047c0:	4413      	add	r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	440b      	add	r3, r1
 80047c6:	3308      	adds	r3, #8
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	ee07 3a90 	vmov	s15, r3
 80047d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80047d6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004870 <update_alt_grad_vam_from_samples+0x2ac>
 80047da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047de:	edc7 7a08 	vstr	s15, [r7, #32]
    float dh = g_alt_m - hist30[old].alt_m;               /* m */
 80047e2:	4b18      	ldr	r3, [pc, #96]	@ (8004844 <update_alt_grad_vam_from_samples+0x280>)
 80047e4:	ed93 7a00 	vldr	s14, [r3]
 80047e8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80047ea:	491c      	ldr	r1, [pc, #112]	@ (800485c <update_alt_grad_vam_from_samples+0x298>)
 80047ec:	4613      	mov	r3, r2
 80047ee:	005b      	lsls	r3, r3, #1
 80047f0:	4413      	add	r3, r2
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	440b      	add	r3, r1
 80047f6:	edd3 7a00 	vldr	s15, [r3]
 80047fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047fe:	edc7 7a07 	vstr	s15, [r7, #28]
    if (dt > 1.0f) g_vam_mph = (dh / dt) * 3600.0f;
 8004802:	edd7 7a08 	vldr	s15, [r7, #32]
 8004806:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800480a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800480e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004812:	dd0d      	ble.n	8004830 <update_alt_grad_vam_from_samples+0x26c>
 8004814:	edd7 6a07 	vldr	s13, [r7, #28]
 8004818:	ed97 7a08 	vldr	s14, [r7, #32]
 800481c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004820:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8004874 <update_alt_grad_vam_from_samples+0x2b0>
 8004824:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004828:	4b13      	ldr	r3, [pc, #76]	@ (8004878 <update_alt_grad_vam_from_samples+0x2b4>)
 800482a:	edc3 7a00 	vstr	s15, [r3]
    else           g_vam_mph = 0.0f;
  }
}
 800482e:	e003      	b.n	8004838 <update_alt_grad_vam_from_samples+0x274>
    else           g_vam_mph = 0.0f;
 8004830:	4b11      	ldr	r3, [pc, #68]	@ (8004878 <update_alt_grad_vam_from_samples+0x2b4>)
 8004832:	f04f 0200 	mov.w	r2, #0
 8004836:	601a      	str	r2, [r3, #0]
}
 8004838:	bf00      	nop
 800483a:	373c      	adds	r7, #60	@ 0x3c
 800483c:	46bd      	mov	sp, r7
 800483e:	bd90      	pop	{r4, r7, pc}
 8004840:	20000458 	.word	0x20000458
 8004844:	20000318 	.word	0x20000318
 8004848:	2000030c 	.word	0x2000030c
 800484c:	2000032c 	.word	0x2000032c
 8004850:	51eb851f 	.word	0x51eb851f
 8004854:	2000045a 	.word	0x2000045a
 8004858:	20000b64 	.word	0x20000b64
 800485c:	2000045c 	.word	0x2000045c
 8004860:	1b4e81b5 	.word	0x1b4e81b5
 8004864:	20000b66 	.word	0x20000b66
 8004868:	42c80000 	.word	0x42c80000
 800486c:	20000320 	.word	0x20000320
 8004870:	447a0000 	.word	0x447a0000
 8004874:	45610000 	.word	0x45610000
 8004878:	20000324 	.word	0x20000324

0800487c <oled_init_and_banner>:

/* ==================== OLED / UI ==================== */
static void oled_init_and_banner(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af02      	add	r7, sp, #8
  ssd1306_Init();
 8004882:	f000 fe49 	bl	8005518 <ssd1306_Init>
  ssd1306_Fill(Black);
 8004886:	2000      	movs	r0, #0
 8004888:	f000 feb0 	bl	80055ec <ssd1306_Fill>
  ssd1306_SetCursor(0, 0);  ssd1306_WriteString("STM32 BikeComp", Font_7x10, White);
 800488c:	2100      	movs	r1, #0
 800488e:	2000      	movs	r0, #0
 8004890:	f000 fff8 	bl	8005884 <ssd1306_SetCursor>
 8004894:	4b10      	ldr	r3, [pc, #64]	@ (80048d8 <oled_init_and_banner+0x5c>)
 8004896:	2201      	movs	r2, #1
 8004898:	9200      	str	r2, [sp, #0]
 800489a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800489c:	480f      	ldr	r0, [pc, #60]	@ (80048dc <oled_init_and_banner+0x60>)
 800489e:	f000 ffcb 	bl	8005838 <ssd1306_WriteString>
  ssd1306_SetCursor(0,12);  ssd1306_WriteString("Ride/Climb/Env", Font_7x10, White);
 80048a2:	210c      	movs	r1, #12
 80048a4:	2000      	movs	r0, #0
 80048a6:	f000 ffed 	bl	8005884 <ssd1306_SetCursor>
 80048aa:	4b0b      	ldr	r3, [pc, #44]	@ (80048d8 <oled_init_and_banner+0x5c>)
 80048ac:	2201      	movs	r2, #1
 80048ae:	9200      	str	r2, [sp, #0]
 80048b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80048b2:	480b      	ldr	r0, [pc, #44]	@ (80048e0 <oled_init_and_banner+0x64>)
 80048b4:	f000 ffc0 	bl	8005838 <ssd1306_WriteString>
  ssd1306_SetCursor(0,24);  ssd1306_WriteString("IMU/Stats: BTN", Font_7x10, White);
 80048b8:	2118      	movs	r1, #24
 80048ba:	2000      	movs	r0, #0
 80048bc:	f000 ffe2 	bl	8005884 <ssd1306_SetCursor>
 80048c0:	4b05      	ldr	r3, [pc, #20]	@ (80048d8 <oled_init_and_banner+0x5c>)
 80048c2:	2201      	movs	r2, #1
 80048c4:	9200      	str	r2, [sp, #0]
 80048c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80048c8:	4806      	ldr	r0, [pc, #24]	@ (80048e4 <oled_init_and_banner+0x68>)
 80048ca:	f000 ffb5 	bl	8005838 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 80048ce:	f000 fea5 	bl	800561c <ssd1306_UpdateScreen>
}
 80048d2:	bf00      	nop
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	0800f360 	.word	0x0800f360
 80048dc:	0800d6e0 	.word	0x0800d6e0
 80048e0:	0800d6f0 	.word	0x0800d6f0
 80048e4:	0800d700 	.word	0x0800d700

080048e8 <UI_DrawRide>:

static void UI_DrawRide(void)
{
 80048e8:	b5b0      	push	{r4, r5, r7, lr}
 80048ea:	b092      	sub	sp, #72	@ 0x48
 80048ec:	af04      	add	r7, sp, #16
  char ln[32];
  float avg_mov = (g_moving_ms>0)
 80048ee:	4b6b      	ldr	r3, [pc, #428]	@ (8004a9c <UI_DrawRide+0x1b4>)
 80048f0:	681b      	ldr	r3, [r3, #0]
      ? ( (g_trip_m/1000.0f) / ((float)g_moving_ms/3600000.0f) )
      : 0.0f;
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d013      	beq.n	800491e <UI_DrawRide+0x36>
      ? ( (g_trip_m/1000.0f) / ((float)g_moving_ms/3600000.0f) )
 80048f6:	4b6a      	ldr	r3, [pc, #424]	@ (8004aa0 <UI_DrawRide+0x1b8>)
 80048f8:	edd3 7a00 	vldr	s15, [r3]
 80048fc:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8004aa4 <UI_DrawRide+0x1bc>
 8004900:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004904:	4b65      	ldr	r3, [pc, #404]	@ (8004a9c <UI_DrawRide+0x1b4>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	ee07 3a90 	vmov	s15, r3
 800490c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004910:	ed9f 6a65 	vldr	s12, [pc, #404]	@ 8004aa8 <UI_DrawRide+0x1c0>
 8004914:	ee87 7a86 	vdiv.f32	s14, s15, s12
      : 0.0f;
 8004918:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800491c:	e001      	b.n	8004922 <UI_DrawRide+0x3a>
 800491e:	eddf 7a63 	vldr	s15, [pc, #396]	@ 8004aac <UI_DrawRide+0x1c4>
  float avg_mov = (g_moving_ms>0)
 8004922:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

  ssd1306_Fill(Black);
 8004926:	2000      	movs	r0, #0
 8004928:	f000 fe60 	bl	80055ec <ssd1306_Fill>

  /* Speed  big digits */
  ssd1306_SetCursor(0, 0);
 800492c:	2100      	movs	r1, #0
 800492e:	2000      	movs	r0, #0
 8004930:	f000 ffa8 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln, sizeof(ln), "%5.1f", g_speed_kmh);
 8004934:	4b5e      	ldr	r3, [pc, #376]	@ (8004ab0 <UI_DrawRide+0x1c8>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4618      	mov	r0, r3
 800493a:	f7fb fe05 	bl	8000548 <__aeabi_f2d>
 800493e:	4602      	mov	r2, r0
 8004940:	460b      	mov	r3, r1
 8004942:	1d38      	adds	r0, r7, #4
 8004944:	e9cd 2300 	strd	r2, r3, [sp]
 8004948:	4a5a      	ldr	r2, [pc, #360]	@ (8004ab4 <UI_DrawRide+0x1cc>)
 800494a:	2120      	movs	r1, #32
 800494c:	f005 fdd4 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_11x18, White);
 8004950:	4b59      	ldr	r3, [pc, #356]	@ (8004ab8 <UI_DrawRide+0x1d0>)
 8004952:	1d38      	adds	r0, r7, #4
 8004954:	2201      	movs	r2, #1
 8004956:	9200      	str	r2, [sp, #0]
 8004958:	cb0e      	ldmia	r3, {r1, r2, r3}
 800495a:	f000 ff6d 	bl	8005838 <ssd1306_WriteString>
  ssd1306_SetCursor(90, 0);
 800495e:	2100      	movs	r1, #0
 8004960:	205a      	movs	r0, #90	@ 0x5a
 8004962:	f000 ff8f 	bl	8005884 <ssd1306_SetCursor>
  ssd1306_WriteString("km/h", Font_6x8, White);
 8004966:	4b55      	ldr	r3, [pc, #340]	@ (8004abc <UI_DrawRide+0x1d4>)
 8004968:	2201      	movs	r2, #1
 800496a:	9200      	str	r2, [sp, #0]
 800496c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800496e:	4854      	ldr	r0, [pc, #336]	@ (8004ac0 <UI_DrawRide+0x1d8>)
 8004970:	f000 ff62 	bl	8005838 <ssd1306_WriteString>

  /* Distance */
  ssd1306_SetCursor(0, 22);
 8004974:	2116      	movs	r1, #22
 8004976:	2000      	movs	r0, #0
 8004978:	f000 ff84 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln, sizeof(ln), "Distance %5.2f km", g_trip_m/1000.0f);
 800497c:	4b48      	ldr	r3, [pc, #288]	@ (8004aa0 <UI_DrawRide+0x1b8>)
 800497e:	edd3 7a00 	vldr	s15, [r3]
 8004982:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8004aa4 <UI_DrawRide+0x1bc>
 8004986:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800498a:	ee16 0a90 	vmov	r0, s13
 800498e:	f7fb fddb 	bl	8000548 <__aeabi_f2d>
 8004992:	4602      	mov	r2, r0
 8004994:	460b      	mov	r3, r1
 8004996:	1d38      	adds	r0, r7, #4
 8004998:	e9cd 2300 	strd	r2, r3, [sp]
 800499c:	4a49      	ldr	r2, [pc, #292]	@ (8004ac4 <UI_DrawRide+0x1dc>)
 800499e:	2120      	movs	r1, #32
 80049a0:	f005 fdaa 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 80049a4:	4b48      	ldr	r3, [pc, #288]	@ (8004ac8 <UI_DrawRide+0x1e0>)
 80049a6:	1d38      	adds	r0, r7, #4
 80049a8:	2201      	movs	r2, #1
 80049aa:	9200      	str	r2, [sp, #0]
 80049ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80049ae:	f000 ff43 	bl	8005838 <ssd1306_WriteString>

  /* Moving time */
  ssd1306_SetCursor(0, 34);
 80049b2:	2122      	movs	r1, #34	@ 0x22
 80049b4:	2000      	movs	r0, #0
 80049b6:	f000 ff65 	bl	8005884 <ssd1306_SetCursor>
  uint32_t s  = g_moving_ms/1000U;
 80049ba:	4b38      	ldr	r3, [pc, #224]	@ (8004a9c <UI_DrawRide+0x1b4>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a43      	ldr	r2, [pc, #268]	@ (8004acc <UI_DrawRide+0x1e4>)
 80049c0:	fba2 2303 	umull	r2, r3, r2, r3
 80049c4:	099b      	lsrs	r3, r3, #6
 80049c6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t hh = s/3600U, mm=(s/60U)%60U, ss=s%60U;
 80049c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ca:	4a41      	ldr	r2, [pc, #260]	@ (8004ad0 <UI_DrawRide+0x1e8>)
 80049cc:	fba2 2303 	umull	r2, r3, r2, r3
 80049d0:	0adb      	lsrs	r3, r3, #11
 80049d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d6:	4a3f      	ldr	r2, [pc, #252]	@ (8004ad4 <UI_DrawRide+0x1ec>)
 80049d8:	fba2 2303 	umull	r2, r3, r2, r3
 80049dc:	095a      	lsrs	r2, r3, #5
 80049de:	4b3d      	ldr	r3, [pc, #244]	@ (8004ad4 <UI_DrawRide+0x1ec>)
 80049e0:	fba3 1302 	umull	r1, r3, r3, r2
 80049e4:	0959      	lsrs	r1, r3, #5
 80049e6:	460b      	mov	r3, r1
 80049e8:	011b      	lsls	r3, r3, #4
 80049ea:	1a5b      	subs	r3, r3, r1
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80049f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049f4:	4b37      	ldr	r3, [pc, #220]	@ (8004ad4 <UI_DrawRide+0x1ec>)
 80049f6:	fba3 1302 	umull	r1, r3, r3, r2
 80049fa:	0959      	lsrs	r1, r3, #5
 80049fc:	460b      	mov	r3, r1
 80049fe:	011b      	lsls	r3, r3, #4
 8004a00:	1a5b      	subs	r3, r3, r1
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	627b      	str	r3, [r7, #36]	@ 0x24
  snprintf(ln, sizeof(ln), "Ride %2lu:%02lu:%02lu",
 8004a08:	1d38      	adds	r0, r7, #4
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0c:	9301      	str	r3, [sp, #4]
 8004a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a14:	4a30      	ldr	r2, [pc, #192]	@ (8004ad8 <UI_DrawRide+0x1f0>)
 8004a16:	2120      	movs	r1, #32
 8004a18:	f005 fd6e 	bl	800a4f8 <sniprintf>
           (unsigned long)hh,(unsigned long)mm,(unsigned long)ss);
  ssd1306_WriteString(ln, Font_7x10, White);
 8004a1c:	4b2a      	ldr	r3, [pc, #168]	@ (8004ac8 <UI_DrawRide+0x1e0>)
 8004a1e:	1d38      	adds	r0, r7, #4
 8004a20:	2201      	movs	r2, #1
 8004a22:	9200      	str	r2, [sp, #0]
 8004a24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a26:	f000 ff07 	bl	8005838 <ssd1306_WriteString>

  /* Power & kcal + pause icon */
  ssd1306_SetCursor(0, 46);
 8004a2a:	212e      	movs	r1, #46	@ 0x2e
 8004a2c:	2000      	movs	r0, #0
 8004a2e:	f000 ff29 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln, sizeof(ln), "Power %3.0f W  %4.0f kcal", g_power_w, g_kcal_total);
 8004a32:	4b2a      	ldr	r3, [pc, #168]	@ (8004adc <UI_DrawRide+0x1f4>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7fb fd86 	bl	8000548 <__aeabi_f2d>
 8004a3c:	4604      	mov	r4, r0
 8004a3e:	460d      	mov	r5, r1
 8004a40:	4b27      	ldr	r3, [pc, #156]	@ (8004ae0 <UI_DrawRide+0x1f8>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4618      	mov	r0, r3
 8004a46:	f7fb fd7f 	bl	8000548 <__aeabi_f2d>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	1d38      	adds	r0, r7, #4
 8004a50:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004a54:	e9cd 4500 	strd	r4, r5, [sp]
 8004a58:	4a22      	ldr	r2, [pc, #136]	@ (8004ae4 <UI_DrawRide+0x1fc>)
 8004a5a:	2120      	movs	r1, #32
 8004a5c:	f005 fd4c 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004a60:	4b19      	ldr	r3, [pc, #100]	@ (8004ac8 <UI_DrawRide+0x1e0>)
 8004a62:	1d38      	adds	r0, r7, #4
 8004a64:	2201      	movs	r2, #1
 8004a66:	9200      	str	r2, [sp, #0]
 8004a68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a6a:	f000 fee5 	bl	8005838 <ssd1306_WriteString>

  ssd1306_SetCursor(110, 34);
 8004a6e:	2122      	movs	r1, #34	@ 0x22
 8004a70:	206e      	movs	r0, #110	@ 0x6e
 8004a72:	f000 ff07 	bl	8005884 <ssd1306_SetCursor>
  ssd1306_WriteString(g_autopause ? ICON_PAUSE : ICON_PLAY, Font_7x10, White);
 8004a76:	4b1c      	ldr	r3, [pc, #112]	@ (8004ae8 <UI_DrawRide+0x200>)
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d001      	beq.n	8004a82 <UI_DrawRide+0x19a>
 8004a7e:	481b      	ldr	r0, [pc, #108]	@ (8004aec <UI_DrawRide+0x204>)
 8004a80:	e000      	b.n	8004a84 <UI_DrawRide+0x19c>
 8004a82:	481b      	ldr	r0, [pc, #108]	@ (8004af0 <UI_DrawRide+0x208>)
 8004a84:	4b10      	ldr	r3, [pc, #64]	@ (8004ac8 <UI_DrawRide+0x1e0>)
 8004a86:	2201      	movs	r2, #1
 8004a88:	9200      	str	r2, [sp, #0]
 8004a8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a8c:	f000 fed4 	bl	8005838 <ssd1306_WriteString>

  ssd1306_UpdateScreen();
 8004a90:	f000 fdc4 	bl	800561c <ssd1306_UpdateScreen>
}
 8004a94:	bf00      	nop
 8004a96:	3738      	adds	r7, #56	@ 0x38
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bdb0      	pop	{r4, r5, r7, pc}
 8004a9c:	20000310 	.word	0x20000310
 8004aa0:	2000030c 	.word	0x2000030c
 8004aa4:	447a0000 	.word	0x447a0000
 8004aa8:	4a5bba00 	.word	0x4a5bba00
 8004aac:	00000000 	.word	0x00000000
 8004ab0:	200002fc 	.word	0x200002fc
 8004ab4:	0800d710 	.word	0x0800d710
 8004ab8:	0800f36c 	.word	0x0800f36c
 8004abc:	0800f354 	.word	0x0800f354
 8004ac0:	0800d718 	.word	0x0800d718
 8004ac4:	0800d720 	.word	0x0800d720
 8004ac8:	0800f360 	.word	0x0800f360
 8004acc:	10624dd3 	.word	0x10624dd3
 8004ad0:	91a2b3c5 	.word	0x91a2b3c5
 8004ad4:	88888889 	.word	0x88888889
 8004ad8:	0800d734 	.word	0x0800d734
 8004adc:	200019e4 	.word	0x200019e4
 8004ae0:	200019ec 	.word	0x200019ec
 8004ae4:	0800d74c 	.word	0x0800d74c
 8004ae8:	20000002 	.word	0x20000002
 8004aec:	0800d768 	.word	0x0800d768
 8004af0:	0800d76c 	.word	0x0800d76c

08004af4 <UI_DrawClimb>:

static void UI_DrawClimb(void)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b08a      	sub	sp, #40	@ 0x28
 8004af8:	af02      	add	r7, sp, #8
  char ln[32];
  ssd1306_Fill(Black);
 8004afa:	2000      	movs	r0, #0
 8004afc:	f000 fd76 	bl	80055ec <ssd1306_Fill>

  ssd1306_SetCursor(0, 0);
 8004b00:	2100      	movs	r1, #0
 8004b02:	2000      	movs	r0, #0
 8004b04:	f000 febe 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln,sizeof(ln),"Altitude %6.1f m", g_alt_m);
 8004b08:	4b32      	ldr	r3, [pc, #200]	@ (8004bd4 <UI_DrawClimb+0xe0>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f7fb fd1b 	bl	8000548 <__aeabi_f2d>
 8004b12:	4602      	mov	r2, r0
 8004b14:	460b      	mov	r3, r1
 8004b16:	4638      	mov	r0, r7
 8004b18:	e9cd 2300 	strd	r2, r3, [sp]
 8004b1c:	4a2e      	ldr	r2, [pc, #184]	@ (8004bd8 <UI_DrawClimb+0xe4>)
 8004b1e:	2120      	movs	r1, #32
 8004b20:	f005 fcea 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004b24:	4b2d      	ldr	r3, [pc, #180]	@ (8004bdc <UI_DrawClimb+0xe8>)
 8004b26:	4638      	mov	r0, r7
 8004b28:	2201      	movs	r2, #1
 8004b2a:	9200      	str	r2, [sp, #0]
 8004b2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b2e:	f000 fe83 	bl	8005838 <ssd1306_WriteString>

  ssd1306_SetCursor(0, 12);
 8004b32:	210c      	movs	r1, #12
 8004b34:	2000      	movs	r0, #0
 8004b36:	f000 fea5 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln,sizeof(ln),"Gradient %5.1f %%", g_grade_pct);
 8004b3a:	4b29      	ldr	r3, [pc, #164]	@ (8004be0 <UI_DrawClimb+0xec>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f7fb fd02 	bl	8000548 <__aeabi_f2d>
 8004b44:	4602      	mov	r2, r0
 8004b46:	460b      	mov	r3, r1
 8004b48:	4638      	mov	r0, r7
 8004b4a:	e9cd 2300 	strd	r2, r3, [sp]
 8004b4e:	4a25      	ldr	r2, [pc, #148]	@ (8004be4 <UI_DrawClimb+0xf0>)
 8004b50:	2120      	movs	r1, #32
 8004b52:	f005 fcd1 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004b56:	4b21      	ldr	r3, [pc, #132]	@ (8004bdc <UI_DrawClimb+0xe8>)
 8004b58:	4638      	mov	r0, r7
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	9200      	str	r2, [sp, #0]
 8004b5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b60:	f000 fe6a 	bl	8005838 <ssd1306_WriteString>

  ssd1306_SetCursor(0, 24);
 8004b64:	2118      	movs	r1, #24
 8004b66:	2000      	movs	r0, #0
 8004b68:	f000 fe8c 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln,sizeof(ln),"Total Ascent %6.0f m", g_total_ascent_m);
 8004b6c:	4b1e      	ldr	r3, [pc, #120]	@ (8004be8 <UI_DrawClimb+0xf4>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4618      	mov	r0, r3
 8004b72:	f7fb fce9 	bl	8000548 <__aeabi_f2d>
 8004b76:	4602      	mov	r2, r0
 8004b78:	460b      	mov	r3, r1
 8004b7a:	4638      	mov	r0, r7
 8004b7c:	e9cd 2300 	strd	r2, r3, [sp]
 8004b80:	4a1a      	ldr	r2, [pc, #104]	@ (8004bec <UI_DrawClimb+0xf8>)
 8004b82:	2120      	movs	r1, #32
 8004b84:	f005 fcb8 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004b88:	4b14      	ldr	r3, [pc, #80]	@ (8004bdc <UI_DrawClimb+0xe8>)
 8004b8a:	4638      	mov	r0, r7
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	9200      	str	r2, [sp, #0]
 8004b90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b92:	f000 fe51 	bl	8005838 <ssd1306_WriteString>

  ssd1306_SetCursor(0, 36);
 8004b96:	2124      	movs	r1, #36	@ 0x24
 8004b98:	2000      	movs	r0, #0
 8004b9a:	f000 fe73 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln,sizeof(ln),"VAM %5.0f m/h", g_vam_mph);
 8004b9e:	4b14      	ldr	r3, [pc, #80]	@ (8004bf0 <UI_DrawClimb+0xfc>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f7fb fcd0 	bl	8000548 <__aeabi_f2d>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	460b      	mov	r3, r1
 8004bac:	4638      	mov	r0, r7
 8004bae:	e9cd 2300 	strd	r2, r3, [sp]
 8004bb2:	4a10      	ldr	r2, [pc, #64]	@ (8004bf4 <UI_DrawClimb+0x100>)
 8004bb4:	2120      	movs	r1, #32
 8004bb6:	f005 fc9f 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004bba:	4b08      	ldr	r3, [pc, #32]	@ (8004bdc <UI_DrawClimb+0xe8>)
 8004bbc:	4638      	mov	r0, r7
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	9200      	str	r2, [sp, #0]
 8004bc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004bc4:	f000 fe38 	bl	8005838 <ssd1306_WriteString>

  ssd1306_UpdateScreen();
 8004bc8:	f000 fd28 	bl	800561c <ssd1306_UpdateScreen>
}
 8004bcc:	bf00      	nop
 8004bce:	3720      	adds	r7, #32
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	20000318 	.word	0x20000318
 8004bd8:	0800d770 	.word	0x0800d770
 8004bdc:	0800f360 	.word	0x0800f360
 8004be0:	20000320 	.word	0x20000320
 8004be4:	0800d784 	.word	0x0800d784
 8004be8:	20000328 	.word	0x20000328
 8004bec:	0800d798 	.word	0x0800d798
 8004bf0:	20000324 	.word	0x20000324
 8004bf4:	0800d7b0 	.word	0x0800d7b0

08004bf8 <UI_DrawEnv>:

static void UI_DrawEnv(void)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b08c      	sub	sp, #48	@ 0x30
 8004bfc:	af04      	add	r7, sp, #16
  char ln[32];
  ssd1306_Fill(Black);
 8004bfe:	2000      	movs	r0, #0
 8004c00:	f000 fcf4 	bl	80055ec <ssd1306_Fill>

  ssd1306_SetCursor(0, 0);
 8004c04:	2100      	movs	r1, #0
 8004c06:	2000      	movs	r0, #0
 8004c08:	f000 fe3c 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln,sizeof(ln),"Air Temp: %.1f C", g_temp_c);
 8004c0c:	4b34      	ldr	r3, [pc, #208]	@ (8004ce0 <UI_DrawEnv+0xe8>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7fb fc99 	bl	8000548 <__aeabi_f2d>
 8004c16:	4602      	mov	r2, r0
 8004c18:	460b      	mov	r3, r1
 8004c1a:	4638      	mov	r0, r7
 8004c1c:	e9cd 2300 	strd	r2, r3, [sp]
 8004c20:	4a30      	ldr	r2, [pc, #192]	@ (8004ce4 <UI_DrawEnv+0xec>)
 8004c22:	2120      	movs	r1, #32
 8004c24:	f005 fc68 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004c28:	4b2f      	ldr	r3, [pc, #188]	@ (8004ce8 <UI_DrawEnv+0xf0>)
 8004c2a:	4638      	mov	r0, r7
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	9200      	str	r2, [sp, #0]
 8004c30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c32:	f000 fe01 	bl	8005838 <ssd1306_WriteString>

  ssd1306_SetCursor(0, 12);
 8004c36:	210c      	movs	r1, #12
 8004c38:	2000      	movs	r0, #0
 8004c3a:	f000 fe23 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln,sizeof(ln),"Humidity: %.0f %%", g_hum_rh);
 8004c3e:	4b2b      	ldr	r3, [pc, #172]	@ (8004cec <UI_DrawEnv+0xf4>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7fb fc80 	bl	8000548 <__aeabi_f2d>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	4638      	mov	r0, r7
 8004c4e:	e9cd 2300 	strd	r2, r3, [sp]
 8004c52:	4a27      	ldr	r2, [pc, #156]	@ (8004cf0 <UI_DrawEnv+0xf8>)
 8004c54:	2120      	movs	r1, #32
 8004c56:	f005 fc4f 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004c5a:	4b23      	ldr	r3, [pc, #140]	@ (8004ce8 <UI_DrawEnv+0xf0>)
 8004c5c:	4638      	mov	r0, r7
 8004c5e:	2201      	movs	r2, #1
 8004c60:	9200      	str	r2, [sp, #0]
 8004c62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c64:	f000 fde8 	bl	8005838 <ssd1306_WriteString>

  ssd1306_SetCursor(0, 24);
 8004c68:	2118      	movs	r1, #24
 8004c6a:	2000      	movs	r0, #0
 8004c6c:	f000 fe0a 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln,sizeof(ln),"Pressure: %.1f hPa %c", g_press_hpa, g_press_trend_char);
 8004c70:	4b20      	ldr	r3, [pc, #128]	@ (8004cf4 <UI_DrawEnv+0xfc>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4618      	mov	r0, r3
 8004c76:	f7fb fc67 	bl	8000548 <__aeabi_f2d>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	491e      	ldr	r1, [pc, #120]	@ (8004cf8 <UI_DrawEnv+0x100>)
 8004c80:	7809      	ldrb	r1, [r1, #0]
 8004c82:	4638      	mov	r0, r7
 8004c84:	9102      	str	r1, [sp, #8]
 8004c86:	e9cd 2300 	strd	r2, r3, [sp]
 8004c8a:	4a1c      	ldr	r2, [pc, #112]	@ (8004cfc <UI_DrawEnv+0x104>)
 8004c8c:	2120      	movs	r1, #32
 8004c8e:	f005 fc33 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004c92:	4b15      	ldr	r3, [pc, #84]	@ (8004ce8 <UI_DrawEnv+0xf0>)
 8004c94:	4638      	mov	r0, r7
 8004c96:	2201      	movs	r2, #1
 8004c98:	9200      	str	r2, [sp, #0]
 8004c9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c9c:	f000 fdcc 	bl	8005838 <ssd1306_WriteString>

  ssd1306_SetCursor(0, 36);
 8004ca0:	2124      	movs	r1, #36	@ 0x24
 8004ca2:	2000      	movs	r0, #0
 8004ca4:	f000 fdee 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln,sizeof(ln),"Dew point: %.1f C", g_dewpoint_c);
 8004ca8:	4b15      	ldr	r3, [pc, #84]	@ (8004d00 <UI_DrawEnv+0x108>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4618      	mov	r0, r3
 8004cae:	f7fb fc4b 	bl	8000548 <__aeabi_f2d>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	460b      	mov	r3, r1
 8004cb6:	4638      	mov	r0, r7
 8004cb8:	e9cd 2300 	strd	r2, r3, [sp]
 8004cbc:	4a11      	ldr	r2, [pc, #68]	@ (8004d04 <UI_DrawEnv+0x10c>)
 8004cbe:	2120      	movs	r1, #32
 8004cc0:	f005 fc1a 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004cc4:	4b08      	ldr	r3, [pc, #32]	@ (8004ce8 <UI_DrawEnv+0xf0>)
 8004cc6:	4638      	mov	r0, r7
 8004cc8:	2201      	movs	r2, #1
 8004cca:	9200      	str	r2, [sp, #0]
 8004ccc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004cce:	f000 fdb3 	bl	8005838 <ssd1306_WriteString>

  ssd1306_UpdateScreen();
 8004cd2:	f000 fca3 	bl	800561c <ssd1306_UpdateScreen>
}
 8004cd6:	bf00      	nop
 8004cd8:	3720      	adds	r7, #32
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	20000b68 	.word	0x20000b68
 8004ce4:	0800d7c0 	.word	0x0800d7c0
 8004ce8:	0800f360 	.word	0x0800f360
 8004cec:	20000b70 	.word	0x20000b70
 8004cf0:	0800d7d4 	.word	0x0800d7d4
 8004cf4:	20000b6c 	.word	0x20000b6c
 8004cf8:	20000008 	.word	0x20000008
 8004cfc:	0800d7e8 	.word	0x0800d7e8
 8004d00:	20000b74 	.word	0x20000b74
 8004d04:	0800d800 	.word	0x0800d800

08004d08 <UI_DrawIMU>:

static void UI_DrawIMU(void)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b08a      	sub	sp, #40	@ 0x28
 8004d0c:	af02      	add	r7, sp, #8
  char ln[32];
  ssd1306_Fill(Black);
 8004d0e:	2000      	movs	r0, #0
 8004d10:	f000 fc6c 	bl	80055ec <ssd1306_Fill>

  /* 1st line  Roll */
  ssd1306_SetCursor(0, 0);
 8004d14:	2100      	movs	r1, #0
 8004d16:	2000      	movs	r0, #0
 8004d18:	f000 fdb4 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln, sizeof(ln), "Roll   %6.1f", g_roll_deg);
 8004d1c:	4b2d      	ldr	r3, [pc, #180]	@ (8004dd4 <UI_DrawIMU+0xcc>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4618      	mov	r0, r3
 8004d22:	f7fb fc11 	bl	8000548 <__aeabi_f2d>
 8004d26:	4602      	mov	r2, r0
 8004d28:	460b      	mov	r3, r1
 8004d2a:	4638      	mov	r0, r7
 8004d2c:	e9cd 2300 	strd	r2, r3, [sp]
 8004d30:	4a29      	ldr	r2, [pc, #164]	@ (8004dd8 <UI_DrawIMU+0xd0>)
 8004d32:	2120      	movs	r1, #32
 8004d34:	f005 fbe0 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004d38:	4b28      	ldr	r3, [pc, #160]	@ (8004ddc <UI_DrawIMU+0xd4>)
 8004d3a:	4638      	mov	r0, r7
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	9200      	str	r2, [sp, #0]
 8004d40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d42:	f000 fd79 	bl	8005838 <ssd1306_WriteString>
  ssd1306_WriteString(" deg", Font_7x10, White);
 8004d46:	4b25      	ldr	r3, [pc, #148]	@ (8004ddc <UI_DrawIMU+0xd4>)
 8004d48:	2201      	movs	r2, #1
 8004d4a:	9200      	str	r2, [sp, #0]
 8004d4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d4e:	4824      	ldr	r0, [pc, #144]	@ (8004de0 <UI_DrawIMU+0xd8>)
 8004d50:	f000 fd72 	bl	8005838 <ssd1306_WriteString>

  /* 2nd line  Pitch */
  ssd1306_SetCursor(0, 12);
 8004d54:	210c      	movs	r1, #12
 8004d56:	2000      	movs	r0, #0
 8004d58:	f000 fd94 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln, sizeof(ln), "Pitch  %6.1f", g_pitch_deg);
 8004d5c:	4b21      	ldr	r3, [pc, #132]	@ (8004de4 <UI_DrawIMU+0xdc>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7fb fbf1 	bl	8000548 <__aeabi_f2d>
 8004d66:	4602      	mov	r2, r0
 8004d68:	460b      	mov	r3, r1
 8004d6a:	4638      	mov	r0, r7
 8004d6c:	e9cd 2300 	strd	r2, r3, [sp]
 8004d70:	4a1d      	ldr	r2, [pc, #116]	@ (8004de8 <UI_DrawIMU+0xe0>)
 8004d72:	2120      	movs	r1, #32
 8004d74:	f005 fbc0 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004d78:	4b18      	ldr	r3, [pc, #96]	@ (8004ddc <UI_DrawIMU+0xd4>)
 8004d7a:	4638      	mov	r0, r7
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	9200      	str	r2, [sp, #0]
 8004d80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d82:	f000 fd59 	bl	8005838 <ssd1306_WriteString>
  ssd1306_WriteString(" deg", Font_7x10, White);
 8004d86:	4b15      	ldr	r3, [pc, #84]	@ (8004ddc <UI_DrawIMU+0xd4>)
 8004d88:	2201      	movs	r2, #1
 8004d8a:	9200      	str	r2, [sp, #0]
 8004d8c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d8e:	4814      	ldr	r0, [pc, #80]	@ (8004de0 <UI_DrawIMU+0xd8>)
 8004d90:	f000 fd52 	bl	8005838 <ssd1306_WriteString>

  /* 3rd line  RMS vibrations */
  ssd1306_SetCursor(0, 24);
 8004d94:	2118      	movs	r1, #24
 8004d96:	2000      	movs	r0, #0
 8004d98:	f000 fd74 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln, sizeof(ln), "Vib RMS %.2f g", g_vibr_rms_g);
 8004d9c:	4b13      	ldr	r3, [pc, #76]	@ (8004dec <UI_DrawIMU+0xe4>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4618      	mov	r0, r3
 8004da2:	f7fb fbd1 	bl	8000548 <__aeabi_f2d>
 8004da6:	4602      	mov	r2, r0
 8004da8:	460b      	mov	r3, r1
 8004daa:	4638      	mov	r0, r7
 8004dac:	e9cd 2300 	strd	r2, r3, [sp]
 8004db0:	4a0f      	ldr	r2, [pc, #60]	@ (8004df0 <UI_DrawIMU+0xe8>)
 8004db2:	2120      	movs	r1, #32
 8004db4:	f005 fba0 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004db8:	4b08      	ldr	r3, [pc, #32]	@ (8004ddc <UI_DrawIMU+0xd4>)
 8004dba:	4638      	mov	r0, r7
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	9200      	str	r2, [sp, #0]
 8004dc0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004dc2:	f000 fd39 	bl	8005838 <ssd1306_WriteString>

  ssd1306_UpdateScreen();
 8004dc6:	f000 fc29 	bl	800561c <ssd1306_UpdateScreen>
}
 8004dca:	bf00      	nop
 8004dcc:	3720      	adds	r7, #32
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	200019ac 	.word	0x200019ac
 8004dd8:	0800d814 	.word	0x0800d814
 8004ddc:	0800f360 	.word	0x0800f360
 8004de0:	0800d824 	.word	0x0800d824
 8004de4:	200019b0 	.word	0x200019b0
 8004de8:	0800d82c 	.word	0x0800d82c
 8004dec:	200019e0 	.word	0x200019e0
 8004df0:	0800d83c 	.word	0x0800d83c

08004df4 <UI_DrawStats>:

static void UI_DrawStats(void)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b090      	sub	sp, #64	@ 0x40
 8004df8:	af02      	add	r7, sp, #8
  char ln[32];
  ssd1306_Fill(Black);
 8004dfa:	2000      	movs	r0, #0
 8004dfc:	f000 fbf6 	bl	80055ec <ssd1306_Fill>

  float avg_mov = (g_moving_ms>0)
 8004e00:	4b66      	ldr	r3, [pc, #408]	@ (8004f9c <UI_DrawStats+0x1a8>)
 8004e02:	681b      	ldr	r3, [r3, #0]
      ? ( (g_trip_m/1000.0f) / ((float)g_moving_ms/3600000.0f) )
      : 0.0f;
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d013      	beq.n	8004e30 <UI_DrawStats+0x3c>
      ? ( (g_trip_m/1000.0f) / ((float)g_moving_ms/3600000.0f) )
 8004e08:	4b65      	ldr	r3, [pc, #404]	@ (8004fa0 <UI_DrawStats+0x1ac>)
 8004e0a:	edd3 7a00 	vldr	s15, [r3]
 8004e0e:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8004fa4 <UI_DrawStats+0x1b0>
 8004e12:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004e16:	4b61      	ldr	r3, [pc, #388]	@ (8004f9c <UI_DrawStats+0x1a8>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	ee07 3a90 	vmov	s15, r3
 8004e1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e22:	ed9f 6a61 	vldr	s12, [pc, #388]	@ 8004fa8 <UI_DrawStats+0x1b4>
 8004e26:	ee87 7a86 	vdiv.f32	s14, s15, s12
      : 0.0f;
 8004e2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e2e:	e001      	b.n	8004e34 <UI_DrawStats+0x40>
 8004e30:	eddf 7a5e 	vldr	s15, [pc, #376]	@ 8004fac <UI_DrawStats+0x1b8>
  float avg_mov = (g_moving_ms>0)
 8004e34:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

  uint32_t sm = g_moving_ms/1000U;
 8004e38:	4b58      	ldr	r3, [pc, #352]	@ (8004f9c <UI_DrawStats+0x1a8>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a5c      	ldr	r2, [pc, #368]	@ (8004fb0 <UI_DrawStats+0x1bc>)
 8004e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e42:	099b      	lsrs	r3, r3, #6
 8004e44:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t hh = sm/3600U, mm=(sm/60U)%60U, ss=sm%60U;
 8004e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e48:	4a5a      	ldr	r2, [pc, #360]	@ (8004fb4 <UI_DrawStats+0x1c0>)
 8004e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e4e:	0adb      	lsrs	r3, r3, #11
 8004e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e54:	4a58      	ldr	r2, [pc, #352]	@ (8004fb8 <UI_DrawStats+0x1c4>)
 8004e56:	fba2 2303 	umull	r2, r3, r2, r3
 8004e5a:	095a      	lsrs	r2, r3, #5
 8004e5c:	4b56      	ldr	r3, [pc, #344]	@ (8004fb8 <UI_DrawStats+0x1c4>)
 8004e5e:	fba3 1302 	umull	r1, r3, r3, r2
 8004e62:	0959      	lsrs	r1, r3, #5
 8004e64:	460b      	mov	r3, r1
 8004e66:	011b      	lsls	r3, r3, #4
 8004e68:	1a5b      	subs	r3, r3, r1
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e72:	4b51      	ldr	r3, [pc, #324]	@ (8004fb8 <UI_DrawStats+0x1c4>)
 8004e74:	fba3 1302 	umull	r1, r3, r3, r2
 8004e78:	0959      	lsrs	r1, r3, #5
 8004e7a:	460b      	mov	r3, r1
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	1a5b      	subs	r3, r3, r1
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	627b      	str	r3, [r7, #36]	@ 0x24

  ssd1306_SetCursor(0, 0);
 8004e86:	2100      	movs	r1, #0
 8004e88:	2000      	movs	r0, #0
 8004e8a:	f000 fcfb 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln,sizeof(ln),"Max Speed %5.1f", g_max_speed_kmh);
 8004e8e:	4b4b      	ldr	r3, [pc, #300]	@ (8004fbc <UI_DrawStats+0x1c8>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4618      	mov	r0, r3
 8004e94:	f7fb fb58 	bl	8000548 <__aeabi_f2d>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	1d38      	adds	r0, r7, #4
 8004e9e:	e9cd 2300 	strd	r2, r3, [sp]
 8004ea2:	4a47      	ldr	r2, [pc, #284]	@ (8004fc0 <UI_DrawStats+0x1cc>)
 8004ea4:	2120      	movs	r1, #32
 8004ea6:	f005 fb27 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004eaa:	4b46      	ldr	r3, [pc, #280]	@ (8004fc4 <UI_DrawStats+0x1d0>)
 8004eac:	1d38      	adds	r0, r7, #4
 8004eae:	2201      	movs	r2, #1
 8004eb0:	9200      	str	r2, [sp, #0]
 8004eb2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004eb4:	f000 fcc0 	bl	8005838 <ssd1306_WriteString>
  ssd1306_WriteString(" km/h", Font_7x10, White);
 8004eb8:	4b42      	ldr	r3, [pc, #264]	@ (8004fc4 <UI_DrawStats+0x1d0>)
 8004eba:	2201      	movs	r2, #1
 8004ebc:	9200      	str	r2, [sp, #0]
 8004ebe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ec0:	4841      	ldr	r0, [pc, #260]	@ (8004fc8 <UI_DrawStats+0x1d4>)
 8004ec2:	f000 fcb9 	bl	8005838 <ssd1306_WriteString>

  ssd1306_SetCursor(0, 12);
 8004ec6:	210c      	movs	r1, #12
 8004ec8:	2000      	movs	r0, #0
 8004eca:	f000 fcdb 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln,sizeof(ln),"Avg Speed %5.1f", avg_mov);
 8004ece:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004ed0:	f7fb fb3a 	bl	8000548 <__aeabi_f2d>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	1d38      	adds	r0, r7, #4
 8004eda:	e9cd 2300 	strd	r2, r3, [sp]
 8004ede:	4a3b      	ldr	r2, [pc, #236]	@ (8004fcc <UI_DrawStats+0x1d8>)
 8004ee0:	2120      	movs	r1, #32
 8004ee2:	f005 fb09 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004ee6:	4b37      	ldr	r3, [pc, #220]	@ (8004fc4 <UI_DrawStats+0x1d0>)
 8004ee8:	1d38      	adds	r0, r7, #4
 8004eea:	2201      	movs	r2, #1
 8004eec:	9200      	str	r2, [sp, #0]
 8004eee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ef0:	f000 fca2 	bl	8005838 <ssd1306_WriteString>
  ssd1306_WriteString(" km/h", Font_7x10, White);
 8004ef4:	4b33      	ldr	r3, [pc, #204]	@ (8004fc4 <UI_DrawStats+0x1d0>)
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	9200      	str	r2, [sp, #0]
 8004efa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004efc:	4832      	ldr	r0, [pc, #200]	@ (8004fc8 <UI_DrawStats+0x1d4>)
 8004efe:	f000 fc9b 	bl	8005838 <ssd1306_WriteString>

  ssd1306_SetCursor(0, 24);
 8004f02:	2118      	movs	r1, #24
 8004f04:	2000      	movs	r0, #0
 8004f06:	f000 fcbd 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln,sizeof(ln),"Avg Power %3.0f W", g_power_avg_w);
 8004f0a:	4b31      	ldr	r3, [pc, #196]	@ (8004fd0 <UI_DrawStats+0x1dc>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f7fb fb1a 	bl	8000548 <__aeabi_f2d>
 8004f14:	4602      	mov	r2, r0
 8004f16:	460b      	mov	r3, r1
 8004f18:	1d38      	adds	r0, r7, #4
 8004f1a:	e9cd 2300 	strd	r2, r3, [sp]
 8004f1e:	4a2d      	ldr	r2, [pc, #180]	@ (8004fd4 <UI_DrawStats+0x1e0>)
 8004f20:	2120      	movs	r1, #32
 8004f22:	f005 fae9 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004f26:	4b27      	ldr	r3, [pc, #156]	@ (8004fc4 <UI_DrawStats+0x1d0>)
 8004f28:	1d38      	adds	r0, r7, #4
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	9200      	str	r2, [sp, #0]
 8004f2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f30:	f000 fc82 	bl	8005838 <ssd1306_WriteString>

  ssd1306_SetCursor(0, 36);
 8004f34:	2124      	movs	r1, #36	@ 0x24
 8004f36:	2000      	movs	r0, #0
 8004f38:	f000 fca4 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln,sizeof(ln),"Energy %5.0f kcal", g_kcal_total);
 8004f3c:	4b26      	ldr	r3, [pc, #152]	@ (8004fd8 <UI_DrawStats+0x1e4>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4618      	mov	r0, r3
 8004f42:	f7fb fb01 	bl	8000548 <__aeabi_f2d>
 8004f46:	4602      	mov	r2, r0
 8004f48:	460b      	mov	r3, r1
 8004f4a:	1d38      	adds	r0, r7, #4
 8004f4c:	e9cd 2300 	strd	r2, r3, [sp]
 8004f50:	4a22      	ldr	r2, [pc, #136]	@ (8004fdc <UI_DrawStats+0x1e8>)
 8004f52:	2120      	movs	r1, #32
 8004f54:	f005 fad0 	bl	800a4f8 <sniprintf>
  ssd1306_WriteString(ln, Font_7x10, White);
 8004f58:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc4 <UI_DrawStats+0x1d0>)
 8004f5a:	1d38      	adds	r0, r7, #4
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	9200      	str	r2, [sp, #0]
 8004f60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f62:	f000 fc69 	bl	8005838 <ssd1306_WriteString>

  ssd1306_SetCursor(0, 48);
 8004f66:	2130      	movs	r1, #48	@ 0x30
 8004f68:	2000      	movs	r0, #0
 8004f6a:	f000 fc8b 	bl	8005884 <ssd1306_SetCursor>
  snprintf(ln,sizeof(ln),"Ride %2lu:%02lu:%02lu",
 8004f6e:	1d38      	adds	r0, r7, #4
 8004f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f72:	9301      	str	r3, [sp, #4]
 8004f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f76:	9300      	str	r3, [sp, #0]
 8004f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f7a:	4a19      	ldr	r2, [pc, #100]	@ (8004fe0 <UI_DrawStats+0x1ec>)
 8004f7c:	2120      	movs	r1, #32
 8004f7e:	f005 fabb 	bl	800a4f8 <sniprintf>
           (unsigned long)hh,(unsigned long)mm,(unsigned long)ss);
  ssd1306_WriteString(ln, Font_7x10, White);
 8004f82:	4b10      	ldr	r3, [pc, #64]	@ (8004fc4 <UI_DrawStats+0x1d0>)
 8004f84:	1d38      	adds	r0, r7, #4
 8004f86:	2201      	movs	r2, #1
 8004f88:	9200      	str	r2, [sp, #0]
 8004f8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f8c:	f000 fc54 	bl	8005838 <ssd1306_WriteString>

  ssd1306_UpdateScreen();
 8004f90:	f000 fb44 	bl	800561c <ssd1306_UpdateScreen>
}
 8004f94:	bf00      	nop
 8004f96:	3738      	adds	r7, #56	@ 0x38
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	20000310 	.word	0x20000310
 8004fa0:	2000030c 	.word	0x2000030c
 8004fa4:	447a0000 	.word	0x447a0000
 8004fa8:	4a5bba00 	.word	0x4a5bba00
 8004fac:	00000000 	.word	0x00000000
 8004fb0:	10624dd3 	.word	0x10624dd3
 8004fb4:	91a2b3c5 	.word	0x91a2b3c5
 8004fb8:	88888889 	.word	0x88888889
 8004fbc:	20000308 	.word	0x20000308
 8004fc0:	0800d84c 	.word	0x0800d84c
 8004fc4:	0800f360 	.word	0x0800f360
 8004fc8:	0800d85c 	.word	0x0800d85c
 8004fcc:	0800d864 	.word	0x0800d864
 8004fd0:	200019e8 	.word	0x200019e8
 8004fd4:	0800d874 	.word	0x0800d874
 8004fd8:	200019ec 	.word	0x200019ec
 8004fdc:	0800d888 	.word	0x0800d888
 8004fe0:	0800d734 	.word	0x0800d734

08004fe4 <BTN_IsPressedRaw>:
 * Switch_Pin has PULLUP, so:
 *   GPIO_PIN_RESET (0) => button pressed
 *   GPIO_PIN_SET   (1) => button released
 */
static uint8_t BTN_IsPressedRaw(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b082      	sub	sp, #8
 8004fe8:	af00      	add	r7, sp, #0
  GPIO_PinState s = HAL_GPIO_ReadPin(BTN_PORT, BTN_PIN);
 8004fea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004fee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ff2:	f001 fa4f 	bl	8006494 <HAL_GPIO_ReadPin>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	71fb      	strb	r3, [r7, #7]
  return (s == GPIO_PIN_RESET) ? 1u : 0u;
 8004ffa:	79fb      	ldrb	r3, [r7, #7]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d101      	bne.n	8005004 <BTN_IsPressedRaw+0x20>
 8005000:	2301      	movs	r3, #1
 8005002:	e000      	b.n	8005006 <BTN_IsPressedRaw+0x22>
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3708      	adds	r7, #8
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
	...

08005010 <BTN_PollTask>:
/* Simple state machine with debounce:
 *  - detects only 0 -> 1 transitions (new press)
 *  - sets g_btn_event = 1
 */
static void BTN_PollTask(void)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
  static uint8_t last_raw = 0;
  uint32_t now = HAL_GetTick();
 8005016:	f000 ff61 	bl	8005edc <HAL_GetTick>
 800501a:	6078      	str	r0, [r7, #4]
  uint8_t raw = BTN_IsPressedRaw();
 800501c:	f7ff ffe2 	bl	8004fe4 <BTN_IsPressedRaw>
 8005020:	4603      	mov	r3, r0
 8005022:	70fb      	strb	r3, [r7, #3]

  if (raw != last_raw) {
 8005024:	4b16      	ldr	r3, [pc, #88]	@ (8005080 <BTN_PollTask+0x70>)
 8005026:	781b      	ldrb	r3, [r3, #0]
 8005028:	78fa      	ldrb	r2, [r7, #3]
 800502a:	429a      	cmp	r2, r3
 800502c:	d005      	beq.n	800503a <BTN_PollTask+0x2a>
    g_btn_last_change_ms = now;
 800502e:	4a15      	ldr	r2, [pc, #84]	@ (8005084 <BTN_PollTask+0x74>)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6013      	str	r3, [r2, #0]
    last_raw = raw;
 8005034:	4a12      	ldr	r2, [pc, #72]	@ (8005080 <BTN_PollTask+0x70>)
 8005036:	78fb      	ldrb	r3, [r7, #3]
 8005038:	7013      	strb	r3, [r2, #0]
  }

  if ((now - g_btn_last_change_ms) >= BTN_DEBOUNCE_MS) {
 800503a:	4b12      	ldr	r3, [pc, #72]	@ (8005084 <BTN_PollTask+0x74>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	2b95      	cmp	r3, #149	@ 0x95
 8005044:	d917      	bls.n	8005076 <BTN_PollTask+0x66>
    if (raw && !g_btn_pressed) {
 8005046:	78fb      	ldrb	r3, [r7, #3]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00a      	beq.n	8005062 <BTN_PollTask+0x52>
 800504c:	4b0e      	ldr	r3, [pc, #56]	@ (8005088 <BTN_PollTask+0x78>)
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d106      	bne.n	8005062 <BTN_PollTask+0x52>
      g_btn_pressed = 1;
 8005054:	4b0c      	ldr	r3, [pc, #48]	@ (8005088 <BTN_PollTask+0x78>)
 8005056:	2201      	movs	r2, #1
 8005058:	701a      	strb	r2, [r3, #0]
      g_btn_event   = 1;
 800505a:	4b0c      	ldr	r3, [pc, #48]	@ (800508c <BTN_PollTask+0x7c>)
 800505c:	2201      	movs	r2, #1
 800505e:	701a      	strb	r2, [r3, #0]
    } else if (!raw && g_btn_pressed) {
      g_btn_pressed = 0;
    }
  }
}
 8005060:	e009      	b.n	8005076 <BTN_PollTask+0x66>
    } else if (!raw && g_btn_pressed) {
 8005062:	78fb      	ldrb	r3, [r7, #3]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d106      	bne.n	8005076 <BTN_PollTask+0x66>
 8005068:	4b07      	ldr	r3, [pc, #28]	@ (8005088 <BTN_PollTask+0x78>)
 800506a:	781b      	ldrb	r3, [r3, #0]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d002      	beq.n	8005076 <BTN_PollTask+0x66>
      g_btn_pressed = 0;
 8005070:	4b05      	ldr	r3, [pc, #20]	@ (8005088 <BTN_PollTask+0x78>)
 8005072:	2200      	movs	r2, #0
 8005074:	701a      	strb	r2, [r3, #0]
}
 8005076:	bf00      	nop
 8005078:	3708      	adds	r7, #8
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	200019fc 	.word	0x200019fc
 8005084:	200019f8 	.word	0x200019f8
 8005088:	200019f5 	.word	0x200019f5
 800508c:	200019f6 	.word	0x200019f6

08005090 <HAL_GPIO_EXTI_Callback>:

/* ==================== HAL CALLBACKS ==================== */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	4603      	mov	r3, r0
 8005098:	80fb      	strh	r3, [r7, #6]
  /* Hall  using hall_Pin from main.h */
  if (GPIO_Pin == hall_Pin) {
 800509a:	88fb      	ldrh	r3, [r7, #6]
 800509c:	2b01      	cmp	r3, #1
 800509e:	d107      	bne.n	80050b0 <HAL_GPIO_EXTI_Callback+0x20>
    Hall_OnEdgeMs(&g_hall, HAL_GetTick());
 80050a0:	f000 ff1c 	bl	8005edc <HAL_GetTick>
 80050a4:	4603      	mov	r3, r0
 80050a6:	4619      	mov	r1, r3
 80050a8:	4803      	ldr	r0, [pc, #12]	@ (80050b8 <HAL_GPIO_EXTI_Callback+0x28>)
 80050aa:	f7fe f8df 	bl	800326c <Hall_OnEdgeMs>
    return;
 80050ae:	bf00      	nop
  }

  /* Button EXTI not used  button handled by polling */
}
 80050b0:	3708      	adds	r7, #8
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	200002c8 	.word	0x200002c8

080050bc <HAL_TIM_PeriodElapsedCallback>:

/* TIM2: every tick -> speed, autopause, power, history windows */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b08e      	sub	sp, #56	@ 0x38
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) {
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050cc:	f040 811e 	bne.w	800530c <HAL_TIM_PeriodElapsedCallback+0x250>
    static uint32_t last_tim2_ms = 0;
    uint32_t now   = HAL_GetTick();
 80050d0:	f000 ff04 	bl	8005edc <HAL_GetTick>
 80050d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    uint32_t dt_ms = (last_tim2_ms == 0U) ? 0U : (now - last_tim2_ms);
 80050d6:	4b8f      	ldr	r3, [pc, #572]	@ (8005314 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d004      	beq.n	80050e8 <HAL_TIM_PeriodElapsedCallback+0x2c>
 80050de:	4b8d      	ldr	r3, [pc, #564]	@ (8005314 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	e000      	b.n	80050ea <HAL_TIM_PeriodElapsedCallback+0x2e>
 80050e8:	2300      	movs	r3, #0
 80050ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    last_tim2_ms   = now;
 80050ec:	4a89      	ldr	r2, [pc, #548]	@ (8005314 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80050ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050f0:	6013      	str	r3, [r2, #0]

    /* Speed & distance from Hall module (period between pulses) */
    g_speed_inst_kmh  = Hall_SpeedInstKmh(&g_hall);
 80050f2:	4889      	ldr	r0, [pc, #548]	@ (8005318 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80050f4:	f7fe fa98 	bl	8003628 <Hall_SpeedInstKmh>
 80050f8:	eef0 7a40 	vmov.f32	s15, s0
 80050fc:	4b87      	ldr	r3, [pc, #540]	@ (800531c <HAL_TIM_PeriodElapsedCallback+0x260>)
 80050fe:	edc3 7a00 	vstr	s15, [r3]
    g_speed_filt_kmh  = Hall_SpeedFiltKmh(&g_hall);
 8005102:	4885      	ldr	r0, [pc, #532]	@ (8005318 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8005104:	f7fe fa9f 	bl	8003646 <Hall_SpeedFiltKmh>
 8005108:	eef0 7a40 	vmov.f32	s15, s0
 800510c:	4b84      	ldr	r3, [pc, #528]	@ (8005320 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800510e:	edc3 7a00 	vstr	s15, [r3]
    g_trip_m          = Hall_DistanceM(&g_hall);
 8005112:	4881      	ldr	r0, [pc, #516]	@ (8005318 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8005114:	f7fe faa6 	bl	8003664 <Hall_DistanceM>
 8005118:	eef0 7a40 	vmov.f32	s15, s0
 800511c:	4b81      	ldr	r3, [pc, #516]	@ (8005324 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800511e:	edc3 7a00 	vstr	s15, [r3]
    g_hall_count      = Hall_Pulses(&g_hall);
 8005122:	487d      	ldr	r0, [pc, #500]	@ (8005318 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8005124:	f7fe faad 	bl	8003682 <Hall_Pulses>
 8005128:	4603      	mov	r3, r0
 800512a:	4a7f      	ldr	r2, [pc, #508]	@ (8005328 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 800512c:	6013      	str	r3, [r2, #0]

    /* Autopause + moving time + displayed speed */
    if (g_speed_filt_kmh >= SPEED_MIN_MOVING_KMH) {
 800512e:	4b7c      	ldr	r3, [pc, #496]	@ (8005320 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8005130:	edd3 7a00 	vldr	s15, [r3]
 8005134:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005138:	eef4 7ac7 	vcmpe.f32	s15, s14
 800513c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005140:	db0d      	blt.n	800515e <HAL_TIM_PeriodElapsedCallback+0xa2>
      g_moving_ms += (dt_ms > 0U) ? dt_ms : 0U;
 8005142:	4b7a      	ldr	r3, [pc, #488]	@ (800532c <HAL_TIM_PeriodElapsedCallback+0x270>)
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005148:	4413      	add	r3, r2
 800514a:	4a78      	ldr	r2, [pc, #480]	@ (800532c <HAL_TIM_PeriodElapsedCallback+0x270>)
 800514c:	6013      	str	r3, [r2, #0]
      g_autopause = 0;
 800514e:	4b78      	ldr	r3, [pc, #480]	@ (8005330 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8005150:	2200      	movs	r2, #0
 8005152:	701a      	strb	r2, [r3, #0]
      g_speed_kmh = g_speed_filt_kmh;
 8005154:	4b72      	ldr	r3, [pc, #456]	@ (8005320 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a76      	ldr	r2, [pc, #472]	@ (8005334 <HAL_TIM_PeriodElapsedCallback+0x278>)
 800515a:	6013      	str	r3, [r2, #0]
 800515c:	e006      	b.n	800516c <HAL_TIM_PeriodElapsedCallback+0xb0>
    } else {
      g_autopause = 1;
 800515e:	4b74      	ldr	r3, [pc, #464]	@ (8005330 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8005160:	2201      	movs	r2, #1
 8005162:	701a      	strb	r2, [r3, #0]
      g_speed_kmh = 0.0f;
 8005164:	4b73      	ldr	r3, [pc, #460]	@ (8005334 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8005166:	f04f 0200 	mov.w	r2, #0
 800516a:	601a      	str	r2, [r3, #0]
    }

    /* Max speed */
    if (g_speed_filt_kmh > g_max_speed_kmh) g_max_speed_kmh = g_speed_filt_kmh;
 800516c:	4b6c      	ldr	r3, [pc, #432]	@ (8005320 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800516e:	ed93 7a00 	vldr	s14, [r3]
 8005172:	4b71      	ldr	r3, [pc, #452]	@ (8005338 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8005174:	edd3 7a00 	vldr	s15, [r3]
 8005178:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800517c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005180:	dd03      	ble.n	800518a <HAL_TIM_PeriodElapsedCallback+0xce>
 8005182:	4b67      	ldr	r3, [pc, #412]	@ (8005320 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a6c      	ldr	r2, [pc, #432]	@ (8005338 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8005188:	6013      	str	r3, [r2, #0]

    /* Power model & energy integration */
    if (dt_ms > 0U) {
 800518a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800518c:	2b00      	cmp	r3, #0
 800518e:	f000 80bb 	beq.w	8005308 <HAL_TIM_PeriodElapsedCallback+0x24c>
      float dt_s   = (float)dt_ms / 1000.0f;
 8005192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005194:	ee07 3a90 	vmov	s15, r3
 8005198:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800519c:	eddf 6a67 	vldr	s13, [pc, #412]	@ 800533c <HAL_TIM_PeriodElapsedCallback+0x280>
 80051a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80051a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      float v_mps  = g_speed_filt_kmh / 3.6f;
 80051a8:	4b5d      	ldr	r3, [pc, #372]	@ (8005320 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80051aa:	ed93 7a00 	vldr	s14, [r3]
 80051ae:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8005340 <HAL_TIM_PeriodElapsedCallback+0x284>
 80051b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80051b6:	edc7 7a08 	vstr	s15, [r7, #32]
      float grade  = g_grade_pct / 100.0f;
 80051ba:	4b62      	ldr	r3, [pc, #392]	@ (8005344 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80051bc:	ed93 7a00 	vldr	s14, [r3]
 80051c0:	eddf 6a61 	vldr	s13, [pc, #388]	@ 8005348 <HAL_TIM_PeriodElapsedCallback+0x28c>
 80051c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80051c8:	edc7 7a07 	vstr	s15, [r7, #28]

      if (v_mps <= 0.1f) {
 80051cc:	edd7 7a08 	vldr	s15, [r7, #32]
 80051d0:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 800534c <HAL_TIM_PeriodElapsedCallback+0x290>
 80051d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051dc:	d804      	bhi.n	80051e8 <HAL_TIM_PeriodElapsedCallback+0x12c>
        g_power_w = 0.0f;
 80051de:	4b5c      	ldr	r3, [pc, #368]	@ (8005350 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80051e0:	f04f 0200 	mov.w	r2, #0
 80051e4:	601a      	str	r2, [r3, #0]
 80051e6:	e074      	b.n	80052d2 <HAL_TIM_PeriodElapsedCallback+0x216>
      } else {
        float P_climb = MASS_TOTAL_KG * 9.81f * v_mps * grade;
 80051e8:	edd7 7a08 	vldr	s15, [r7, #32]
 80051ec:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8005354 <HAL_TIM_PeriodElapsedCallback+0x298>
 80051f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051f4:	ed97 7a07 	vldr	s14, [r7, #28]
 80051f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051fc:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        if (P_climb < 0.0f) P_climb = 0.0f;
 8005200:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8005204:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800520c:	d502      	bpl.n	8005214 <HAL_TIM_PeriodElapsedCallback+0x158>
 800520e:	f04f 0300 	mov.w	r3, #0
 8005212:	637b      	str	r3, [r7, #52]	@ 0x34

        float P_roll  = MASS_TOTAL_KG * 9.81f * C_RR * v_mps;
 8005214:	edd7 7a08 	vldr	s15, [r7, #32]
 8005218:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8005358 <HAL_TIM_PeriodElapsedCallback+0x29c>
 800521c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005220:	edc7 7a06 	vstr	s15, [r7, #24]
        float P_aero  = 0.5f * RHO_AIR * CD_AREA * v_mps * v_mps * v_mps;
 8005224:	edd7 7a08 	vldr	s15, [r7, #32]
 8005228:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800535c <HAL_TIM_PeriodElapsedCallback+0x2a0>
 800522c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005230:	edd7 7a08 	vldr	s15, [r7, #32]
 8005234:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005238:	ed97 7a08 	vldr	s14, [r7, #32]
 800523c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005240:	edc7 7a05 	vstr	s15, [r7, #20]
        float P_total = P_climb + P_roll + P_aero;
 8005244:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8005248:	edd7 7a06 	vldr	s15, [r7, #24]
 800524c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005250:	ed97 7a05 	vldr	s14, [r7, #20]
 8005254:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005258:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        if (P_total < 0.0f) P_total = 0.0f;
 800525c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005260:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005268:	d502      	bpl.n	8005270 <HAL_TIM_PeriodElapsedCallback+0x1b4>
 800526a:	f04f 0300 	mov.w	r3, #0
 800526e:	633b      	str	r3, [r7, #48]	@ 0x30

        g_power_w = P_total;
 8005270:	4a37      	ldr	r2, [pc, #220]	@ (8005350 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8005272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005274:	6013      	str	r3, [r2, #0]

        if (g_speed_filt_kmh >= SPEED_MIN_MOVING_KMH) {
 8005276:	4b2a      	ldr	r3, [pc, #168]	@ (8005320 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8005278:	edd3 7a00 	vldr	s15, [r3]
 800527c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005280:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005288:	db23      	blt.n	80052d2 <HAL_TIM_PeriodElapsedCallback+0x216>
          float E_mech = P_total * dt_s;           /* J */
 800528a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800528e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005296:	edc7 7a04 	vstr	s15, [r7, #16]
          g_mech_energy_J += E_mech;
 800529a:	4b31      	ldr	r3, [pc, #196]	@ (8005360 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800529c:	ed93 7a00 	vldr	s14, [r3]
 80052a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80052a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052a8:	4b2d      	ldr	r3, [pc, #180]	@ (8005360 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80052aa:	edc3 7a00 	vstr	s15, [r3]
          float kcal_step = E_mech / (4184.0f * HUMAN_EFF);
 80052ae:	ed97 7a04 	vldr	s14, [r7, #16]
 80052b2:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 8005364 <HAL_TIM_PeriodElapsedCallback+0x2a8>
 80052b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80052ba:	edc7 7a03 	vstr	s15, [r7, #12]
          g_kcal_total += kcal_step;
 80052be:	4b2a      	ldr	r3, [pc, #168]	@ (8005368 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80052c0:	ed93 7a00 	vldr	s14, [r3]
 80052c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80052c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052cc:	4b26      	ldr	r3, [pc, #152]	@ (8005368 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80052ce:	edc3 7a00 	vstr	s15, [r3]
        }
      }

      if (g_moving_ms > 0U) {
 80052d2:	4b16      	ldr	r3, [pc, #88]	@ (800532c <HAL_TIM_PeriodElapsedCallback+0x270>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d012      	beq.n	8005300 <HAL_TIM_PeriodElapsedCallback+0x244>
        g_power_avg_w = g_mech_energy_J / ((float)g_moving_ms/1000.0f);
 80052da:	4b21      	ldr	r3, [pc, #132]	@ (8005360 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80052dc:	edd3 6a00 	vldr	s13, [r3]
 80052e0:	4b12      	ldr	r3, [pc, #72]	@ (800532c <HAL_TIM_PeriodElapsedCallback+0x270>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	ee07 3a90 	vmov	s15, r3
 80052e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052ec:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800533c <HAL_TIM_PeriodElapsedCallback+0x280>
 80052f0:	ee87 7a86 	vdiv.f32	s14, s15, s12
 80052f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052f8:	4b1c      	ldr	r3, [pc, #112]	@ (800536c <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80052fa:	edc3 7a00 	vstr	s15, [r3]
 80052fe:	e003      	b.n	8005308 <HAL_TIM_PeriodElapsedCallback+0x24c>
      } else {
        g_power_avg_w = 0.0f;
 8005300:	4b1a      	ldr	r3, [pc, #104]	@ (800536c <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8005302:	f04f 0200 	mov.w	r2, #0
 8005306:	601a      	str	r2, [r3, #0]
      }
    }

    /* Update GRAD / VAM windows */
    update_alt_grad_vam_from_samples();
 8005308:	f7ff f95c 	bl	80045c4 <update_alt_grad_vam_from_samples>
  }
}
 800530c:	bf00      	nop
 800530e:	3738      	adds	r7, #56	@ 0x38
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}
 8005314:	20001a00 	.word	0x20001a00
 8005318:	200002c8 	.word	0x200002c8
 800531c:	20000304 	.word	0x20000304
 8005320:	20000300 	.word	0x20000300
 8005324:	2000030c 	.word	0x2000030c
 8005328:	200002c4 	.word	0x200002c4
 800532c:	20000310 	.word	0x20000310
 8005330:	20000002 	.word	0x20000002
 8005334:	200002fc 	.word	0x200002fc
 8005338:	20000308 	.word	0x20000308
 800533c:	447a0000 	.word	0x447a0000
 8005340:	40666666 	.word	0x40666666
 8005344:	20000320 	.word	0x20000320
 8005348:	42c80000 	.word	0x42c80000
 800534c:	3dcccccd 	.word	0x3dcccccd
 8005350:	200019e4 	.word	0x200019e4
 8005354:	445cb99a 	.word	0x445cb99a
 8005358:	406205bd 	.word	0x406205bd
 800535c:	3e570a3e 	.word	0x3e570a3e
 8005360:	200019f0 	.word	0x200019f0
 8005364:	4482c000 	.word	0x4482c000
 8005368:	200019ec 	.word	0x200019ec
 800536c:	200019e8 	.word	0x200019e8

08005370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005370:	b480      	push	{r7}
 8005372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005374:	b672      	cpsid	i
}
 8005376:	bf00      	nop
  __disable_irq();
  while (1) {}
 8005378:	bf00      	nop
 800537a:	e7fd      	b.n	8005378 <Error_Handler+0x8>

0800537c <LowPower_EnterStop2>:

    /* Po wybudzeniu */
    HAL_ResumeTick();
}
void LowPower_EnterStop2(void)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	af00      	add	r7, sp, #0
    /* Wycz debug w STOP (jeli debuger podpity, potrafi podnosi pobr) */
#ifdef DBGMCU
    HAL_DBGMCU_DisableDBGStopMode();
 8005380:	f000 fdfc 	bl	8005f7c <HAL_DBGMCU_DisableDBGStopMode>
#endif

    /* Zatrzymaj SysTick */
    HAL_SuspendTick();
 8005384:	f000 fdda 	bl	8005f3c <HAL_SuspendTick>
    /* Opcjonalne flagi low-power (czsto daj dodatkowy zysk) */
    //HAL_PWREx_EnableUltraLowPower();
    //HAL_PWREx_EnableFastWakeUp();

    /* Skasuj flag wybudzenia */
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8005388:	4b05      	ldr	r3, [pc, #20]	@ (80053a0 <LowPower_EnterStop2+0x24>)
 800538a:	221f      	movs	r2, #31
 800538c:	619a      	str	r2, [r3, #24]

    /* Wejcie w STOP2 */
    HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 800538e:	2001      	movs	r0, #1
 8005390:	f002 f84c 	bl	800742c <HAL_PWREx_EnterSTOP2Mode>

    /* ====== po wybudzeniu ======
       W STOP2 zegary systemowe zwykle wracaj do MSI/bez PLL.
       Trzeba przywrci konfiguracj zegarw. */
    SystemClock_Config();
 8005394:	f7fe fdf0 	bl	8003f78 <SystemClock_Config>

    /* Wznw SysTick */
    HAL_ResumeTick();
 8005398:	f000 fde0 	bl	8005f5c <HAL_ResumeTick>
}
 800539c:	bf00      	nop
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	40007000 	.word	0x40007000

080053a4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80053a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053aa:	4a1c      	ldr	r2, [pc, #112]	@ (800541c <MX_SPI1_Init+0x78>)
 80053ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80053ae:	4b1a      	ldr	r3, [pc, #104]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80053b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80053b6:	4b18      	ldr	r3, [pc, #96]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053b8:	2200      	movs	r2, #0
 80053ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80053bc:	4b16      	ldr	r3, [pc, #88]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053be:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80053c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80053c4:	4b14      	ldr	r3, [pc, #80]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80053ca:	4b13      	ldr	r3, [pc, #76]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80053d0:	4b11      	ldr	r3, [pc, #68]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053d8:	4b0f      	ldr	r3, [pc, #60]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053da:	2200      	movs	r2, #0
 80053dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80053de:	4b0e      	ldr	r3, [pc, #56]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053e0:	2200      	movs	r2, #0
 80053e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80053e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053ea:	4b0b      	ldr	r3, [pc, #44]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80053f0:	4b09      	ldr	r3, [pc, #36]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053f2:	2207      	movs	r2, #7
 80053f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80053f6:	4b08      	ldr	r3, [pc, #32]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80053fc:	4b06      	ldr	r3, [pc, #24]	@ (8005418 <MX_SPI1_Init+0x74>)
 80053fe:	2208      	movs	r2, #8
 8005400:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005402:	4805      	ldr	r0, [pc, #20]	@ (8005418 <MX_SPI1_Init+0x74>)
 8005404:	f003 f96e 	bl	80086e4 <HAL_SPI_Init>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800540e:	f7ff ffaf 	bl	8005370 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005412:	bf00      	nop
 8005414:	bd80      	pop	{r7, pc}
 8005416:	bf00      	nop
 8005418:	20001a04 	.word	0x20001a04
 800541c:	40013000 	.word	0x40013000

08005420 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b08a      	sub	sp, #40	@ 0x28
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005428:	f107 0314 	add.w	r3, r7, #20
 800542c:	2200      	movs	r2, #0
 800542e:	601a      	str	r2, [r3, #0]
 8005430:	605a      	str	r2, [r3, #4]
 8005432:	609a      	str	r2, [r3, #8]
 8005434:	60da      	str	r2, [r3, #12]
 8005436:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a17      	ldr	r2, [pc, #92]	@ (800549c <HAL_SPI_MspInit+0x7c>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d128      	bne.n	8005494 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005442:	4b17      	ldr	r3, [pc, #92]	@ (80054a0 <HAL_SPI_MspInit+0x80>)
 8005444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005446:	4a16      	ldr	r2, [pc, #88]	@ (80054a0 <HAL_SPI_MspInit+0x80>)
 8005448:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800544c:	6613      	str	r3, [r2, #96]	@ 0x60
 800544e:	4b14      	ldr	r3, [pc, #80]	@ (80054a0 <HAL_SPI_MspInit+0x80>)
 8005450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005452:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005456:	613b      	str	r3, [r7, #16]
 8005458:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800545a:	4b11      	ldr	r3, [pc, #68]	@ (80054a0 <HAL_SPI_MspInit+0x80>)
 800545c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800545e:	4a10      	ldr	r2, [pc, #64]	@ (80054a0 <HAL_SPI_MspInit+0x80>)
 8005460:	f043 0301 	orr.w	r3, r3, #1
 8005464:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005466:	4b0e      	ldr	r3, [pc, #56]	@ (80054a0 <HAL_SPI_MspInit+0x80>)
 8005468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	60fb      	str	r3, [r7, #12]
 8005470:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005472:	23e0      	movs	r3, #224	@ 0xe0
 8005474:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005476:	2302      	movs	r3, #2
 8005478:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800547a:	2300      	movs	r3, #0
 800547c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800547e:	2303      	movs	r3, #3
 8005480:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005482:	2305      	movs	r3, #5
 8005484:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005486:	f107 0314 	add.w	r3, r7, #20
 800548a:	4619      	mov	r1, r3
 800548c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005490:	f000 fe96 	bl	80061c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8005494:	bf00      	nop
 8005496:	3728      	adds	r7, #40	@ 0x28
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	40013000 	.word	0x40013000
 80054a0:	40021000 	.word	0x40021000

080054a4 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80054a4:	b480      	push	{r7}
 80054a6:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80054a8:	bf00      	nop
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr
	...

080054b4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b086      	sub	sp, #24
 80054b8:	af04      	add	r7, sp, #16
 80054ba:	4603      	mov	r3, r0
 80054bc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80054be:	f04f 33ff 	mov.w	r3, #4294967295
 80054c2:	9302      	str	r3, [sp, #8]
 80054c4:	2301      	movs	r3, #1
 80054c6:	9301      	str	r3, [sp, #4]
 80054c8:	1dfb      	adds	r3, r7, #7
 80054ca:	9300      	str	r3, [sp, #0]
 80054cc:	2301      	movs	r3, #1
 80054ce:	2200      	movs	r2, #0
 80054d0:	2178      	movs	r1, #120	@ 0x78
 80054d2:	4803      	ldr	r0, [pc, #12]	@ (80054e0 <ssd1306_WriteCommand+0x2c>)
 80054d4:	f001 f8c2 	bl	800665c <HAL_I2C_Mem_Write>
}
 80054d8:	bf00      	nop
 80054da:	3708      	adds	r7, #8
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	200001fc 	.word	0x200001fc

080054e4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b086      	sub	sp, #24
 80054e8:	af04      	add	r7, sp, #16
 80054ea:	6078      	str	r0, [r7, #4]
 80054ec:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	f04f 32ff 	mov.w	r2, #4294967295
 80054f6:	9202      	str	r2, [sp, #8]
 80054f8:	9301      	str	r3, [sp, #4]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	9300      	str	r3, [sp, #0]
 80054fe:	2301      	movs	r3, #1
 8005500:	2240      	movs	r2, #64	@ 0x40
 8005502:	2178      	movs	r1, #120	@ 0x78
 8005504:	4803      	ldr	r0, [pc, #12]	@ (8005514 <ssd1306_WriteData+0x30>)
 8005506:	f001 f8a9 	bl	800665c <HAL_I2C_Mem_Write>
}
 800550a:	bf00      	nop
 800550c:	3708      	adds	r7, #8
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	200001fc 	.word	0x200001fc

08005518 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8005518:	b580      	push	{r7, lr}
 800551a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800551c:	f7ff ffc2 	bl	80054a4 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8005520:	2064      	movs	r0, #100	@ 0x64
 8005522:	f000 fce7 	bl	8005ef4 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8005526:	2000      	movs	r0, #0
 8005528:	f000 f9d8 	bl	80058dc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800552c:	2020      	movs	r0, #32
 800552e:	f7ff ffc1 	bl	80054b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8005532:	2000      	movs	r0, #0
 8005534:	f7ff ffbe 	bl	80054b4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8005538:	20b0      	movs	r0, #176	@ 0xb0
 800553a:	f7ff ffbb 	bl	80054b4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800553e:	20c8      	movs	r0, #200	@ 0xc8
 8005540:	f7ff ffb8 	bl	80054b4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8005544:	2000      	movs	r0, #0
 8005546:	f7ff ffb5 	bl	80054b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800554a:	2010      	movs	r0, #16
 800554c:	f7ff ffb2 	bl	80054b4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8005550:	2040      	movs	r0, #64	@ 0x40
 8005552:	f7ff ffaf 	bl	80054b4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8005556:	20ff      	movs	r0, #255	@ 0xff
 8005558:	f000 f9ac 	bl	80058b4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800555c:	20a1      	movs	r0, #161	@ 0xa1
 800555e:	f7ff ffa9 	bl	80054b4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8005562:	20a6      	movs	r0, #166	@ 0xa6
 8005564:	f7ff ffa6 	bl	80054b4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8005568:	20a8      	movs	r0, #168	@ 0xa8
 800556a:	f7ff ffa3 	bl	80054b4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800556e:	203f      	movs	r0, #63	@ 0x3f
 8005570:	f7ff ffa0 	bl	80054b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8005574:	20a4      	movs	r0, #164	@ 0xa4
 8005576:	f7ff ff9d 	bl	80054b4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800557a:	20d3      	movs	r0, #211	@ 0xd3
 800557c:	f7ff ff9a 	bl	80054b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8005580:	2000      	movs	r0, #0
 8005582:	f7ff ff97 	bl	80054b4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8005586:	20d5      	movs	r0, #213	@ 0xd5
 8005588:	f7ff ff94 	bl	80054b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800558c:	20f0      	movs	r0, #240	@ 0xf0
 800558e:	f7ff ff91 	bl	80054b4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8005592:	20d9      	movs	r0, #217	@ 0xd9
 8005594:	f7ff ff8e 	bl	80054b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8005598:	2022      	movs	r0, #34	@ 0x22
 800559a:	f7ff ff8b 	bl	80054b4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800559e:	20da      	movs	r0, #218	@ 0xda
 80055a0:	f7ff ff88 	bl	80054b4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80055a4:	2012      	movs	r0, #18
 80055a6:	f7ff ff85 	bl	80054b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80055aa:	20db      	movs	r0, #219	@ 0xdb
 80055ac:	f7ff ff82 	bl	80054b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80055b0:	2020      	movs	r0, #32
 80055b2:	f7ff ff7f 	bl	80054b4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80055b6:	208d      	movs	r0, #141	@ 0x8d
 80055b8:	f7ff ff7c 	bl	80054b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80055bc:	2014      	movs	r0, #20
 80055be:	f7ff ff79 	bl	80054b4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80055c2:	2001      	movs	r0, #1
 80055c4:	f000 f98a 	bl	80058dc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80055c8:	2000      	movs	r0, #0
 80055ca:	f000 f80f 	bl	80055ec <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80055ce:	f000 f825 	bl	800561c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80055d2:	4b05      	ldr	r3, [pc, #20]	@ (80055e8 <ssd1306_Init+0xd0>)
 80055d4:	2200      	movs	r2, #0
 80055d6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80055d8:	4b03      	ldr	r3, [pc, #12]	@ (80055e8 <ssd1306_Init+0xd0>)
 80055da:	2200      	movs	r2, #0
 80055dc:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80055de:	4b02      	ldr	r3, [pc, #8]	@ (80055e8 <ssd1306_Init+0xd0>)
 80055e0:	2201      	movs	r2, #1
 80055e2:	711a      	strb	r2, [r3, #4]
}
 80055e4:	bf00      	nop
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	20001e68 	.word	0x20001e68

080055ec <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b082      	sub	sp, #8
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	4603      	mov	r3, r0
 80055f4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80055f6:	79fb      	ldrb	r3, [r7, #7]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d101      	bne.n	8005600 <ssd1306_Fill+0x14>
 80055fc:	2300      	movs	r3, #0
 80055fe:	e000      	b.n	8005602 <ssd1306_Fill+0x16>
 8005600:	23ff      	movs	r3, #255	@ 0xff
 8005602:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005606:	4619      	mov	r1, r3
 8005608:	4803      	ldr	r0, [pc, #12]	@ (8005618 <ssd1306_Fill+0x2c>)
 800560a:	f005 f845 	bl	800a698 <memset>
}
 800560e:	bf00      	nop
 8005610:	3708      	adds	r7, #8
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	20001a68 	.word	0x20001a68

0800561c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8005622:	2300      	movs	r3, #0
 8005624:	71fb      	strb	r3, [r7, #7]
 8005626:	e016      	b.n	8005656 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8005628:	79fb      	ldrb	r3, [r7, #7]
 800562a:	3b50      	subs	r3, #80	@ 0x50
 800562c:	b2db      	uxtb	r3, r3
 800562e:	4618      	mov	r0, r3
 8005630:	f7ff ff40 	bl	80054b4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8005634:	2000      	movs	r0, #0
 8005636:	f7ff ff3d 	bl	80054b4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800563a:	2010      	movs	r0, #16
 800563c:	f7ff ff3a 	bl	80054b4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8005640:	79fb      	ldrb	r3, [r7, #7]
 8005642:	01db      	lsls	r3, r3, #7
 8005644:	4a08      	ldr	r2, [pc, #32]	@ (8005668 <ssd1306_UpdateScreen+0x4c>)
 8005646:	4413      	add	r3, r2
 8005648:	2180      	movs	r1, #128	@ 0x80
 800564a:	4618      	mov	r0, r3
 800564c:	f7ff ff4a 	bl	80054e4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8005650:	79fb      	ldrb	r3, [r7, #7]
 8005652:	3301      	adds	r3, #1
 8005654:	71fb      	strb	r3, [r7, #7]
 8005656:	79fb      	ldrb	r3, [r7, #7]
 8005658:	2b07      	cmp	r3, #7
 800565a:	d9e5      	bls.n	8005628 <ssd1306_UpdateScreen+0xc>
    }
}
 800565c:	bf00      	nop
 800565e:	bf00      	nop
 8005660:	3708      	adds	r7, #8
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	20001a68 	.word	0x20001a68

0800566c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	4603      	mov	r3, r0
 8005674:	71fb      	strb	r3, [r7, #7]
 8005676:	460b      	mov	r3, r1
 8005678:	71bb      	strb	r3, [r7, #6]
 800567a:	4613      	mov	r3, r2
 800567c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800567e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005682:	2b00      	cmp	r3, #0
 8005684:	db3d      	blt.n	8005702 <ssd1306_DrawPixel+0x96>
 8005686:	79bb      	ldrb	r3, [r7, #6]
 8005688:	2b3f      	cmp	r3, #63	@ 0x3f
 800568a:	d83a      	bhi.n	8005702 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800568c:	797b      	ldrb	r3, [r7, #5]
 800568e:	2b01      	cmp	r3, #1
 8005690:	d11a      	bne.n	80056c8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8005692:	79fa      	ldrb	r2, [r7, #7]
 8005694:	79bb      	ldrb	r3, [r7, #6]
 8005696:	08db      	lsrs	r3, r3, #3
 8005698:	b2d8      	uxtb	r0, r3
 800569a:	4603      	mov	r3, r0
 800569c:	01db      	lsls	r3, r3, #7
 800569e:	4413      	add	r3, r2
 80056a0:	4a1b      	ldr	r2, [pc, #108]	@ (8005710 <ssd1306_DrawPixel+0xa4>)
 80056a2:	5cd3      	ldrb	r3, [r2, r3]
 80056a4:	b25a      	sxtb	r2, r3
 80056a6:	79bb      	ldrb	r3, [r7, #6]
 80056a8:	f003 0307 	and.w	r3, r3, #7
 80056ac:	2101      	movs	r1, #1
 80056ae:	fa01 f303 	lsl.w	r3, r1, r3
 80056b2:	b25b      	sxtb	r3, r3
 80056b4:	4313      	orrs	r3, r2
 80056b6:	b259      	sxtb	r1, r3
 80056b8:	79fa      	ldrb	r2, [r7, #7]
 80056ba:	4603      	mov	r3, r0
 80056bc:	01db      	lsls	r3, r3, #7
 80056be:	4413      	add	r3, r2
 80056c0:	b2c9      	uxtb	r1, r1
 80056c2:	4a13      	ldr	r2, [pc, #76]	@ (8005710 <ssd1306_DrawPixel+0xa4>)
 80056c4:	54d1      	strb	r1, [r2, r3]
 80056c6:	e01d      	b.n	8005704 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80056c8:	79fa      	ldrb	r2, [r7, #7]
 80056ca:	79bb      	ldrb	r3, [r7, #6]
 80056cc:	08db      	lsrs	r3, r3, #3
 80056ce:	b2d8      	uxtb	r0, r3
 80056d0:	4603      	mov	r3, r0
 80056d2:	01db      	lsls	r3, r3, #7
 80056d4:	4413      	add	r3, r2
 80056d6:	4a0e      	ldr	r2, [pc, #56]	@ (8005710 <ssd1306_DrawPixel+0xa4>)
 80056d8:	5cd3      	ldrb	r3, [r2, r3]
 80056da:	b25a      	sxtb	r2, r3
 80056dc:	79bb      	ldrb	r3, [r7, #6]
 80056de:	f003 0307 	and.w	r3, r3, #7
 80056e2:	2101      	movs	r1, #1
 80056e4:	fa01 f303 	lsl.w	r3, r1, r3
 80056e8:	b25b      	sxtb	r3, r3
 80056ea:	43db      	mvns	r3, r3
 80056ec:	b25b      	sxtb	r3, r3
 80056ee:	4013      	ands	r3, r2
 80056f0:	b259      	sxtb	r1, r3
 80056f2:	79fa      	ldrb	r2, [r7, #7]
 80056f4:	4603      	mov	r3, r0
 80056f6:	01db      	lsls	r3, r3, #7
 80056f8:	4413      	add	r3, r2
 80056fa:	b2c9      	uxtb	r1, r1
 80056fc:	4a04      	ldr	r2, [pc, #16]	@ (8005710 <ssd1306_DrawPixel+0xa4>)
 80056fe:	54d1      	strb	r1, [r2, r3]
 8005700:	e000      	b.n	8005704 <ssd1306_DrawPixel+0x98>
        return;
 8005702:	bf00      	nop
    }
}
 8005704:	370c      	adds	r7, #12
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	20001a68 	.word	0x20001a68

08005714 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8005714:	b590      	push	{r4, r7, lr}
 8005716:	b089      	sub	sp, #36	@ 0x24
 8005718:	af00      	add	r7, sp, #0
 800571a:	4604      	mov	r4, r0
 800571c:	4638      	mov	r0, r7
 800571e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8005722:	4623      	mov	r3, r4
 8005724:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8005726:	7bfb      	ldrb	r3, [r7, #15]
 8005728:	2b1f      	cmp	r3, #31
 800572a:	d902      	bls.n	8005732 <ssd1306_WriteChar+0x1e>
 800572c:	7bfb      	ldrb	r3, [r7, #15]
 800572e:	2b7e      	cmp	r3, #126	@ 0x7e
 8005730:	d901      	bls.n	8005736 <ssd1306_WriteChar+0x22>
        return 0;
 8005732:	2300      	movs	r3, #0
 8005734:	e079      	b.n	800582a <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d005      	beq.n	8005748 <ssd1306_WriteChar+0x34>
 800573c:	68ba      	ldr	r2, [r7, #8]
 800573e:	7bfb      	ldrb	r3, [r7, #15]
 8005740:	3b20      	subs	r3, #32
 8005742:	4413      	add	r3, r2
 8005744:	781b      	ldrb	r3, [r3, #0]
 8005746:	e000      	b.n	800574a <ssd1306_WriteChar+0x36>
 8005748:	783b      	ldrb	r3, [r7, #0]
 800574a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800574c:	4b39      	ldr	r3, [pc, #228]	@ (8005834 <ssd1306_WriteChar+0x120>)
 800574e:	881b      	ldrh	r3, [r3, #0]
 8005750:	461a      	mov	r2, r3
 8005752:	7dfb      	ldrb	r3, [r7, #23]
 8005754:	4413      	add	r3, r2
 8005756:	2b80      	cmp	r3, #128	@ 0x80
 8005758:	dc06      	bgt.n	8005768 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800575a:	4b36      	ldr	r3, [pc, #216]	@ (8005834 <ssd1306_WriteChar+0x120>)
 800575c:	885b      	ldrh	r3, [r3, #2]
 800575e:	461a      	mov	r2, r3
 8005760:	787b      	ldrb	r3, [r7, #1]
 8005762:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8005764:	2b40      	cmp	r3, #64	@ 0x40
 8005766:	dd01      	ble.n	800576c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8005768:	2300      	movs	r3, #0
 800576a:	e05e      	b.n	800582a <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 800576c:	2300      	movs	r3, #0
 800576e:	61fb      	str	r3, [r7, #28]
 8005770:	e04d      	b.n	800580e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	7bfb      	ldrb	r3, [r7, #15]
 8005776:	3b20      	subs	r3, #32
 8005778:	7879      	ldrb	r1, [r7, #1]
 800577a:	fb01 f303 	mul.w	r3, r1, r3
 800577e:	4619      	mov	r1, r3
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	440b      	add	r3, r1
 8005784:	005b      	lsls	r3, r3, #1
 8005786:	4413      	add	r3, r2
 8005788:	881b      	ldrh	r3, [r3, #0]
 800578a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 800578c:	2300      	movs	r3, #0
 800578e:	61bb      	str	r3, [r7, #24]
 8005790:	e036      	b.n	8005800 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8005792:	693a      	ldr	r2, [r7, #16]
 8005794:	69bb      	ldr	r3, [r7, #24]
 8005796:	fa02 f303 	lsl.w	r3, r2, r3
 800579a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d013      	beq.n	80057ca <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80057a2:	4b24      	ldr	r3, [pc, #144]	@ (8005834 <ssd1306_WriteChar+0x120>)
 80057a4:	881b      	ldrh	r3, [r3, #0]
 80057a6:	b2da      	uxtb	r2, r3
 80057a8:	69bb      	ldr	r3, [r7, #24]
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	4413      	add	r3, r2
 80057ae:	b2d8      	uxtb	r0, r3
 80057b0:	4b20      	ldr	r3, [pc, #128]	@ (8005834 <ssd1306_WriteChar+0x120>)
 80057b2:	885b      	ldrh	r3, [r3, #2]
 80057b4:	b2da      	uxtb	r2, r3
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	4413      	add	r3, r2
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80057c2:	4619      	mov	r1, r3
 80057c4:	f7ff ff52 	bl	800566c <ssd1306_DrawPixel>
 80057c8:	e017      	b.n	80057fa <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80057ca:	4b1a      	ldr	r3, [pc, #104]	@ (8005834 <ssd1306_WriteChar+0x120>)
 80057cc:	881b      	ldrh	r3, [r3, #0]
 80057ce:	b2da      	uxtb	r2, r3
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	4413      	add	r3, r2
 80057d6:	b2d8      	uxtb	r0, r3
 80057d8:	4b16      	ldr	r3, [pc, #88]	@ (8005834 <ssd1306_WriteChar+0x120>)
 80057da:	885b      	ldrh	r3, [r3, #2]
 80057dc:	b2da      	uxtb	r2, r3
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	4413      	add	r3, r2
 80057e4:	b2d9      	uxtb	r1, r3
 80057e6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	bf0c      	ite	eq
 80057ee:	2301      	moveq	r3, #1
 80057f0:	2300      	movne	r3, #0
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	461a      	mov	r2, r3
 80057f6:	f7ff ff39 	bl	800566c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80057fa:	69bb      	ldr	r3, [r7, #24]
 80057fc:	3301      	adds	r3, #1
 80057fe:	61bb      	str	r3, [r7, #24]
 8005800:	7dfb      	ldrb	r3, [r7, #23]
 8005802:	69ba      	ldr	r2, [r7, #24]
 8005804:	429a      	cmp	r2, r3
 8005806:	d3c4      	bcc.n	8005792 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	3301      	adds	r3, #1
 800580c:	61fb      	str	r3, [r7, #28]
 800580e:	787b      	ldrb	r3, [r7, #1]
 8005810:	461a      	mov	r2, r3
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	4293      	cmp	r3, r2
 8005816:	d3ac      	bcc.n	8005772 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8005818:	4b06      	ldr	r3, [pc, #24]	@ (8005834 <ssd1306_WriteChar+0x120>)
 800581a:	881a      	ldrh	r2, [r3, #0]
 800581c:	7dfb      	ldrb	r3, [r7, #23]
 800581e:	b29b      	uxth	r3, r3
 8005820:	4413      	add	r3, r2
 8005822:	b29a      	uxth	r2, r3
 8005824:	4b03      	ldr	r3, [pc, #12]	@ (8005834 <ssd1306_WriteChar+0x120>)
 8005826:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8005828:	7bfb      	ldrb	r3, [r7, #15]
}
 800582a:	4618      	mov	r0, r3
 800582c:	3724      	adds	r7, #36	@ 0x24
 800582e:	46bd      	mov	sp, r7
 8005830:	bd90      	pop	{r4, r7, pc}
 8005832:	bf00      	nop
 8005834:	20001e68 	.word	0x20001e68

08005838 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8005838:	b580      	push	{r7, lr}
 800583a:	b086      	sub	sp, #24
 800583c:	af02      	add	r7, sp, #8
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	4638      	mov	r0, r7
 8005842:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8005846:	e013      	b.n	8005870 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	7818      	ldrb	r0, [r3, #0]
 800584c:	7e3b      	ldrb	r3, [r7, #24]
 800584e:	9300      	str	r3, [sp, #0]
 8005850:	463b      	mov	r3, r7
 8005852:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005854:	f7ff ff5e 	bl	8005714 <ssd1306_WriteChar>
 8005858:	4603      	mov	r3, r0
 800585a:	461a      	mov	r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	429a      	cmp	r2, r3
 8005862:	d002      	beq.n	800586a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	e008      	b.n	800587c <ssd1306_WriteString+0x44>
        }
        str++;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	3301      	adds	r3, #1
 800586e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	781b      	ldrb	r3, [r3, #0]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1e7      	bne.n	8005848 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	781b      	ldrb	r3, [r3, #0]
}
 800587c:	4618      	mov	r0, r3
 800587e:	3710      	adds	r7, #16
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}

08005884 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	4603      	mov	r3, r0
 800588c:	460a      	mov	r2, r1
 800588e:	71fb      	strb	r3, [r7, #7]
 8005890:	4613      	mov	r3, r2
 8005892:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8005894:	79fb      	ldrb	r3, [r7, #7]
 8005896:	b29a      	uxth	r2, r3
 8005898:	4b05      	ldr	r3, [pc, #20]	@ (80058b0 <ssd1306_SetCursor+0x2c>)
 800589a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800589c:	79bb      	ldrb	r3, [r7, #6]
 800589e:	b29a      	uxth	r2, r3
 80058a0:	4b03      	ldr	r3, [pc, #12]	@ (80058b0 <ssd1306_SetCursor+0x2c>)
 80058a2:	805a      	strh	r2, [r3, #2]
}
 80058a4:	bf00      	nop
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr
 80058b0:	20001e68 	.word	0x20001e68

080058b4 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b084      	sub	sp, #16
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	4603      	mov	r3, r0
 80058bc:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80058be:	2381      	movs	r3, #129	@ 0x81
 80058c0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80058c2:	7bfb      	ldrb	r3, [r7, #15]
 80058c4:	4618      	mov	r0, r3
 80058c6:	f7ff fdf5 	bl	80054b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80058ca:	79fb      	ldrb	r3, [r7, #7]
 80058cc:	4618      	mov	r0, r3
 80058ce:	f7ff fdf1 	bl	80054b4 <ssd1306_WriteCommand>
}
 80058d2:	bf00      	nop
 80058d4:	3710      	adds	r7, #16
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
	...

080058dc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80058dc:	b580      	push	{r7, lr}
 80058de:	b084      	sub	sp, #16
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	4603      	mov	r3, r0
 80058e4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80058e6:	79fb      	ldrb	r3, [r7, #7]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d005      	beq.n	80058f8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80058ec:	23af      	movs	r3, #175	@ 0xaf
 80058ee:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80058f0:	4b08      	ldr	r3, [pc, #32]	@ (8005914 <ssd1306_SetDisplayOn+0x38>)
 80058f2:	2201      	movs	r2, #1
 80058f4:	715a      	strb	r2, [r3, #5]
 80058f6:	e004      	b.n	8005902 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80058f8:	23ae      	movs	r3, #174	@ 0xae
 80058fa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80058fc:	4b05      	ldr	r3, [pc, #20]	@ (8005914 <ssd1306_SetDisplayOn+0x38>)
 80058fe:	2200      	movs	r2, #0
 8005900:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8005902:	7bfb      	ldrb	r3, [r7, #15]
 8005904:	4618      	mov	r0, r3
 8005906:	f7ff fdd5 	bl	80054b4 <ssd1306_WriteCommand>
}
 800590a:	bf00      	nop
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	20001e68 	.word	0x20001e68

08005918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800591e:	4b0f      	ldr	r3, [pc, #60]	@ (800595c <HAL_MspInit+0x44>)
 8005920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005922:	4a0e      	ldr	r2, [pc, #56]	@ (800595c <HAL_MspInit+0x44>)
 8005924:	f043 0301 	orr.w	r3, r3, #1
 8005928:	6613      	str	r3, [r2, #96]	@ 0x60
 800592a:	4b0c      	ldr	r3, [pc, #48]	@ (800595c <HAL_MspInit+0x44>)
 800592c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	607b      	str	r3, [r7, #4]
 8005934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005936:	4b09      	ldr	r3, [pc, #36]	@ (800595c <HAL_MspInit+0x44>)
 8005938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800593a:	4a08      	ldr	r2, [pc, #32]	@ (800595c <HAL_MspInit+0x44>)
 800593c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005940:	6593      	str	r3, [r2, #88]	@ 0x58
 8005942:	4b06      	ldr	r3, [pc, #24]	@ (800595c <HAL_MspInit+0x44>)
 8005944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800594a:	603b      	str	r3, [r7, #0]
 800594c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800594e:	bf00      	nop
 8005950:	370c      	adds	r7, #12
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr
 800595a:	bf00      	nop
 800595c:	40021000 	.word	0x40021000

08005960 <NMI_Handler>:
/******************************************************************************/
/* Cortex-M4 Processor Interruption and Exception Handlers                   */
/******************************************************************************/

void NMI_Handler(void)
{
 8005960:	b480      	push	{r7}
 8005962:	af00      	add	r7, sp, #0
  while (1) {}
 8005964:	bf00      	nop
 8005966:	e7fd      	b.n	8005964 <NMI_Handler+0x4>

08005968 <HardFault_Handler>:
}

void HardFault_Handler(void)
{
 8005968:	b480      	push	{r7}
 800596a:	af00      	add	r7, sp, #0
  while (1) {}
 800596c:	bf00      	nop
 800596e:	e7fd      	b.n	800596c <HardFault_Handler+0x4>

08005970 <MemManage_Handler>:
}

void MemManage_Handler(void)
{
 8005970:	b480      	push	{r7}
 8005972:	af00      	add	r7, sp, #0
  while (1) {}
 8005974:	bf00      	nop
 8005976:	e7fd      	b.n	8005974 <MemManage_Handler+0x4>

08005978 <BusFault_Handler>:
}

void BusFault_Handler(void)
{
 8005978:	b480      	push	{r7}
 800597a:	af00      	add	r7, sp, #0
  while (1) {}
 800597c:	bf00      	nop
 800597e:	e7fd      	b.n	800597c <BusFault_Handler+0x4>

08005980 <UsageFault_Handler>:
}

void UsageFault_Handler(void)
{
 8005980:	b480      	push	{r7}
 8005982:	af00      	add	r7, sp, #0
  while (1) {}
 8005984:	bf00      	nop
 8005986:	e7fd      	b.n	8005984 <UsageFault_Handler+0x4>

08005988 <SVC_Handler>:
}

void SVC_Handler(void)
{
 8005988:	b480      	push	{r7}
 800598a:	af00      	add	r7, sp, #0
}
 800598c:	bf00      	nop
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr

08005996 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8005996:	b480      	push	{r7}
 8005998:	af00      	add	r7, sp, #0
}
 800599a:	bf00      	nop
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <PendSV_Handler>:

void PendSV_Handler(void)
{
 80059a4:	b480      	push	{r7}
 80059a6:	af00      	add	r7, sp, #0
}
 80059a8:	bf00      	nop
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <SysTick_Handler>:

void SysTick_Handler(void)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	af00      	add	r7, sp, #0
  HAL_IncTick();
 80059b6:	f000 fa7d 	bl	8005eb4 <HAL_IncTick>
}
 80059ba:	bf00      	nop
 80059bc:	bd80      	pop	{r7, pc}

080059be <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt (Hall  PA0).
  */
void EXTI0_IRQHandler(void)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(hall_Pin);
 80059c2:	2001      	movs	r0, #1
 80059c4:	f000 fd96 	bl	80064f4 <HAL_GPIO_EXTI_IRQHandler>
}
 80059c8:	bf00      	nop
 80059ca:	bd80      	pop	{r7, pc}

080059cc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts (przycisk  PA8).
  */
void EXTI9_5_IRQHandler(void)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(Switch_Pin);
 80059d0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80059d4:	f000 fd8e 	bl	80064f4 <HAL_GPIO_EXTI_IRQHandler>
}
 80059d8:	bf00      	nop
 80059da:	bd80      	pop	{r7, pc}

080059dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim2);
 80059e0:	4802      	ldr	r0, [pc, #8]	@ (80059ec <TIM2_IRQHandler+0x10>)
 80059e2:	f002 ffcd 	bl	8008980 <HAL_TIM_IRQHandler>
}
 80059e6:	bf00      	nop
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	20001e74 	.word	0x20001e74

080059f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80059f0:	b480      	push	{r7}
 80059f2:	af00      	add	r7, sp, #0
  return 1;
 80059f4:	2301      	movs	r3, #1
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <_kill>:

int _kill(int pid, int sig)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b082      	sub	sp, #8
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005a0a:	f004 fe97 	bl	800a73c <__errno>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2216      	movs	r2, #22
 8005a12:	601a      	str	r2, [r3, #0]
  return -1;
 8005a14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3708      	adds	r7, #8
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}

08005a20 <_exit>:

void _exit (int status)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b082      	sub	sp, #8
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005a28:	f04f 31ff 	mov.w	r1, #4294967295
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f7ff ffe7 	bl	8005a00 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005a32:	bf00      	nop
 8005a34:	e7fd      	b.n	8005a32 <_exit+0x12>

08005a36 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005a36:	b580      	push	{r7, lr}
 8005a38:	b086      	sub	sp, #24
 8005a3a:	af00      	add	r7, sp, #0
 8005a3c:	60f8      	str	r0, [r7, #12]
 8005a3e:	60b9      	str	r1, [r7, #8]
 8005a40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a42:	2300      	movs	r3, #0
 8005a44:	617b      	str	r3, [r7, #20]
 8005a46:	e00a      	b.n	8005a5e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005a48:	f3af 8000 	nop.w
 8005a4c:	4601      	mov	r1, r0
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	1c5a      	adds	r2, r3, #1
 8005a52:	60ba      	str	r2, [r7, #8]
 8005a54:	b2ca      	uxtb	r2, r1
 8005a56:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	617b      	str	r3, [r7, #20]
 8005a5e:	697a      	ldr	r2, [r7, #20]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	dbf0      	blt.n	8005a48 <_read+0x12>
  }

  return len;
 8005a66:	687b      	ldr	r3, [r7, #4]
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3718      	adds	r7, #24
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	617b      	str	r3, [r7, #20]
 8005a80:	e009      	b.n	8005a96 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	1c5a      	adds	r2, r3, #1
 8005a86:	60ba      	str	r2, [r7, #8]
 8005a88:	781b      	ldrb	r3, [r3, #0]
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	3301      	adds	r3, #1
 8005a94:	617b      	str	r3, [r7, #20]
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	dbf1      	blt.n	8005a82 <_write+0x12>
  }
  return len;
 8005a9e:	687b      	ldr	r3, [r7, #4]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3718      	adds	r7, #24
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <_close>:

int _close(int file)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005ab0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	370c      	adds	r7, #12
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr

08005ac0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005ad0:	605a      	str	r2, [r3, #4]
  return 0;
 8005ad2:	2300      	movs	r3, #0
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	370c      	adds	r7, #12
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr

08005ae0 <_isatty>:

int _isatty(int file)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005ae8:	2301      	movs	r3, #1
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	370c      	adds	r7, #12
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr

08005af6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005af6:	b480      	push	{r7}
 8005af8:	b085      	sub	sp, #20
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	60f8      	str	r0, [r7, #12]
 8005afe:	60b9      	str	r1, [r7, #8]
 8005b00:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3714      	adds	r7, #20
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b086      	sub	sp, #24
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005b18:	4a14      	ldr	r2, [pc, #80]	@ (8005b6c <_sbrk+0x5c>)
 8005b1a:	4b15      	ldr	r3, [pc, #84]	@ (8005b70 <_sbrk+0x60>)
 8005b1c:	1ad3      	subs	r3, r2, r3
 8005b1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005b24:	4b13      	ldr	r3, [pc, #76]	@ (8005b74 <_sbrk+0x64>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d102      	bne.n	8005b32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005b2c:	4b11      	ldr	r3, [pc, #68]	@ (8005b74 <_sbrk+0x64>)
 8005b2e:	4a12      	ldr	r2, [pc, #72]	@ (8005b78 <_sbrk+0x68>)
 8005b30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005b32:	4b10      	ldr	r3, [pc, #64]	@ (8005b74 <_sbrk+0x64>)
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	4413      	add	r3, r2
 8005b3a:	693a      	ldr	r2, [r7, #16]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d207      	bcs.n	8005b50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005b40:	f004 fdfc 	bl	800a73c <__errno>
 8005b44:	4603      	mov	r3, r0
 8005b46:	220c      	movs	r2, #12
 8005b48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8005b4e:	e009      	b.n	8005b64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005b50:	4b08      	ldr	r3, [pc, #32]	@ (8005b74 <_sbrk+0x64>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005b56:	4b07      	ldr	r3, [pc, #28]	@ (8005b74 <_sbrk+0x64>)
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4413      	add	r3, r2
 8005b5e:	4a05      	ldr	r2, [pc, #20]	@ (8005b74 <_sbrk+0x64>)
 8005b60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005b62:	68fb      	ldr	r3, [r7, #12]
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3718      	adds	r7, #24
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	2000c000 	.word	0x2000c000
 8005b70:	00000400 	.word	0x00000400
 8005b74:	20001e70 	.word	0x20001e70
 8005b78:	20002098 	.word	0x20002098

08005b7c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8005b80:	4b06      	ldr	r3, [pc, #24]	@ (8005b9c <SystemInit+0x20>)
 8005b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b86:	4a05      	ldr	r2, [pc, #20]	@ (8005b9c <SystemInit+0x20>)
 8005b88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005b8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8005b90:	bf00      	nop
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr
 8005b9a:	bf00      	nop
 8005b9c:	e000ed00 	.word	0xe000ed00

08005ba0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b088      	sub	sp, #32
 8005ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005ba6:	f107 0310 	add.w	r3, r7, #16
 8005baa:	2200      	movs	r2, #0
 8005bac:	601a      	str	r2, [r3, #0]
 8005bae:	605a      	str	r2, [r3, #4]
 8005bb0:	609a      	str	r2, [r3, #8]
 8005bb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005bb4:	1d3b      	adds	r3, r7, #4
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	601a      	str	r2, [r3, #0]
 8005bba:	605a      	str	r2, [r3, #4]
 8005bbc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005bbe:	4b1e      	ldr	r3, [pc, #120]	@ (8005c38 <MX_TIM2_Init+0x98>)
 8005bc0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005bc4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 8005bc6:	4b1c      	ldr	r3, [pc, #112]	@ (8005c38 <MX_TIM2_Init+0x98>)
 8005bc8:	f647 42ff 	movw	r2, #31999	@ 0x7cff
 8005bcc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bce:	4b1a      	ldr	r3, [pc, #104]	@ (8005c38 <MX_TIM2_Init+0x98>)
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8005bd4:	4b18      	ldr	r3, [pc, #96]	@ (8005c38 <MX_TIM2_Init+0x98>)
 8005bd6:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8005bda:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005bdc:	4b16      	ldr	r3, [pc, #88]	@ (8005c38 <MX_TIM2_Init+0x98>)
 8005bde:	2200      	movs	r2, #0
 8005be0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005be2:	4b15      	ldr	r3, [pc, #84]	@ (8005c38 <MX_TIM2_Init+0x98>)
 8005be4:	2200      	movs	r2, #0
 8005be6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005be8:	4813      	ldr	r0, [pc, #76]	@ (8005c38 <MX_TIM2_Init+0x98>)
 8005bea:	f002 fe1e 	bl	800882a <HAL_TIM_Base_Init>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d001      	beq.n	8005bf8 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8005bf4:	f7ff fbbc 	bl	8005370 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005bf8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005bfc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005bfe:	f107 0310 	add.w	r3, r7, #16
 8005c02:	4619      	mov	r1, r3
 8005c04:	480c      	ldr	r0, [pc, #48]	@ (8005c38 <MX_TIM2_Init+0x98>)
 8005c06:	f002 ffc2 	bl	8008b8e <HAL_TIM_ConfigClockSource>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d001      	beq.n	8005c14 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8005c10:	f7ff fbae 	bl	8005370 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c14:	2300      	movs	r3, #0
 8005c16:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005c1c:	1d3b      	adds	r3, r7, #4
 8005c1e:	4619      	mov	r1, r3
 8005c20:	4805      	ldr	r0, [pc, #20]	@ (8005c38 <MX_TIM2_Init+0x98>)
 8005c22:	f003 f9af 	bl	8008f84 <HAL_TIMEx_MasterConfigSynchronization>
 8005c26:	4603      	mov	r3, r0
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d001      	beq.n	8005c30 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8005c2c:	f7ff fba0 	bl	8005370 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005c30:	bf00      	nop
 8005c32:	3720      	adds	r7, #32
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	20001e74 	.word	0x20001e74

08005c3c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c4c:	d113      	bne.n	8005c76 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8005c80 <HAL_TIM_Base_MspInit+0x44>)
 8005c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c52:	4a0b      	ldr	r2, [pc, #44]	@ (8005c80 <HAL_TIM_Base_MspInit+0x44>)
 8005c54:	f043 0301 	orr.w	r3, r3, #1
 8005c58:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c5a:	4b09      	ldr	r3, [pc, #36]	@ (8005c80 <HAL_TIM_Base_MspInit+0x44>)
 8005c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c5e:	f003 0301 	and.w	r3, r3, #1
 8005c62:	60fb      	str	r3, [r7, #12]
 8005c64:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005c66:	2200      	movs	r2, #0
 8005c68:	2100      	movs	r1, #0
 8005c6a:	201c      	movs	r0, #28
 8005c6c:	f000 fa71 	bl	8006152 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005c70:	201c      	movs	r0, #28
 8005c72:	f000 fa8a 	bl	800618a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8005c76:	bf00      	nop
 8005c78:	3710      	adds	r7, #16
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	bf00      	nop
 8005c80:	40021000 	.word	0x40021000

08005c84 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005c88:	4b14      	ldr	r3, [pc, #80]	@ (8005cdc <MX_USART2_UART_Init+0x58>)
 8005c8a:	4a15      	ldr	r2, [pc, #84]	@ (8005ce0 <MX_USART2_UART_Init+0x5c>)
 8005c8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005c8e:	4b13      	ldr	r3, [pc, #76]	@ (8005cdc <MX_USART2_UART_Init+0x58>)
 8005c90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005c94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005c96:	4b11      	ldr	r3, [pc, #68]	@ (8005cdc <MX_USART2_UART_Init+0x58>)
 8005c98:	2200      	movs	r2, #0
 8005c9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8005cdc <MX_USART2_UART_Init+0x58>)
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8005cdc <MX_USART2_UART_Init+0x58>)
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8005cdc <MX_USART2_UART_Init+0x58>)
 8005caa:	220c      	movs	r2, #12
 8005cac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005cae:	4b0b      	ldr	r3, [pc, #44]	@ (8005cdc <MX_USART2_UART_Init+0x58>)
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005cb4:	4b09      	ldr	r3, [pc, #36]	@ (8005cdc <MX_USART2_UART_Init+0x58>)
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005cba:	4b08      	ldr	r3, [pc, #32]	@ (8005cdc <MX_USART2_UART_Init+0x58>)
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005cc0:	4b06      	ldr	r3, [pc, #24]	@ (8005cdc <MX_USART2_UART_Init+0x58>)
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005cc6:	4805      	ldr	r0, [pc, #20]	@ (8005cdc <MX_USART2_UART_Init+0x58>)
 8005cc8:	f003 f9e0 	bl	800908c <HAL_UART_Init>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d001      	beq.n	8005cd6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8005cd2:	f7ff fb4d 	bl	8005370 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005cd6:	bf00      	nop
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	20001ec0 	.word	0x20001ec0
 8005ce0:	40004400 	.word	0x40004400

08005ce4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b09e      	sub	sp, #120	@ 0x78
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cec:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	601a      	str	r2, [r3, #0]
 8005cf4:	605a      	str	r2, [r3, #4]
 8005cf6:	609a      	str	r2, [r3, #8]
 8005cf8:	60da      	str	r2, [r3, #12]
 8005cfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005cfc:	f107 0310 	add.w	r3, r7, #16
 8005d00:	2254      	movs	r2, #84	@ 0x54
 8005d02:	2100      	movs	r1, #0
 8005d04:	4618      	mov	r0, r3
 8005d06:	f004 fcc7 	bl	800a698 <memset>
  if(uartHandle->Instance==USART2)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a28      	ldr	r2, [pc, #160]	@ (8005db0 <HAL_UART_MspInit+0xcc>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d148      	bne.n	8005da6 <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005d14:	2302      	movs	r3, #2
 8005d16:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005d1c:	f107 0310 	add.w	r3, r7, #16
 8005d20:	4618      	mov	r0, r3
 8005d22:	f002 f9e7 	bl	80080f4 <HAL_RCCEx_PeriphCLKConfig>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d001      	beq.n	8005d30 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005d2c:	f7ff fb20 	bl	8005370 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005d30:	4b20      	ldr	r3, [pc, #128]	@ (8005db4 <HAL_UART_MspInit+0xd0>)
 8005d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d34:	4a1f      	ldr	r2, [pc, #124]	@ (8005db4 <HAL_UART_MspInit+0xd0>)
 8005d36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8005db4 <HAL_UART_MspInit+0xd0>)
 8005d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d44:	60fb      	str	r3, [r7, #12]
 8005d46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d48:	4b1a      	ldr	r3, [pc, #104]	@ (8005db4 <HAL_UART_MspInit+0xd0>)
 8005d4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d4c:	4a19      	ldr	r2, [pc, #100]	@ (8005db4 <HAL_UART_MspInit+0xd0>)
 8005d4e:	f043 0301 	orr.w	r3, r3, #1
 8005d52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005d54:	4b17      	ldr	r3, [pc, #92]	@ (8005db4 <HAL_UART_MspInit+0xd0>)
 8005d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d58:	f003 0301 	and.w	r3, r3, #1
 8005d5c:	60bb      	str	r3, [r7, #8]
 8005d5e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8005d60:	2304      	movs	r3, #4
 8005d62:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d64:	2302      	movs	r3, #2
 8005d66:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005d70:	2307      	movs	r3, #7
 8005d72:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8005d74:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005d78:	4619      	mov	r1, r3
 8005d7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005d7e:	f000 fa1f 	bl	80061c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8005d82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d86:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d88:	2302      	movs	r3, #2
 8005d8a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d90:	2303      	movs	r3, #3
 8005d92:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8005d94:	2303      	movs	r3, #3
 8005d96:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8005d98:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005da2:	f000 fa0d 	bl	80061c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005da6:	bf00      	nop
 8005da8:	3778      	adds	r7, #120	@ 0x78
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop
 8005db0:	40004400 	.word	0x40004400
 8005db4:	40021000 	.word	0x40021000

08005db8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005db8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005df0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005dbc:	f7ff fede 	bl	8005b7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005dc0:	480c      	ldr	r0, [pc, #48]	@ (8005df4 <LoopForever+0x6>)
  ldr r1, =_edata
 8005dc2:	490d      	ldr	r1, [pc, #52]	@ (8005df8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005dc4:	4a0d      	ldr	r2, [pc, #52]	@ (8005dfc <LoopForever+0xe>)
  movs r3, #0
 8005dc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005dc8:	e002      	b.n	8005dd0 <LoopCopyDataInit>

08005dca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005dca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005dcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005dce:	3304      	adds	r3, #4

08005dd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005dd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005dd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005dd4:	d3f9      	bcc.n	8005dca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8005e00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005dd8:	4c0a      	ldr	r4, [pc, #40]	@ (8005e04 <LoopForever+0x16>)
  movs r3, #0
 8005dda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005ddc:	e001      	b.n	8005de2 <LoopFillZerobss>

08005dde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005dde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005de0:	3204      	adds	r2, #4

08005de2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005de2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005de4:	d3fb      	bcc.n	8005dde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005de6:	f004 fcaf 	bl	800a748 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005dea:	f7fd fccb 	bl	8003784 <main>

08005dee <LoopForever>:

LoopForever:
    b LoopForever
 8005dee:	e7fe      	b.n	8005dee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005df0:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8005df4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005df8:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8005dfc:	0800f794 	.word	0x0800f794
  ldr r2, =_sbss
 8005e00:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8005e04:	20002098 	.word	0x20002098

08005e08 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005e08:	e7fe      	b.n	8005e08 <ADC1_IRQHandler>

08005e0a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e0a:	b580      	push	{r7, lr}
 8005e0c:	b082      	sub	sp, #8
 8005e0e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005e10:	2300      	movs	r3, #0
 8005e12:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e14:	2003      	movs	r0, #3
 8005e16:	f000 f991 	bl	800613c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005e1a:	2000      	movs	r0, #0
 8005e1c:	f000 f80e 	bl	8005e3c <HAL_InitTick>
 8005e20:	4603      	mov	r3, r0
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d002      	beq.n	8005e2c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	71fb      	strb	r3, [r7, #7]
 8005e2a:	e001      	b.n	8005e30 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005e2c:	f7ff fd74 	bl	8005918 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005e30:	79fb      	ldrb	r3, [r7, #7]
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3708      	adds	r7, #8
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
	...

08005e3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b084      	sub	sp, #16
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005e44:	2300      	movs	r3, #0
 8005e46:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005e48:	4b17      	ldr	r3, [pc, #92]	@ (8005ea8 <HAL_InitTick+0x6c>)
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d023      	beq.n	8005e98 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005e50:	4b16      	ldr	r3, [pc, #88]	@ (8005eac <HAL_InitTick+0x70>)
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	4b14      	ldr	r3, [pc, #80]	@ (8005ea8 <HAL_InitTick+0x6c>)
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	4619      	mov	r1, r3
 8005e5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005e5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e66:	4618      	mov	r0, r3
 8005e68:	f000 f99d 	bl	80061a6 <HAL_SYSTICK_Config>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d10f      	bne.n	8005e92 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2b0f      	cmp	r3, #15
 8005e76:	d809      	bhi.n	8005e8c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005e78:	2200      	movs	r2, #0
 8005e7a:	6879      	ldr	r1, [r7, #4]
 8005e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e80:	f000 f967 	bl	8006152 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005e84:	4a0a      	ldr	r2, [pc, #40]	@ (8005eb0 <HAL_InitTick+0x74>)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6013      	str	r3, [r2, #0]
 8005e8a:	e007      	b.n	8005e9c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	73fb      	strb	r3, [r7, #15]
 8005e90:	e004      	b.n	8005e9c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	73fb      	strb	r3, [r7, #15]
 8005e96:	e001      	b.n	8005e9c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}
 8005ea6:	bf00      	nop
 8005ea8:	20000014 	.word	0x20000014
 8005eac:	2000000c 	.word	0x2000000c
 8005eb0:	20000010 	.word	0x20000010

08005eb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005eb8:	4b06      	ldr	r3, [pc, #24]	@ (8005ed4 <HAL_IncTick+0x20>)
 8005eba:	781b      	ldrb	r3, [r3, #0]
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	4b06      	ldr	r3, [pc, #24]	@ (8005ed8 <HAL_IncTick+0x24>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4413      	add	r3, r2
 8005ec4:	4a04      	ldr	r2, [pc, #16]	@ (8005ed8 <HAL_IncTick+0x24>)
 8005ec6:	6013      	str	r3, [r2, #0]
}
 8005ec8:	bf00      	nop
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
 8005ed2:	bf00      	nop
 8005ed4:	20000014 	.word	0x20000014
 8005ed8:	20001f48 	.word	0x20001f48

08005edc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005edc:	b480      	push	{r7}
 8005ede:	af00      	add	r7, sp, #0
  return uwTick;
 8005ee0:	4b03      	ldr	r3, [pc, #12]	@ (8005ef0 <HAL_GetTick+0x14>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
 8005eee:	bf00      	nop
 8005ef0:	20001f48 	.word	0x20001f48

08005ef4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b084      	sub	sp, #16
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005efc:	f7ff ffee 	bl	8005edc <HAL_GetTick>
 8005f00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f0c:	d005      	beq.n	8005f1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8005f38 <HAL_Delay+0x44>)
 8005f10:	781b      	ldrb	r3, [r3, #0]
 8005f12:	461a      	mov	r2, r3
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	4413      	add	r3, r2
 8005f18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005f1a:	bf00      	nop
 8005f1c:	f7ff ffde 	bl	8005edc <HAL_GetTick>
 8005f20:	4602      	mov	r2, r0
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	1ad3      	subs	r3, r2, r3
 8005f26:	68fa      	ldr	r2, [r7, #12]
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d8f7      	bhi.n	8005f1c <HAL_Delay+0x28>
  {
  }
}
 8005f2c:	bf00      	nop
 8005f2e:	bf00      	nop
 8005f30:	3710      	adds	r7, #16
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}
 8005f36:	bf00      	nop
 8005f38:	20000014 	.word	0x20000014

08005f3c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8005f40:	4b05      	ldr	r3, [pc, #20]	@ (8005f58 <HAL_SuspendTick+0x1c>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a04      	ldr	r2, [pc, #16]	@ (8005f58 <HAL_SuspendTick+0x1c>)
 8005f46:	f023 0302 	bic.w	r3, r3, #2
 8005f4a:	6013      	str	r3, [r2, #0]
}
 8005f4c:	bf00      	nop
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f54:	4770      	bx	lr
 8005f56:	bf00      	nop
 8005f58:	e000e010 	.word	0xe000e010

08005f5c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8005f60:	4b05      	ldr	r3, [pc, #20]	@ (8005f78 <HAL_ResumeTick+0x1c>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a04      	ldr	r2, [pc, #16]	@ (8005f78 <HAL_ResumeTick+0x1c>)
 8005f66:	f043 0302 	orr.w	r3, r3, #2
 8005f6a:	6013      	str	r3, [r2, #0]
}
 8005f6c:	bf00      	nop
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr
 8005f76:	bf00      	nop
 8005f78:	e000e010 	.word	0xe000e010

08005f7c <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8005f80:	4b05      	ldr	r3, [pc, #20]	@ (8005f98 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	4a04      	ldr	r2, [pc, #16]	@ (8005f98 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 8005f86:	f023 0302 	bic.w	r3, r3, #2
 8005f8a:	6053      	str	r3, [r2, #4]
}
 8005f8c:	bf00      	nop
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr
 8005f96:	bf00      	nop
 8005f98:	e0042000 	.word	0xe0042000

08005f9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b085      	sub	sp, #20
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f003 0307 	and.w	r3, r3, #7
 8005faa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005fac:	4b0c      	ldr	r3, [pc, #48]	@ (8005fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005fb2:	68ba      	ldr	r2, [r7, #8]
 8005fb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005fb8:	4013      	ands	r3, r2
 8005fba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005fc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005fc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005fce:	4a04      	ldr	r2, [pc, #16]	@ (8005fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	60d3      	str	r3, [r2, #12]
}
 8005fd4:	bf00      	nop
 8005fd6:	3714      	adds	r7, #20
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr
 8005fe0:	e000ed00 	.word	0xe000ed00

08005fe4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005fe8:	4b04      	ldr	r3, [pc, #16]	@ (8005ffc <__NVIC_GetPriorityGrouping+0x18>)
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	0a1b      	lsrs	r3, r3, #8
 8005fee:	f003 0307 	and.w	r3, r3, #7
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr
 8005ffc:	e000ed00 	.word	0xe000ed00

08006000 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	4603      	mov	r3, r0
 8006008:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800600a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800600e:	2b00      	cmp	r3, #0
 8006010:	db0b      	blt.n	800602a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006012:	79fb      	ldrb	r3, [r7, #7]
 8006014:	f003 021f 	and.w	r2, r3, #31
 8006018:	4907      	ldr	r1, [pc, #28]	@ (8006038 <__NVIC_EnableIRQ+0x38>)
 800601a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800601e:	095b      	lsrs	r3, r3, #5
 8006020:	2001      	movs	r0, #1
 8006022:	fa00 f202 	lsl.w	r2, r0, r2
 8006026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800602a:	bf00      	nop
 800602c:	370c      	adds	r7, #12
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr
 8006036:	bf00      	nop
 8006038:	e000e100 	.word	0xe000e100

0800603c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	4603      	mov	r3, r0
 8006044:	6039      	str	r1, [r7, #0]
 8006046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800604c:	2b00      	cmp	r3, #0
 800604e:	db0a      	blt.n	8006066 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	b2da      	uxtb	r2, r3
 8006054:	490c      	ldr	r1, [pc, #48]	@ (8006088 <__NVIC_SetPriority+0x4c>)
 8006056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800605a:	0112      	lsls	r2, r2, #4
 800605c:	b2d2      	uxtb	r2, r2
 800605e:	440b      	add	r3, r1
 8006060:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006064:	e00a      	b.n	800607c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	b2da      	uxtb	r2, r3
 800606a:	4908      	ldr	r1, [pc, #32]	@ (800608c <__NVIC_SetPriority+0x50>)
 800606c:	79fb      	ldrb	r3, [r7, #7]
 800606e:	f003 030f 	and.w	r3, r3, #15
 8006072:	3b04      	subs	r3, #4
 8006074:	0112      	lsls	r2, r2, #4
 8006076:	b2d2      	uxtb	r2, r2
 8006078:	440b      	add	r3, r1
 800607a:	761a      	strb	r2, [r3, #24]
}
 800607c:	bf00      	nop
 800607e:	370c      	adds	r7, #12
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr
 8006088:	e000e100 	.word	0xe000e100
 800608c:	e000ed00 	.word	0xe000ed00

08006090 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006090:	b480      	push	{r7}
 8006092:	b089      	sub	sp, #36	@ 0x24
 8006094:	af00      	add	r7, sp, #0
 8006096:	60f8      	str	r0, [r7, #12]
 8006098:	60b9      	str	r1, [r7, #8]
 800609a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f003 0307 	and.w	r3, r3, #7
 80060a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	f1c3 0307 	rsb	r3, r3, #7
 80060aa:	2b04      	cmp	r3, #4
 80060ac:	bf28      	it	cs
 80060ae:	2304      	movcs	r3, #4
 80060b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	3304      	adds	r3, #4
 80060b6:	2b06      	cmp	r3, #6
 80060b8:	d902      	bls.n	80060c0 <NVIC_EncodePriority+0x30>
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	3b03      	subs	r3, #3
 80060be:	e000      	b.n	80060c2 <NVIC_EncodePriority+0x32>
 80060c0:	2300      	movs	r3, #0
 80060c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060c4:	f04f 32ff 	mov.w	r2, #4294967295
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	fa02 f303 	lsl.w	r3, r2, r3
 80060ce:	43da      	mvns	r2, r3
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	401a      	ands	r2, r3
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80060d8:	f04f 31ff 	mov.w	r1, #4294967295
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	fa01 f303 	lsl.w	r3, r1, r3
 80060e2:	43d9      	mvns	r1, r3
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060e8:	4313      	orrs	r3, r2
         );
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3724      	adds	r7, #36	@ 0x24
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr
	...

080060f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b082      	sub	sp, #8
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	3b01      	subs	r3, #1
 8006104:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006108:	d301      	bcc.n	800610e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800610a:	2301      	movs	r3, #1
 800610c:	e00f      	b.n	800612e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800610e:	4a0a      	ldr	r2, [pc, #40]	@ (8006138 <SysTick_Config+0x40>)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	3b01      	subs	r3, #1
 8006114:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006116:	210f      	movs	r1, #15
 8006118:	f04f 30ff 	mov.w	r0, #4294967295
 800611c:	f7ff ff8e 	bl	800603c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006120:	4b05      	ldr	r3, [pc, #20]	@ (8006138 <SysTick_Config+0x40>)
 8006122:	2200      	movs	r2, #0
 8006124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006126:	4b04      	ldr	r3, [pc, #16]	@ (8006138 <SysTick_Config+0x40>)
 8006128:	2207      	movs	r2, #7
 800612a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800612c:	2300      	movs	r3, #0
}
 800612e:	4618      	mov	r0, r3
 8006130:	3708      	adds	r7, #8
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
 8006136:	bf00      	nop
 8006138:	e000e010 	.word	0xe000e010

0800613c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b082      	sub	sp, #8
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f7ff ff29 	bl	8005f9c <__NVIC_SetPriorityGrouping>
}
 800614a:	bf00      	nop
 800614c:	3708      	adds	r7, #8
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}

08006152 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006152:	b580      	push	{r7, lr}
 8006154:	b086      	sub	sp, #24
 8006156:	af00      	add	r7, sp, #0
 8006158:	4603      	mov	r3, r0
 800615a:	60b9      	str	r1, [r7, #8]
 800615c:	607a      	str	r2, [r7, #4]
 800615e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006160:	2300      	movs	r3, #0
 8006162:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006164:	f7ff ff3e 	bl	8005fe4 <__NVIC_GetPriorityGrouping>
 8006168:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	68b9      	ldr	r1, [r7, #8]
 800616e:	6978      	ldr	r0, [r7, #20]
 8006170:	f7ff ff8e 	bl	8006090 <NVIC_EncodePriority>
 8006174:	4602      	mov	r2, r0
 8006176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800617a:	4611      	mov	r1, r2
 800617c:	4618      	mov	r0, r3
 800617e:	f7ff ff5d 	bl	800603c <__NVIC_SetPriority>
}
 8006182:	bf00      	nop
 8006184:	3718      	adds	r7, #24
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}

0800618a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800618a:	b580      	push	{r7, lr}
 800618c:	b082      	sub	sp, #8
 800618e:	af00      	add	r7, sp, #0
 8006190:	4603      	mov	r3, r0
 8006192:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006198:	4618      	mov	r0, r3
 800619a:	f7ff ff31 	bl	8006000 <__NVIC_EnableIRQ>
}
 800619e:	bf00      	nop
 80061a0:	3708      	adds	r7, #8
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b082      	sub	sp, #8
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f7ff ffa2 	bl	80060f8 <SysTick_Config>
 80061b4:	4603      	mov	r3, r0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3708      	adds	r7, #8
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
	...

080061c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b087      	sub	sp, #28
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80061ca:	2300      	movs	r3, #0
 80061cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80061ce:	e148      	b.n	8006462 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	2101      	movs	r1, #1
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	fa01 f303 	lsl.w	r3, r1, r3
 80061dc:	4013      	ands	r3, r2
 80061de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 813a 	beq.w	800645c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	f003 0303 	and.w	r3, r3, #3
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d005      	beq.n	8006200 <HAL_GPIO_Init+0x40>
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	f003 0303 	and.w	r3, r3, #3
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	d130      	bne.n	8006262 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	005b      	lsls	r3, r3, #1
 800620a:	2203      	movs	r2, #3
 800620c:	fa02 f303 	lsl.w	r3, r2, r3
 8006210:	43db      	mvns	r3, r3
 8006212:	693a      	ldr	r2, [r7, #16]
 8006214:	4013      	ands	r3, r2
 8006216:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	68da      	ldr	r2, [r3, #12]
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	005b      	lsls	r3, r3, #1
 8006220:	fa02 f303 	lsl.w	r3, r2, r3
 8006224:	693a      	ldr	r2, [r7, #16]
 8006226:	4313      	orrs	r3, r2
 8006228:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006236:	2201      	movs	r2, #1
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	fa02 f303 	lsl.w	r3, r2, r3
 800623e:	43db      	mvns	r3, r3
 8006240:	693a      	ldr	r2, [r7, #16]
 8006242:	4013      	ands	r3, r2
 8006244:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	091b      	lsrs	r3, r3, #4
 800624c:	f003 0201 	and.w	r2, r3, #1
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	fa02 f303 	lsl.w	r3, r2, r3
 8006256:	693a      	ldr	r2, [r7, #16]
 8006258:	4313      	orrs	r3, r2
 800625a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f003 0303 	and.w	r3, r3, #3
 800626a:	2b03      	cmp	r3, #3
 800626c:	d017      	beq.n	800629e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	005b      	lsls	r3, r3, #1
 8006278:	2203      	movs	r2, #3
 800627a:	fa02 f303 	lsl.w	r3, r2, r3
 800627e:	43db      	mvns	r3, r3
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	4013      	ands	r3, r2
 8006284:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	689a      	ldr	r2, [r3, #8]
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	005b      	lsls	r3, r3, #1
 800628e:	fa02 f303 	lsl.w	r3, r2, r3
 8006292:	693a      	ldr	r2, [r7, #16]
 8006294:	4313      	orrs	r3, r2
 8006296:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	693a      	ldr	r2, [r7, #16]
 800629c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f003 0303 	and.w	r3, r3, #3
 80062a6:	2b02      	cmp	r3, #2
 80062a8:	d123      	bne.n	80062f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	08da      	lsrs	r2, r3, #3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	3208      	adds	r2, #8
 80062b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	f003 0307 	and.w	r3, r3, #7
 80062be:	009b      	lsls	r3, r3, #2
 80062c0:	220f      	movs	r2, #15
 80062c2:	fa02 f303 	lsl.w	r3, r2, r3
 80062c6:	43db      	mvns	r3, r3
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	4013      	ands	r3, r2
 80062cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	691a      	ldr	r2, [r3, #16]
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	f003 0307 	and.w	r3, r3, #7
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	fa02 f303 	lsl.w	r3, r2, r3
 80062de:	693a      	ldr	r2, [r7, #16]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	08da      	lsrs	r2, r3, #3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	3208      	adds	r2, #8
 80062ec:	6939      	ldr	r1, [r7, #16]
 80062ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	005b      	lsls	r3, r3, #1
 80062fc:	2203      	movs	r2, #3
 80062fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006302:	43db      	mvns	r3, r3
 8006304:	693a      	ldr	r2, [r7, #16]
 8006306:	4013      	ands	r3, r2
 8006308:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	f003 0203 	and.w	r2, r3, #3
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	005b      	lsls	r3, r3, #1
 8006316:	fa02 f303 	lsl.w	r3, r2, r3
 800631a:	693a      	ldr	r2, [r7, #16]
 800631c:	4313      	orrs	r3, r2
 800631e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	693a      	ldr	r2, [r7, #16]
 8006324:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800632e:	2b00      	cmp	r3, #0
 8006330:	f000 8094 	beq.w	800645c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006334:	4b52      	ldr	r3, [pc, #328]	@ (8006480 <HAL_GPIO_Init+0x2c0>)
 8006336:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006338:	4a51      	ldr	r2, [pc, #324]	@ (8006480 <HAL_GPIO_Init+0x2c0>)
 800633a:	f043 0301 	orr.w	r3, r3, #1
 800633e:	6613      	str	r3, [r2, #96]	@ 0x60
 8006340:	4b4f      	ldr	r3, [pc, #316]	@ (8006480 <HAL_GPIO_Init+0x2c0>)
 8006342:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006344:	f003 0301 	and.w	r3, r3, #1
 8006348:	60bb      	str	r3, [r7, #8]
 800634a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800634c:	4a4d      	ldr	r2, [pc, #308]	@ (8006484 <HAL_GPIO_Init+0x2c4>)
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	089b      	lsrs	r3, r3, #2
 8006352:	3302      	adds	r3, #2
 8006354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006358:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	f003 0303 	and.w	r3, r3, #3
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	220f      	movs	r2, #15
 8006364:	fa02 f303 	lsl.w	r3, r2, r3
 8006368:	43db      	mvns	r3, r3
 800636a:	693a      	ldr	r2, [r7, #16]
 800636c:	4013      	ands	r3, r2
 800636e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006376:	d00d      	beq.n	8006394 <HAL_GPIO_Init+0x1d4>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4a43      	ldr	r2, [pc, #268]	@ (8006488 <HAL_GPIO_Init+0x2c8>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d007      	beq.n	8006390 <HAL_GPIO_Init+0x1d0>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a42      	ldr	r2, [pc, #264]	@ (800648c <HAL_GPIO_Init+0x2cc>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d101      	bne.n	800638c <HAL_GPIO_Init+0x1cc>
 8006388:	2302      	movs	r3, #2
 800638a:	e004      	b.n	8006396 <HAL_GPIO_Init+0x1d6>
 800638c:	2307      	movs	r3, #7
 800638e:	e002      	b.n	8006396 <HAL_GPIO_Init+0x1d6>
 8006390:	2301      	movs	r3, #1
 8006392:	e000      	b.n	8006396 <HAL_GPIO_Init+0x1d6>
 8006394:	2300      	movs	r3, #0
 8006396:	697a      	ldr	r2, [r7, #20]
 8006398:	f002 0203 	and.w	r2, r2, #3
 800639c:	0092      	lsls	r2, r2, #2
 800639e:	4093      	lsls	r3, r2
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80063a6:	4937      	ldr	r1, [pc, #220]	@ (8006484 <HAL_GPIO_Init+0x2c4>)
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	089b      	lsrs	r3, r3, #2
 80063ac:	3302      	adds	r3, #2
 80063ae:	693a      	ldr	r2, [r7, #16]
 80063b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80063b4:	4b36      	ldr	r3, [pc, #216]	@ (8006490 <HAL_GPIO_Init+0x2d0>)
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	43db      	mvns	r3, r3
 80063be:	693a      	ldr	r2, [r7, #16]
 80063c0:	4013      	ands	r3, r2
 80063c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d003      	beq.n	80063d8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80063d0:	693a      	ldr	r2, [r7, #16]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80063d8:	4a2d      	ldr	r2, [pc, #180]	@ (8006490 <HAL_GPIO_Init+0x2d0>)
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80063de:	4b2c      	ldr	r3, [pc, #176]	@ (8006490 <HAL_GPIO_Init+0x2d0>)
 80063e0:	68db      	ldr	r3, [r3, #12]
 80063e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	43db      	mvns	r3, r3
 80063e8:	693a      	ldr	r2, [r7, #16]
 80063ea:	4013      	ands	r3, r2
 80063ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d003      	beq.n	8006402 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	4313      	orrs	r3, r2
 8006400:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006402:	4a23      	ldr	r2, [pc, #140]	@ (8006490 <HAL_GPIO_Init+0x2d0>)
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006408:	4b21      	ldr	r3, [pc, #132]	@ (8006490 <HAL_GPIO_Init+0x2d0>)
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	43db      	mvns	r3, r3
 8006412:	693a      	ldr	r2, [r7, #16]
 8006414:	4013      	ands	r3, r2
 8006416:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006420:	2b00      	cmp	r3, #0
 8006422:	d003      	beq.n	800642c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8006424:	693a      	ldr	r2, [r7, #16]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	4313      	orrs	r3, r2
 800642a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800642c:	4a18      	ldr	r2, [pc, #96]	@ (8006490 <HAL_GPIO_Init+0x2d0>)
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006432:	4b17      	ldr	r3, [pc, #92]	@ (8006490 <HAL_GPIO_Init+0x2d0>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	43db      	mvns	r3, r3
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	4013      	ands	r3, r2
 8006440:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800644a:	2b00      	cmp	r3, #0
 800644c:	d003      	beq.n	8006456 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800644e:	693a      	ldr	r2, [r7, #16]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	4313      	orrs	r3, r2
 8006454:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006456:	4a0e      	ldr	r2, [pc, #56]	@ (8006490 <HAL_GPIO_Init+0x2d0>)
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	3301      	adds	r3, #1
 8006460:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	fa22 f303 	lsr.w	r3, r2, r3
 800646c:	2b00      	cmp	r3, #0
 800646e:	f47f aeaf 	bne.w	80061d0 <HAL_GPIO_Init+0x10>
  }
}
 8006472:	bf00      	nop
 8006474:	bf00      	nop
 8006476:	371c      	adds	r7, #28
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr
 8006480:	40021000 	.word	0x40021000
 8006484:	40010000 	.word	0x40010000
 8006488:	48000400 	.word	0x48000400
 800648c:	48000800 	.word	0x48000800
 8006490:	40010400 	.word	0x40010400

08006494 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006494:	b480      	push	{r7}
 8006496:	b085      	sub	sp, #20
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
 800649c:	460b      	mov	r3, r1
 800649e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	691a      	ldr	r2, [r3, #16]
 80064a4:	887b      	ldrh	r3, [r7, #2]
 80064a6:	4013      	ands	r3, r2
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d002      	beq.n	80064b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80064ac:	2301      	movs	r3, #1
 80064ae:	73fb      	strb	r3, [r7, #15]
 80064b0:	e001      	b.n	80064b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80064b2:	2300      	movs	r3, #0
 80064b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80064b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3714      	adds	r7, #20
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	460b      	mov	r3, r1
 80064ce:	807b      	strh	r3, [r7, #2]
 80064d0:	4613      	mov	r3, r2
 80064d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80064d4:	787b      	ldrb	r3, [r7, #1]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d003      	beq.n	80064e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80064da:	887a      	ldrh	r2, [r7, #2]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80064e0:	e002      	b.n	80064e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80064e2:	887a      	ldrh	r2, [r7, #2]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80064e8:	bf00      	nop
 80064ea:	370c      	adds	r7, #12
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b082      	sub	sp, #8
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	4603      	mov	r3, r0
 80064fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80064fe:	4b08      	ldr	r3, [pc, #32]	@ (8006520 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006500:	695a      	ldr	r2, [r3, #20]
 8006502:	88fb      	ldrh	r3, [r7, #6]
 8006504:	4013      	ands	r3, r2
 8006506:	2b00      	cmp	r3, #0
 8006508:	d006      	beq.n	8006518 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800650a:	4a05      	ldr	r2, [pc, #20]	@ (8006520 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800650c:	88fb      	ldrh	r3, [r7, #6]
 800650e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006510:	88fb      	ldrh	r3, [r7, #6]
 8006512:	4618      	mov	r0, r3
 8006514:	f7fe fdbc 	bl	8005090 <HAL_GPIO_EXTI_Callback>
  }
}
 8006518:	bf00      	nop
 800651a:	3708      	adds	r7, #8
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}
 8006520:	40010400 	.word	0x40010400

08006524 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b082      	sub	sp, #8
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d101      	bne.n	8006536 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e08d      	b.n	8006652 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800653c:	b2db      	uxtb	r3, r3
 800653e:	2b00      	cmp	r3, #0
 8006540:	d106      	bne.n	8006550 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f7fc fff2 	bl	8003534 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2224      	movs	r2, #36	@ 0x24
 8006554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f022 0201 	bic.w	r2, r2, #1
 8006566:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	685a      	ldr	r2, [r3, #4]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006574:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	689a      	ldr	r2, [r3, #8]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006584:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	2b01      	cmp	r3, #1
 800658c:	d107      	bne.n	800659e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	689a      	ldr	r2, [r3, #8]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800659a:	609a      	str	r2, [r3, #8]
 800659c:	e006      	b.n	80065ac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	689a      	ldr	r2, [r3, #8]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80065aa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	2b02      	cmp	r3, #2
 80065b2:	d108      	bne.n	80065c6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	685a      	ldr	r2, [r3, #4]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065c2:	605a      	str	r2, [r3, #4]
 80065c4:	e007      	b.n	80065d6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	685a      	ldr	r2, [r3, #4]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80065d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	687a      	ldr	r2, [r7, #4]
 80065de:	6812      	ldr	r2, [r2, #0]
 80065e0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80065e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065e8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68da      	ldr	r2, [r3, #12]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80065f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	691a      	ldr	r2, [r3, #16]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	695b      	ldr	r3, [r3, #20]
 8006602:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	699b      	ldr	r3, [r3, #24]
 800660a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	430a      	orrs	r2, r1
 8006612:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	69d9      	ldr	r1, [r3, #28]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6a1a      	ldr	r2, [r3, #32]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	430a      	orrs	r2, r1
 8006622:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f042 0201 	orr.w	r2, r2, #1
 8006632:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2220      	movs	r2, #32
 800663e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006650:	2300      	movs	r3, #0
}
 8006652:	4618      	mov	r0, r3
 8006654:	3708      	adds	r7, #8
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
	...

0800665c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b088      	sub	sp, #32
 8006660:	af02      	add	r7, sp, #8
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	4608      	mov	r0, r1
 8006666:	4611      	mov	r1, r2
 8006668:	461a      	mov	r2, r3
 800666a:	4603      	mov	r3, r0
 800666c:	817b      	strh	r3, [r7, #10]
 800666e:	460b      	mov	r3, r1
 8006670:	813b      	strh	r3, [r7, #8]
 8006672:	4613      	mov	r3, r2
 8006674:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800667c:	b2db      	uxtb	r3, r3
 800667e:	2b20      	cmp	r3, #32
 8006680:	f040 80f9 	bne.w	8006876 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006684:	6a3b      	ldr	r3, [r7, #32]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d002      	beq.n	8006690 <HAL_I2C_Mem_Write+0x34>
 800668a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800668c:	2b00      	cmp	r3, #0
 800668e:	d105      	bne.n	800669c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006696:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	e0ed      	b.n	8006878 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d101      	bne.n	80066aa <HAL_I2C_Mem_Write+0x4e>
 80066a6:	2302      	movs	r3, #2
 80066a8:	e0e6      	b.n	8006878 <HAL_I2C_Mem_Write+0x21c>
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2201      	movs	r2, #1
 80066ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80066b2:	f7ff fc13 	bl	8005edc <HAL_GetTick>
 80066b6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	9300      	str	r3, [sp, #0]
 80066bc:	2319      	movs	r3, #25
 80066be:	2201      	movs	r2, #1
 80066c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f000 fbaf 	bl	8006e28 <I2C_WaitOnFlagUntilTimeout>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d001      	beq.n	80066d4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e0d1      	b.n	8006878 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2221      	movs	r2, #33	@ 0x21
 80066d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2240      	movs	r2, #64	@ 0x40
 80066e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6a3a      	ldr	r2, [r7, #32]
 80066ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80066f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2200      	movs	r2, #0
 80066fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80066fc:	88f8      	ldrh	r0, [r7, #6]
 80066fe:	893a      	ldrh	r2, [r7, #8]
 8006700:	8979      	ldrh	r1, [r7, #10]
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	9301      	str	r3, [sp, #4]
 8006706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006708:	9300      	str	r3, [sp, #0]
 800670a:	4603      	mov	r3, r0
 800670c:	68f8      	ldr	r0, [r7, #12]
 800670e:	f000 fabf 	bl	8006c90 <I2C_RequestMemoryWrite>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d005      	beq.n	8006724 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2200      	movs	r2, #0
 800671c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e0a9      	b.n	8006878 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006728:	b29b      	uxth	r3, r3
 800672a:	2bff      	cmp	r3, #255	@ 0xff
 800672c:	d90e      	bls.n	800674c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	22ff      	movs	r2, #255	@ 0xff
 8006732:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006738:	b2da      	uxtb	r2, r3
 800673a:	8979      	ldrh	r1, [r7, #10]
 800673c:	2300      	movs	r3, #0
 800673e:	9300      	str	r3, [sp, #0]
 8006740:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006744:	68f8      	ldr	r0, [r7, #12]
 8006746:	f000 fd33 	bl	80071b0 <I2C_TransferConfig>
 800674a:	e00f      	b.n	800676c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006750:	b29a      	uxth	r2, r3
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800675a:	b2da      	uxtb	r2, r3
 800675c:	8979      	ldrh	r1, [r7, #10]
 800675e:	2300      	movs	r3, #0
 8006760:	9300      	str	r3, [sp, #0]
 8006762:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006766:	68f8      	ldr	r0, [r7, #12]
 8006768:	f000 fd22 	bl	80071b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800676c:	697a      	ldr	r2, [r7, #20]
 800676e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006770:	68f8      	ldr	r0, [r7, #12]
 8006772:	f000 fbb2 	bl	8006eda <I2C_WaitOnTXISFlagUntilTimeout>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	d001      	beq.n	8006780 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	e07b      	b.n	8006878 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006784:	781a      	ldrb	r2, [r3, #0]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006790:	1c5a      	adds	r2, r3, #1
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800679a:	b29b      	uxth	r3, r3
 800679c:	3b01      	subs	r3, #1
 800679e:	b29a      	uxth	r2, r3
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067a8:	3b01      	subs	r3, #1
 80067aa:	b29a      	uxth	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d034      	beq.n	8006824 <HAL_I2C_Mem_Write+0x1c8>
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d130      	bne.n	8006824 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067c8:	2200      	movs	r2, #0
 80067ca:	2180      	movs	r1, #128	@ 0x80
 80067cc:	68f8      	ldr	r0, [r7, #12]
 80067ce:	f000 fb2b 	bl	8006e28 <I2C_WaitOnFlagUntilTimeout>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d001      	beq.n	80067dc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e04d      	b.n	8006878 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	2bff      	cmp	r3, #255	@ 0xff
 80067e4:	d90e      	bls.n	8006804 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	22ff      	movs	r2, #255	@ 0xff
 80067ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067f0:	b2da      	uxtb	r2, r3
 80067f2:	8979      	ldrh	r1, [r7, #10]
 80067f4:	2300      	movs	r3, #0
 80067f6:	9300      	str	r3, [sp, #0]
 80067f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80067fc:	68f8      	ldr	r0, [r7, #12]
 80067fe:	f000 fcd7 	bl	80071b0 <I2C_TransferConfig>
 8006802:	e00f      	b.n	8006824 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006808:	b29a      	uxth	r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006812:	b2da      	uxtb	r2, r3
 8006814:	8979      	ldrh	r1, [r7, #10]
 8006816:	2300      	movs	r3, #0
 8006818:	9300      	str	r3, [sp, #0]
 800681a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800681e:	68f8      	ldr	r0, [r7, #12]
 8006820:	f000 fcc6 	bl	80071b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006828:	b29b      	uxth	r3, r3
 800682a:	2b00      	cmp	r3, #0
 800682c:	d19e      	bne.n	800676c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800682e:	697a      	ldr	r2, [r7, #20]
 8006830:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006832:	68f8      	ldr	r0, [r7, #12]
 8006834:	f000 fb98 	bl	8006f68 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006838:	4603      	mov	r3, r0
 800683a:	2b00      	cmp	r3, #0
 800683c:	d001      	beq.n	8006842 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800683e:	2301      	movs	r3, #1
 8006840:	e01a      	b.n	8006878 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2220      	movs	r2, #32
 8006848:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	6859      	ldr	r1, [r3, #4]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	4b0a      	ldr	r3, [pc, #40]	@ (8006880 <HAL_I2C_Mem_Write+0x224>)
 8006856:	400b      	ands	r3, r1
 8006858:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2220      	movs	r2, #32
 800685e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2200      	movs	r2, #0
 800686e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006872:	2300      	movs	r3, #0
 8006874:	e000      	b.n	8006878 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006876:	2302      	movs	r3, #2
  }
}
 8006878:	4618      	mov	r0, r3
 800687a:	3718      	adds	r7, #24
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}
 8006880:	fe00e800 	.word	0xfe00e800

08006884 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b088      	sub	sp, #32
 8006888:	af02      	add	r7, sp, #8
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	4608      	mov	r0, r1
 800688e:	4611      	mov	r1, r2
 8006890:	461a      	mov	r2, r3
 8006892:	4603      	mov	r3, r0
 8006894:	817b      	strh	r3, [r7, #10]
 8006896:	460b      	mov	r3, r1
 8006898:	813b      	strh	r3, [r7, #8]
 800689a:	4613      	mov	r3, r2
 800689c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	2b20      	cmp	r3, #32
 80068a8:	f040 80fd 	bne.w	8006aa6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80068ac:	6a3b      	ldr	r3, [r7, #32]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d002      	beq.n	80068b8 <HAL_I2C_Mem_Read+0x34>
 80068b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d105      	bne.n	80068c4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068be:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80068c0:	2301      	movs	r3, #1
 80068c2:	e0f1      	b.n	8006aa8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d101      	bne.n	80068d2 <HAL_I2C_Mem_Read+0x4e>
 80068ce:	2302      	movs	r3, #2
 80068d0:	e0ea      	b.n	8006aa8 <HAL_I2C_Mem_Read+0x224>
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2201      	movs	r2, #1
 80068d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80068da:	f7ff faff 	bl	8005edc <HAL_GetTick>
 80068de:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	9300      	str	r3, [sp, #0]
 80068e4:	2319      	movs	r3, #25
 80068e6:	2201      	movs	r2, #1
 80068e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f000 fa9b 	bl	8006e28 <I2C_WaitOnFlagUntilTimeout>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d001      	beq.n	80068fc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	e0d5      	b.n	8006aa8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2222      	movs	r2, #34	@ 0x22
 8006900:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2240      	movs	r2, #64	@ 0x40
 8006908:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2200      	movs	r2, #0
 8006910:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	6a3a      	ldr	r2, [r7, #32]
 8006916:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800691c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006924:	88f8      	ldrh	r0, [r7, #6]
 8006926:	893a      	ldrh	r2, [r7, #8]
 8006928:	8979      	ldrh	r1, [r7, #10]
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	9301      	str	r3, [sp, #4]
 800692e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006930:	9300      	str	r3, [sp, #0]
 8006932:	4603      	mov	r3, r0
 8006934:	68f8      	ldr	r0, [r7, #12]
 8006936:	f000 f9ff 	bl	8006d38 <I2C_RequestMemoryRead>
 800693a:	4603      	mov	r3, r0
 800693c:	2b00      	cmp	r3, #0
 800693e:	d005      	beq.n	800694c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e0ad      	b.n	8006aa8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006950:	b29b      	uxth	r3, r3
 8006952:	2bff      	cmp	r3, #255	@ 0xff
 8006954:	d90e      	bls.n	8006974 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2201      	movs	r2, #1
 800695a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006960:	b2da      	uxtb	r2, r3
 8006962:	8979      	ldrh	r1, [r7, #10]
 8006964:	4b52      	ldr	r3, [pc, #328]	@ (8006ab0 <HAL_I2C_Mem_Read+0x22c>)
 8006966:	9300      	str	r3, [sp, #0]
 8006968:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800696c:	68f8      	ldr	r0, [r7, #12]
 800696e:	f000 fc1f 	bl	80071b0 <I2C_TransferConfig>
 8006972:	e00f      	b.n	8006994 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006978:	b29a      	uxth	r2, r3
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006982:	b2da      	uxtb	r2, r3
 8006984:	8979      	ldrh	r1, [r7, #10]
 8006986:	4b4a      	ldr	r3, [pc, #296]	@ (8006ab0 <HAL_I2C_Mem_Read+0x22c>)
 8006988:	9300      	str	r3, [sp, #0]
 800698a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800698e:	68f8      	ldr	r0, [r7, #12]
 8006990:	f000 fc0e 	bl	80071b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	9300      	str	r3, [sp, #0]
 8006998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800699a:	2200      	movs	r2, #0
 800699c:	2104      	movs	r1, #4
 800699e:	68f8      	ldr	r0, [r7, #12]
 80069a0:	f000 fa42 	bl	8006e28 <I2C_WaitOnFlagUntilTimeout>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d001      	beq.n	80069ae <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e07c      	b.n	8006aa8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b8:	b2d2      	uxtb	r2, r2
 80069ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069c0:	1c5a      	adds	r2, r3, #1
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069ca:	3b01      	subs	r3, #1
 80069cc:	b29a      	uxth	r2, r3
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	3b01      	subs	r3, #1
 80069da:	b29a      	uxth	r2, r3
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d034      	beq.n	8006a54 <HAL_I2C_Mem_Read+0x1d0>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d130      	bne.n	8006a54 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	9300      	str	r3, [sp, #0]
 80069f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f8:	2200      	movs	r2, #0
 80069fa:	2180      	movs	r1, #128	@ 0x80
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f000 fa13 	bl	8006e28 <I2C_WaitOnFlagUntilTimeout>
 8006a02:	4603      	mov	r3, r0
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d001      	beq.n	8006a0c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e04d      	b.n	8006aa8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	2bff      	cmp	r3, #255	@ 0xff
 8006a14:	d90e      	bls.n	8006a34 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2201      	movs	r2, #1
 8006a1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a20:	b2da      	uxtb	r2, r3
 8006a22:	8979      	ldrh	r1, [r7, #10]
 8006a24:	2300      	movs	r3, #0
 8006a26:	9300      	str	r3, [sp, #0]
 8006a28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006a2c:	68f8      	ldr	r0, [r7, #12]
 8006a2e:	f000 fbbf 	bl	80071b0 <I2C_TransferConfig>
 8006a32:	e00f      	b.n	8006a54 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a38:	b29a      	uxth	r2, r3
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a42:	b2da      	uxtb	r2, r3
 8006a44:	8979      	ldrh	r1, [r7, #10]
 8006a46:	2300      	movs	r3, #0
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006a4e:	68f8      	ldr	r0, [r7, #12]
 8006a50:	f000 fbae 	bl	80071b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d19a      	bne.n	8006994 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a5e:	697a      	ldr	r2, [r7, #20]
 8006a60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a62:	68f8      	ldr	r0, [r7, #12]
 8006a64:	f000 fa80 	bl	8006f68 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d001      	beq.n	8006a72 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e01a      	b.n	8006aa8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2220      	movs	r2, #32
 8006a78:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	6859      	ldr	r1, [r3, #4]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	4b0b      	ldr	r3, [pc, #44]	@ (8006ab4 <HAL_I2C_Mem_Read+0x230>)
 8006a86:	400b      	ands	r3, r1
 8006a88:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2220      	movs	r2, #32
 8006a8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	e000      	b.n	8006aa8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006aa6:	2302      	movs	r3, #2
  }
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3718      	adds	r7, #24
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}
 8006ab0:	80002400 	.word	0x80002400
 8006ab4:	fe00e800 	.word	0xfe00e800

08006ab8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b08a      	sub	sp, #40	@ 0x28
 8006abc:	af02      	add	r7, sp, #8
 8006abe:	60f8      	str	r0, [r7, #12]
 8006ac0:	607a      	str	r2, [r7, #4]
 8006ac2:	603b      	str	r3, [r7, #0]
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	2b20      	cmp	r3, #32
 8006ad6:	f040 80d6 	bne.w	8006c86 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ae4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ae8:	d101      	bne.n	8006aee <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8006aea:	2302      	movs	r3, #2
 8006aec:	e0cc      	b.n	8006c88 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d101      	bne.n	8006afc <HAL_I2C_IsDeviceReady+0x44>
 8006af8:	2302      	movs	r3, #2
 8006afa:	e0c5      	b.n	8006c88 <HAL_I2C_IsDeviceReady+0x1d0>
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2201      	movs	r2, #1
 8006b00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2224      	movs	r2, #36	@ 0x24
 8006b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	68db      	ldr	r3, [r3, #12]
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d107      	bne.n	8006b2a <HAL_I2C_IsDeviceReady+0x72>
 8006b1a:	897b      	ldrh	r3, [r7, #10]
 8006b1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b20:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006b24:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006b28:	e006      	b.n	8006b38 <HAL_I2C_IsDeviceReady+0x80>
 8006b2a:	897b      	ldrh	r3, [r7, #10]
 8006b2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b30:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006b34:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8006b38:	68fa      	ldr	r2, [r7, #12]
 8006b3a:	6812      	ldr	r2, [r2, #0]
 8006b3c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8006b3e:	f7ff f9cd 	bl	8005edc <HAL_GetTick>
 8006b42:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	699b      	ldr	r3, [r3, #24]
 8006b4a:	f003 0320 	and.w	r3, r3, #32
 8006b4e:	2b20      	cmp	r3, #32
 8006b50:	bf0c      	ite	eq
 8006b52:	2301      	moveq	r3, #1
 8006b54:	2300      	movne	r3, #0
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	f003 0310 	and.w	r3, r3, #16
 8006b64:	2b10      	cmp	r3, #16
 8006b66:	bf0c      	ite	eq
 8006b68:	2301      	moveq	r3, #1
 8006b6a:	2300      	movne	r3, #0
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006b70:	e034      	b.n	8006bdc <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b78:	d01a      	beq.n	8006bb0 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006b7a:	f7ff f9af 	bl	8005edc <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	69bb      	ldr	r3, [r7, #24]
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	683a      	ldr	r2, [r7, #0]
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d302      	bcc.n	8006b90 <HAL_I2C_IsDeviceReady+0xd8>
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d10f      	bne.n	8006bb0 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2220      	movs	r2, #32
 8006b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b9c:	f043 0220 	orr.w	r2, r3, #32
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	e06b      	b.n	8006c88 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	699b      	ldr	r3, [r3, #24]
 8006bb6:	f003 0320 	and.w	r3, r3, #32
 8006bba:	2b20      	cmp	r3, #32
 8006bbc:	bf0c      	ite	eq
 8006bbe:	2301      	moveq	r3, #1
 8006bc0:	2300      	movne	r3, #0
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	699b      	ldr	r3, [r3, #24]
 8006bcc:	f003 0310 	and.w	r3, r3, #16
 8006bd0:	2b10      	cmp	r3, #16
 8006bd2:	bf0c      	ite	eq
 8006bd4:	2301      	moveq	r3, #1
 8006bd6:	2300      	movne	r3, #0
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006bdc:	7ffb      	ldrb	r3, [r7, #31]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d102      	bne.n	8006be8 <HAL_I2C_IsDeviceReady+0x130>
 8006be2:	7fbb      	ldrb	r3, [r7, #30]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d0c4      	beq.n	8006b72 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	699b      	ldr	r3, [r3, #24]
 8006bee:	f003 0310 	and.w	r3, r3, #16
 8006bf2:	2b10      	cmp	r3, #16
 8006bf4:	d01a      	beq.n	8006c2c <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	9300      	str	r3, [sp, #0]
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	2120      	movs	r1, #32
 8006c00:	68f8      	ldr	r0, [r7, #12]
 8006c02:	f000 f911 	bl	8006e28 <I2C_WaitOnFlagUntilTimeout>
 8006c06:	4603      	mov	r3, r0
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d001      	beq.n	8006c10 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e03b      	b.n	8006c88 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	2220      	movs	r2, #32
 8006c16:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2220      	movs	r2, #32
 8006c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	e02d      	b.n	8006c88 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006c2c:	69bb      	ldr	r3, [r7, #24]
 8006c2e:	9300      	str	r3, [sp, #0]
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	2200      	movs	r2, #0
 8006c34:	2120      	movs	r1, #32
 8006c36:	68f8      	ldr	r0, [r7, #12]
 8006c38:	f000 f8f6 	bl	8006e28 <I2C_WaitOnFlagUntilTimeout>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d001      	beq.n	8006c46 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e020      	b.n	8006c88 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2210      	movs	r2, #16
 8006c4c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	2220      	movs	r2, #32
 8006c54:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	3301      	adds	r3, #1
 8006c5a:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	f63f af56 	bhi.w	8006b12 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2220      	movs	r2, #32
 8006c6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c72:	f043 0220 	orr.w	r2, r3, #32
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e000      	b.n	8006c88 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8006c86:	2302      	movs	r3, #2
  }
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3720      	adds	r7, #32
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b086      	sub	sp, #24
 8006c94:	af02      	add	r7, sp, #8
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	4608      	mov	r0, r1
 8006c9a:	4611      	mov	r1, r2
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	817b      	strh	r3, [r7, #10]
 8006ca2:	460b      	mov	r3, r1
 8006ca4:	813b      	strh	r3, [r7, #8]
 8006ca6:	4613      	mov	r3, r2
 8006ca8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006caa:	88fb      	ldrh	r3, [r7, #6]
 8006cac:	b2da      	uxtb	r2, r3
 8006cae:	8979      	ldrh	r1, [r7, #10]
 8006cb0:	4b20      	ldr	r3, [pc, #128]	@ (8006d34 <I2C_RequestMemoryWrite+0xa4>)
 8006cb2:	9300      	str	r3, [sp, #0]
 8006cb4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006cb8:	68f8      	ldr	r0, [r7, #12]
 8006cba:	f000 fa79 	bl	80071b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006cbe:	69fa      	ldr	r2, [r7, #28]
 8006cc0:	69b9      	ldr	r1, [r7, #24]
 8006cc2:	68f8      	ldr	r0, [r7, #12]
 8006cc4:	f000 f909 	bl	8006eda <I2C_WaitOnTXISFlagUntilTimeout>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d001      	beq.n	8006cd2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	e02c      	b.n	8006d2c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006cd2:	88fb      	ldrh	r3, [r7, #6]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d105      	bne.n	8006ce4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006cd8:	893b      	ldrh	r3, [r7, #8]
 8006cda:	b2da      	uxtb	r2, r3
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ce2:	e015      	b.n	8006d10 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006ce4:	893b      	ldrh	r3, [r7, #8]
 8006ce6:	0a1b      	lsrs	r3, r3, #8
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	b2da      	uxtb	r2, r3
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006cf2:	69fa      	ldr	r2, [r7, #28]
 8006cf4:	69b9      	ldr	r1, [r7, #24]
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f000 f8ef 	bl	8006eda <I2C_WaitOnTXISFlagUntilTimeout>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d001      	beq.n	8006d06 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e012      	b.n	8006d2c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006d06:	893b      	ldrh	r3, [r7, #8]
 8006d08:	b2da      	uxtb	r2, r3
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006d10:	69fb      	ldr	r3, [r7, #28]
 8006d12:	9300      	str	r3, [sp, #0]
 8006d14:	69bb      	ldr	r3, [r7, #24]
 8006d16:	2200      	movs	r2, #0
 8006d18:	2180      	movs	r1, #128	@ 0x80
 8006d1a:	68f8      	ldr	r0, [r7, #12]
 8006d1c:	f000 f884 	bl	8006e28 <I2C_WaitOnFlagUntilTimeout>
 8006d20:	4603      	mov	r3, r0
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d001      	beq.n	8006d2a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	e000      	b.n	8006d2c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3710      	adds	r7, #16
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}
 8006d34:	80002000 	.word	0x80002000

08006d38 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b086      	sub	sp, #24
 8006d3c:	af02      	add	r7, sp, #8
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	4608      	mov	r0, r1
 8006d42:	4611      	mov	r1, r2
 8006d44:	461a      	mov	r2, r3
 8006d46:	4603      	mov	r3, r0
 8006d48:	817b      	strh	r3, [r7, #10]
 8006d4a:	460b      	mov	r3, r1
 8006d4c:	813b      	strh	r3, [r7, #8]
 8006d4e:	4613      	mov	r3, r2
 8006d50:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006d52:	88fb      	ldrh	r3, [r7, #6]
 8006d54:	b2da      	uxtb	r2, r3
 8006d56:	8979      	ldrh	r1, [r7, #10]
 8006d58:	4b20      	ldr	r3, [pc, #128]	@ (8006ddc <I2C_RequestMemoryRead+0xa4>)
 8006d5a:	9300      	str	r3, [sp, #0]
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	68f8      	ldr	r0, [r7, #12]
 8006d60:	f000 fa26 	bl	80071b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d64:	69fa      	ldr	r2, [r7, #28]
 8006d66:	69b9      	ldr	r1, [r7, #24]
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	f000 f8b6 	bl	8006eda <I2C_WaitOnTXISFlagUntilTimeout>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d001      	beq.n	8006d78 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e02c      	b.n	8006dd2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d78:	88fb      	ldrh	r3, [r7, #6]
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	d105      	bne.n	8006d8a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006d7e:	893b      	ldrh	r3, [r7, #8]
 8006d80:	b2da      	uxtb	r2, r3
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d88:	e015      	b.n	8006db6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006d8a:	893b      	ldrh	r3, [r7, #8]
 8006d8c:	0a1b      	lsrs	r3, r3, #8
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	b2da      	uxtb	r2, r3
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d98:	69fa      	ldr	r2, [r7, #28]
 8006d9a:	69b9      	ldr	r1, [r7, #24]
 8006d9c:	68f8      	ldr	r0, [r7, #12]
 8006d9e:	f000 f89c 	bl	8006eda <I2C_WaitOnTXISFlagUntilTimeout>
 8006da2:	4603      	mov	r3, r0
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d001      	beq.n	8006dac <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	e012      	b.n	8006dd2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006dac:	893b      	ldrh	r3, [r7, #8]
 8006dae:	b2da      	uxtb	r2, r3
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006db6:	69fb      	ldr	r3, [r7, #28]
 8006db8:	9300      	str	r3, [sp, #0]
 8006dba:	69bb      	ldr	r3, [r7, #24]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	2140      	movs	r1, #64	@ 0x40
 8006dc0:	68f8      	ldr	r0, [r7, #12]
 8006dc2:	f000 f831 	bl	8006e28 <I2C_WaitOnFlagUntilTimeout>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d001      	beq.n	8006dd0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e000      	b.n	8006dd2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3710      	adds	r7, #16
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	80002000 	.word	0x80002000

08006de0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	699b      	ldr	r3, [r3, #24]
 8006dee:	f003 0302 	and.w	r3, r3, #2
 8006df2:	2b02      	cmp	r3, #2
 8006df4:	d103      	bne.n	8006dfe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	699b      	ldr	r3, [r3, #24]
 8006e04:	f003 0301 	and.w	r3, r3, #1
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	d007      	beq.n	8006e1c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	699a      	ldr	r2, [r3, #24]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f042 0201 	orr.w	r2, r2, #1
 8006e1a:	619a      	str	r2, [r3, #24]
  }
}
 8006e1c:	bf00      	nop
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b084      	sub	sp, #16
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	60b9      	str	r1, [r7, #8]
 8006e32:	603b      	str	r3, [r7, #0]
 8006e34:	4613      	mov	r3, r2
 8006e36:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e38:	e03b      	b.n	8006eb2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e3a:	69ba      	ldr	r2, [r7, #24]
 8006e3c:	6839      	ldr	r1, [r7, #0]
 8006e3e:	68f8      	ldr	r0, [r7, #12]
 8006e40:	f000 f8d6 	bl	8006ff0 <I2C_IsErrorOccurred>
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d001      	beq.n	8006e4e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e041      	b.n	8006ed2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e54:	d02d      	beq.n	8006eb2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e56:	f7ff f841 	bl	8005edc <HAL_GetTick>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	1ad3      	subs	r3, r2, r3
 8006e60:	683a      	ldr	r2, [r7, #0]
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d302      	bcc.n	8006e6c <I2C_WaitOnFlagUntilTimeout+0x44>
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d122      	bne.n	8006eb2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	699a      	ldr	r2, [r3, #24]
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	4013      	ands	r3, r2
 8006e76:	68ba      	ldr	r2, [r7, #8]
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	bf0c      	ite	eq
 8006e7c:	2301      	moveq	r3, #1
 8006e7e:	2300      	movne	r3, #0
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	461a      	mov	r2, r3
 8006e84:	79fb      	ldrb	r3, [r7, #7]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d113      	bne.n	8006eb2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e8e:	f043 0220 	orr.w	r2, r3, #32
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2220      	movs	r2, #32
 8006e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e00f      	b.n	8006ed2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	699a      	ldr	r2, [r3, #24]
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	4013      	ands	r3, r2
 8006ebc:	68ba      	ldr	r2, [r7, #8]
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	bf0c      	ite	eq
 8006ec2:	2301      	moveq	r3, #1
 8006ec4:	2300      	movne	r3, #0
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	461a      	mov	r2, r3
 8006eca:	79fb      	ldrb	r3, [r7, #7]
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d0b4      	beq.n	8006e3a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ed0:	2300      	movs	r3, #0
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3710      	adds	r7, #16
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}

08006eda <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006eda:	b580      	push	{r7, lr}
 8006edc:	b084      	sub	sp, #16
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	60f8      	str	r0, [r7, #12]
 8006ee2:	60b9      	str	r1, [r7, #8]
 8006ee4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006ee6:	e033      	b.n	8006f50 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	68b9      	ldr	r1, [r7, #8]
 8006eec:	68f8      	ldr	r0, [r7, #12]
 8006eee:	f000 f87f 	bl	8006ff0 <I2C_IsErrorOccurred>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d001      	beq.n	8006efc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e031      	b.n	8006f60 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f02:	d025      	beq.n	8006f50 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f04:	f7fe ffea 	bl	8005edc <HAL_GetTick>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	68ba      	ldr	r2, [r7, #8]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d302      	bcc.n	8006f1a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d11a      	bne.n	8006f50 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	699b      	ldr	r3, [r3, #24]
 8006f20:	f003 0302 	and.w	r3, r3, #2
 8006f24:	2b02      	cmp	r3, #2
 8006f26:	d013      	beq.n	8006f50 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f2c:	f043 0220 	orr.w	r2, r3, #32
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2220      	movs	r2, #32
 8006f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2200      	movs	r2, #0
 8006f48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	e007      	b.n	8006f60 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	699b      	ldr	r3, [r3, #24]
 8006f56:	f003 0302 	and.w	r3, r3, #2
 8006f5a:	2b02      	cmp	r3, #2
 8006f5c:	d1c4      	bne.n	8006ee8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006f5e:	2300      	movs	r3, #0
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3710      	adds	r7, #16
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}

08006f68 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006f74:	e02f      	b.n	8006fd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f76:	687a      	ldr	r2, [r7, #4]
 8006f78:	68b9      	ldr	r1, [r7, #8]
 8006f7a:	68f8      	ldr	r0, [r7, #12]
 8006f7c:	f000 f838 	bl	8006ff0 <I2C_IsErrorOccurred>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d001      	beq.n	8006f8a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006f86:	2301      	movs	r3, #1
 8006f88:	e02d      	b.n	8006fe6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f8a:	f7fe ffa7 	bl	8005edc <HAL_GetTick>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	1ad3      	subs	r3, r2, r3
 8006f94:	68ba      	ldr	r2, [r7, #8]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d302      	bcc.n	8006fa0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d11a      	bne.n	8006fd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	699b      	ldr	r3, [r3, #24]
 8006fa6:	f003 0320 	and.w	r3, r3, #32
 8006faa:	2b20      	cmp	r3, #32
 8006fac:	d013      	beq.n	8006fd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fb2:	f043 0220 	orr.w	r2, r3, #32
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2220      	movs	r2, #32
 8006fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e007      	b.n	8006fe6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	699b      	ldr	r3, [r3, #24]
 8006fdc:	f003 0320 	and.w	r3, r3, #32
 8006fe0:	2b20      	cmp	r3, #32
 8006fe2:	d1c8      	bne.n	8006f76 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006fe4:	2300      	movs	r3, #0
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3710      	adds	r7, #16
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
	...

08006ff0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b08a      	sub	sp, #40	@ 0x28
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	699b      	ldr	r3, [r3, #24]
 8007008:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800700a:	2300      	movs	r3, #0
 800700c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007012:	69bb      	ldr	r3, [r7, #24]
 8007014:	f003 0310 	and.w	r3, r3, #16
 8007018:	2b00      	cmp	r3, #0
 800701a:	d068      	beq.n	80070ee <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2210      	movs	r2, #16
 8007022:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007024:	e049      	b.n	80070ba <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800702c:	d045      	beq.n	80070ba <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800702e:	f7fe ff55 	bl	8005edc <HAL_GetTick>
 8007032:	4602      	mov	r2, r0
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	68ba      	ldr	r2, [r7, #8]
 800703a:	429a      	cmp	r2, r3
 800703c:	d302      	bcc.n	8007044 <I2C_IsErrorOccurred+0x54>
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d13a      	bne.n	80070ba <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800704e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007056:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	699b      	ldr	r3, [r3, #24]
 800705e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007062:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007066:	d121      	bne.n	80070ac <I2C_IsErrorOccurred+0xbc>
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800706e:	d01d      	beq.n	80070ac <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007070:	7cfb      	ldrb	r3, [r7, #19]
 8007072:	2b20      	cmp	r3, #32
 8007074:	d01a      	beq.n	80070ac <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007084:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007086:	f7fe ff29 	bl	8005edc <HAL_GetTick>
 800708a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800708c:	e00e      	b.n	80070ac <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800708e:	f7fe ff25 	bl	8005edc <HAL_GetTick>
 8007092:	4602      	mov	r2, r0
 8007094:	69fb      	ldr	r3, [r7, #28]
 8007096:	1ad3      	subs	r3, r2, r3
 8007098:	2b19      	cmp	r3, #25
 800709a:	d907      	bls.n	80070ac <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800709c:	6a3b      	ldr	r3, [r7, #32]
 800709e:	f043 0320 	orr.w	r3, r3, #32
 80070a2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80070aa:	e006      	b.n	80070ba <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	699b      	ldr	r3, [r3, #24]
 80070b2:	f003 0320 	and.w	r3, r3, #32
 80070b6:	2b20      	cmp	r3, #32
 80070b8:	d1e9      	bne.n	800708e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	699b      	ldr	r3, [r3, #24]
 80070c0:	f003 0320 	and.w	r3, r3, #32
 80070c4:	2b20      	cmp	r3, #32
 80070c6:	d003      	beq.n	80070d0 <I2C_IsErrorOccurred+0xe0>
 80070c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d0aa      	beq.n	8007026 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80070d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d103      	bne.n	80070e0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	2220      	movs	r2, #32
 80070de:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80070e0:	6a3b      	ldr	r3, [r7, #32]
 80070e2:	f043 0304 	orr.w	r3, r3, #4
 80070e6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	699b      	ldr	r3, [r3, #24]
 80070f4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80070f6:	69bb      	ldr	r3, [r7, #24]
 80070f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d00b      	beq.n	8007118 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007100:	6a3b      	ldr	r3, [r7, #32]
 8007102:	f043 0301 	orr.w	r3, r3, #1
 8007106:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007110:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007112:	2301      	movs	r3, #1
 8007114:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007118:	69bb      	ldr	r3, [r7, #24]
 800711a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00b      	beq.n	800713a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007122:	6a3b      	ldr	r3, [r7, #32]
 8007124:	f043 0308 	orr.w	r3, r3, #8
 8007128:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007132:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007134:	2301      	movs	r3, #1
 8007136:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800713a:	69bb      	ldr	r3, [r7, #24]
 800713c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007140:	2b00      	cmp	r3, #0
 8007142:	d00b      	beq.n	800715c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007144:	6a3b      	ldr	r3, [r7, #32]
 8007146:	f043 0302 	orr.w	r3, r3, #2
 800714a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007154:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800715c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007160:	2b00      	cmp	r3, #0
 8007162:	d01c      	beq.n	800719e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007164:	68f8      	ldr	r0, [r7, #12]
 8007166:	f7ff fe3b 	bl	8006de0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	6859      	ldr	r1, [r3, #4]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	4b0d      	ldr	r3, [pc, #52]	@ (80071ac <I2C_IsErrorOccurred+0x1bc>)
 8007176:	400b      	ands	r3, r1
 8007178:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800717e:	6a3b      	ldr	r3, [r7, #32]
 8007180:	431a      	orrs	r2, r3
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2220      	movs	r2, #32
 800718a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2200      	movs	r2, #0
 8007192:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2200      	movs	r2, #0
 800719a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800719e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3728      	adds	r7, #40	@ 0x28
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop
 80071ac:	fe00e800 	.word	0xfe00e800

080071b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b087      	sub	sp, #28
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	60f8      	str	r0, [r7, #12]
 80071b8:	607b      	str	r3, [r7, #4]
 80071ba:	460b      	mov	r3, r1
 80071bc:	817b      	strh	r3, [r7, #10]
 80071be:	4613      	mov	r3, r2
 80071c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80071c2:	897b      	ldrh	r3, [r7, #10]
 80071c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80071c8:	7a7b      	ldrb	r3, [r7, #9]
 80071ca:	041b      	lsls	r3, r3, #16
 80071cc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80071d0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80071d6:	6a3b      	ldr	r3, [r7, #32]
 80071d8:	4313      	orrs	r3, r2
 80071da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80071de:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	685a      	ldr	r2, [r3, #4]
 80071e6:	6a3b      	ldr	r3, [r7, #32]
 80071e8:	0d5b      	lsrs	r3, r3, #21
 80071ea:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80071ee:	4b08      	ldr	r3, [pc, #32]	@ (8007210 <I2C_TransferConfig+0x60>)
 80071f0:	430b      	orrs	r3, r1
 80071f2:	43db      	mvns	r3, r3
 80071f4:	ea02 0103 	and.w	r1, r2, r3
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	697a      	ldr	r2, [r7, #20]
 80071fe:	430a      	orrs	r2, r1
 8007200:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007202:	bf00      	nop
 8007204:	371c      	adds	r7, #28
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	03ff63ff 	.word	0x03ff63ff

08007214 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007214:	b480      	push	{r7}
 8007216:	b083      	sub	sp, #12
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007224:	b2db      	uxtb	r3, r3
 8007226:	2b20      	cmp	r3, #32
 8007228:	d138      	bne.n	800729c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007230:	2b01      	cmp	r3, #1
 8007232:	d101      	bne.n	8007238 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007234:	2302      	movs	r3, #2
 8007236:	e032      	b.n	800729e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2224      	movs	r2, #36	@ 0x24
 8007244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f022 0201 	bic.w	r2, r2, #1
 8007256:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007266:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	6819      	ldr	r1, [r3, #0]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	683a      	ldr	r2, [r7, #0]
 8007274:	430a      	orrs	r2, r1
 8007276:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f042 0201 	orr.w	r2, r2, #1
 8007286:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2220      	movs	r2, #32
 800728c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2200      	movs	r2, #0
 8007294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007298:	2300      	movs	r3, #0
 800729a:	e000      	b.n	800729e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800729c:	2302      	movs	r3, #2
  }
}
 800729e:	4618      	mov	r0, r3
 80072a0:	370c      	adds	r7, #12
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr

080072aa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80072aa:	b480      	push	{r7}
 80072ac:	b085      	sub	sp, #20
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	6078      	str	r0, [r7, #4]
 80072b2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	2b20      	cmp	r3, #32
 80072be:	d139      	bne.n	8007334 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d101      	bne.n	80072ce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80072ca:	2302      	movs	r3, #2
 80072cc:	e033      	b.n	8007336 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2201      	movs	r2, #1
 80072d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2224      	movs	r2, #36	@ 0x24
 80072da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f022 0201 	bic.w	r2, r2, #1
 80072ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80072fc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	021b      	lsls	r3, r3, #8
 8007302:	68fa      	ldr	r2, [r7, #12]
 8007304:	4313      	orrs	r3, r2
 8007306:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	68fa      	ldr	r2, [r7, #12]
 800730e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f042 0201 	orr.w	r2, r2, #1
 800731e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2220      	movs	r2, #32
 8007324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2200      	movs	r2, #0
 800732c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007330:	2300      	movs	r3, #0
 8007332:	e000      	b.n	8007336 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007334:	2302      	movs	r3, #2
  }
}
 8007336:	4618      	mov	r0, r3
 8007338:	3714      	adds	r7, #20
 800733a:	46bd      	mov	sp, r7
 800733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007340:	4770      	bx	lr
	...

08007344 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007344:	b480      	push	{r7}
 8007346:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007348:	4b05      	ldr	r3, [pc, #20]	@ (8007360 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a04      	ldr	r2, [pc, #16]	@ (8007360 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800734e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007352:	6013      	str	r3, [r2, #0]
}
 8007354:	bf00      	nop
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	40007000 	.word	0x40007000

08007364 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007364:	b480      	push	{r7}
 8007366:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007368:	4b04      	ldr	r3, [pc, #16]	@ (800737c <HAL_PWREx_GetVoltageRange+0x18>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8007370:	4618      	mov	r0, r3
 8007372:	46bd      	mov	sp, r7
 8007374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007378:	4770      	bx	lr
 800737a:	bf00      	nop
 800737c:	40007000 	.word	0x40007000

08007380 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007380:	b480      	push	{r7}
 8007382:	b085      	sub	sp, #20
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800738e:	d130      	bne.n	80073f2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007390:	4b23      	ldr	r3, [pc, #140]	@ (8007420 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007398:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800739c:	d038      	beq.n	8007410 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800739e:	4b20      	ldr	r3, [pc, #128]	@ (8007420 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80073a6:	4a1e      	ldr	r2, [pc, #120]	@ (8007420 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80073a8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80073ac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80073ae:	4b1d      	ldr	r3, [pc, #116]	@ (8007424 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2232      	movs	r2, #50	@ 0x32
 80073b4:	fb02 f303 	mul.w	r3, r2, r3
 80073b8:	4a1b      	ldr	r2, [pc, #108]	@ (8007428 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80073ba:	fba2 2303 	umull	r2, r3, r2, r3
 80073be:	0c9b      	lsrs	r3, r3, #18
 80073c0:	3301      	adds	r3, #1
 80073c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80073c4:	e002      	b.n	80073cc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	3b01      	subs	r3, #1
 80073ca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80073cc:	4b14      	ldr	r3, [pc, #80]	@ (8007420 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80073ce:	695b      	ldr	r3, [r3, #20]
 80073d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073d8:	d102      	bne.n	80073e0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d1f2      	bne.n	80073c6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80073e0:	4b0f      	ldr	r3, [pc, #60]	@ (8007420 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80073e2:	695b      	ldr	r3, [r3, #20]
 80073e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073ec:	d110      	bne.n	8007410 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80073ee:	2303      	movs	r3, #3
 80073f0:	e00f      	b.n	8007412 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80073f2:	4b0b      	ldr	r3, [pc, #44]	@ (8007420 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80073fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073fe:	d007      	beq.n	8007410 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007400:	4b07      	ldr	r3, [pc, #28]	@ (8007420 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007408:	4a05      	ldr	r2, [pc, #20]	@ (8007420 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800740a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800740e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	3714      	adds	r7, #20
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr
 800741e:	bf00      	nop
 8007420:	40007000 	.word	0x40007000
 8007424:	2000000c 	.word	0x2000000c
 8007428:	431bde83 	.word	0x431bde83

0800742c <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	4603      	mov	r3, r0
 8007434:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 8007436:	4b11      	ldr	r3, [pc, #68]	@ (800747c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f023 0307 	bic.w	r3, r3, #7
 800743e:	4a0f      	ldr	r2, [pc, #60]	@ (800747c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8007440:	f043 0302 	orr.w	r3, r3, #2
 8007444:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8007446:	4b0e      	ldr	r3, [pc, #56]	@ (8007480 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8007448:	691b      	ldr	r3, [r3, #16]
 800744a:	4a0d      	ldr	r2, [pc, #52]	@ (8007480 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 800744c:	f043 0304 	orr.w	r3, r3, #4
 8007450:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8007452:	79fb      	ldrb	r3, [r7, #7]
 8007454:	2b01      	cmp	r3, #1
 8007456:	d101      	bne.n	800745c <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8007458:	bf30      	wfi
 800745a:	e002      	b.n	8007462 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800745c:	bf40      	sev
    __WFE();
 800745e:	bf20      	wfe
    __WFE();
 8007460:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8007462:	4b07      	ldr	r3, [pc, #28]	@ (8007480 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8007464:	691b      	ldr	r3, [r3, #16]
 8007466:	4a06      	ldr	r2, [pc, #24]	@ (8007480 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8007468:	f023 0304 	bic.w	r3, r3, #4
 800746c:	6113      	str	r3, [r2, #16]
}
 800746e:	bf00      	nop
 8007470:	370c      	adds	r7, #12
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr
 800747a:	bf00      	nop
 800747c:	40007000 	.word	0x40007000
 8007480:	e000ed00 	.word	0xe000ed00

08007484 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b088      	sub	sp, #32
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d102      	bne.n	8007498 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	f000 bc02 	b.w	8007c9c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007498:	4b96      	ldr	r3, [pc, #600]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	f003 030c 	and.w	r3, r3, #12
 80074a0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80074a2:	4b94      	ldr	r3, [pc, #592]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	f003 0303 	and.w	r3, r3, #3
 80074aa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f003 0310 	and.w	r3, r3, #16
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	f000 80e4 	beq.w	8007682 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80074ba:	69bb      	ldr	r3, [r7, #24]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d007      	beq.n	80074d0 <HAL_RCC_OscConfig+0x4c>
 80074c0:	69bb      	ldr	r3, [r7, #24]
 80074c2:	2b0c      	cmp	r3, #12
 80074c4:	f040 808b 	bne.w	80075de <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	f040 8087 	bne.w	80075de <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80074d0:	4b88      	ldr	r3, [pc, #544]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f003 0302 	and.w	r3, r3, #2
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d005      	beq.n	80074e8 <HAL_RCC_OscConfig+0x64>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	699b      	ldr	r3, [r3, #24]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d101      	bne.n	80074e8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80074e4:	2301      	movs	r3, #1
 80074e6:	e3d9      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a1a      	ldr	r2, [r3, #32]
 80074ec:	4b81      	ldr	r3, [pc, #516]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 0308 	and.w	r3, r3, #8
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d004      	beq.n	8007502 <HAL_RCC_OscConfig+0x7e>
 80074f8:	4b7e      	ldr	r3, [pc, #504]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007500:	e005      	b.n	800750e <HAL_RCC_OscConfig+0x8a>
 8007502:	4b7c      	ldr	r3, [pc, #496]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007504:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007508:	091b      	lsrs	r3, r3, #4
 800750a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800750e:	4293      	cmp	r3, r2
 8007510:	d223      	bcs.n	800755a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6a1b      	ldr	r3, [r3, #32]
 8007516:	4618      	mov	r0, r3
 8007518:	f000 fd8c 	bl	8008034 <RCC_SetFlashLatencyFromMSIRange>
 800751c:	4603      	mov	r3, r0
 800751e:	2b00      	cmp	r3, #0
 8007520:	d001      	beq.n	8007526 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	e3ba      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007526:	4b73      	ldr	r3, [pc, #460]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a72      	ldr	r2, [pc, #456]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 800752c:	f043 0308 	orr.w	r3, r3, #8
 8007530:	6013      	str	r3, [r2, #0]
 8007532:	4b70      	ldr	r3, [pc, #448]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a1b      	ldr	r3, [r3, #32]
 800753e:	496d      	ldr	r1, [pc, #436]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007540:	4313      	orrs	r3, r2
 8007542:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007544:	4b6b      	ldr	r3, [pc, #428]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	69db      	ldr	r3, [r3, #28]
 8007550:	021b      	lsls	r3, r3, #8
 8007552:	4968      	ldr	r1, [pc, #416]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007554:	4313      	orrs	r3, r2
 8007556:	604b      	str	r3, [r1, #4]
 8007558:	e025      	b.n	80075a6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800755a:	4b66      	ldr	r3, [pc, #408]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a65      	ldr	r2, [pc, #404]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007560:	f043 0308 	orr.w	r3, r3, #8
 8007564:	6013      	str	r3, [r2, #0]
 8007566:	4b63      	ldr	r3, [pc, #396]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6a1b      	ldr	r3, [r3, #32]
 8007572:	4960      	ldr	r1, [pc, #384]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007574:	4313      	orrs	r3, r2
 8007576:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007578:	4b5e      	ldr	r3, [pc, #376]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	69db      	ldr	r3, [r3, #28]
 8007584:	021b      	lsls	r3, r3, #8
 8007586:	495b      	ldr	r1, [pc, #364]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007588:	4313      	orrs	r3, r2
 800758a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800758c:	69bb      	ldr	r3, [r7, #24]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d109      	bne.n	80075a6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a1b      	ldr	r3, [r3, #32]
 8007596:	4618      	mov	r0, r3
 8007598:	f000 fd4c 	bl	8008034 <RCC_SetFlashLatencyFromMSIRange>
 800759c:	4603      	mov	r3, r0
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d001      	beq.n	80075a6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80075a2:	2301      	movs	r3, #1
 80075a4:	e37a      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80075a6:	f000 fc81 	bl	8007eac <HAL_RCC_GetSysClockFreq>
 80075aa:	4602      	mov	r2, r0
 80075ac:	4b51      	ldr	r3, [pc, #324]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	091b      	lsrs	r3, r3, #4
 80075b2:	f003 030f 	and.w	r3, r3, #15
 80075b6:	4950      	ldr	r1, [pc, #320]	@ (80076f8 <HAL_RCC_OscConfig+0x274>)
 80075b8:	5ccb      	ldrb	r3, [r1, r3]
 80075ba:	f003 031f 	and.w	r3, r3, #31
 80075be:	fa22 f303 	lsr.w	r3, r2, r3
 80075c2:	4a4e      	ldr	r2, [pc, #312]	@ (80076fc <HAL_RCC_OscConfig+0x278>)
 80075c4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80075c6:	4b4e      	ldr	r3, [pc, #312]	@ (8007700 <HAL_RCC_OscConfig+0x27c>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4618      	mov	r0, r3
 80075cc:	f7fe fc36 	bl	8005e3c <HAL_InitTick>
 80075d0:	4603      	mov	r3, r0
 80075d2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80075d4:	7bfb      	ldrb	r3, [r7, #15]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d052      	beq.n	8007680 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80075da:	7bfb      	ldrb	r3, [r7, #15]
 80075dc:	e35e      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	699b      	ldr	r3, [r3, #24]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d032      	beq.n	800764c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80075e6:	4b43      	ldr	r3, [pc, #268]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a42      	ldr	r2, [pc, #264]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80075ec:	f043 0301 	orr.w	r3, r3, #1
 80075f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80075f2:	f7fe fc73 	bl	8005edc <HAL_GetTick>
 80075f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80075f8:	e008      	b.n	800760c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80075fa:	f7fe fc6f 	bl	8005edc <HAL_GetTick>
 80075fe:	4602      	mov	r2, r0
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	1ad3      	subs	r3, r2, r3
 8007604:	2b02      	cmp	r3, #2
 8007606:	d901      	bls.n	800760c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8007608:	2303      	movs	r3, #3
 800760a:	e347      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800760c:	4b39      	ldr	r3, [pc, #228]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 0302 	and.w	r3, r3, #2
 8007614:	2b00      	cmp	r3, #0
 8007616:	d0f0      	beq.n	80075fa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007618:	4b36      	ldr	r3, [pc, #216]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a35      	ldr	r2, [pc, #212]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 800761e:	f043 0308 	orr.w	r3, r3, #8
 8007622:	6013      	str	r3, [r2, #0]
 8007624:	4b33      	ldr	r3, [pc, #204]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6a1b      	ldr	r3, [r3, #32]
 8007630:	4930      	ldr	r1, [pc, #192]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007632:	4313      	orrs	r3, r2
 8007634:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007636:	4b2f      	ldr	r3, [pc, #188]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	69db      	ldr	r3, [r3, #28]
 8007642:	021b      	lsls	r3, r3, #8
 8007644:	492b      	ldr	r1, [pc, #172]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007646:	4313      	orrs	r3, r2
 8007648:	604b      	str	r3, [r1, #4]
 800764a:	e01a      	b.n	8007682 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800764c:	4b29      	ldr	r3, [pc, #164]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a28      	ldr	r2, [pc, #160]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007652:	f023 0301 	bic.w	r3, r3, #1
 8007656:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007658:	f7fe fc40 	bl	8005edc <HAL_GetTick>
 800765c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800765e:	e008      	b.n	8007672 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007660:	f7fe fc3c 	bl	8005edc <HAL_GetTick>
 8007664:	4602      	mov	r2, r0
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	1ad3      	subs	r3, r2, r3
 800766a:	2b02      	cmp	r3, #2
 800766c:	d901      	bls.n	8007672 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800766e:	2303      	movs	r3, #3
 8007670:	e314      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007672:	4b20      	ldr	r3, [pc, #128]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0302 	and.w	r3, r3, #2
 800767a:	2b00      	cmp	r3, #0
 800767c:	d1f0      	bne.n	8007660 <HAL_RCC_OscConfig+0x1dc>
 800767e:	e000      	b.n	8007682 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007680:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 0301 	and.w	r3, r3, #1
 800768a:	2b00      	cmp	r3, #0
 800768c:	d073      	beq.n	8007776 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800768e:	69bb      	ldr	r3, [r7, #24]
 8007690:	2b08      	cmp	r3, #8
 8007692:	d005      	beq.n	80076a0 <HAL_RCC_OscConfig+0x21c>
 8007694:	69bb      	ldr	r3, [r7, #24]
 8007696:	2b0c      	cmp	r3, #12
 8007698:	d10e      	bne.n	80076b8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	2b03      	cmp	r3, #3
 800769e:	d10b      	bne.n	80076b8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076a0:	4b14      	ldr	r3, [pc, #80]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d063      	beq.n	8007774 <HAL_RCC_OscConfig+0x2f0>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d15f      	bne.n	8007774 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	e2f1      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076c0:	d106      	bne.n	80076d0 <HAL_RCC_OscConfig+0x24c>
 80076c2:	4b0c      	ldr	r3, [pc, #48]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a0b      	ldr	r2, [pc, #44]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076cc:	6013      	str	r3, [r2, #0]
 80076ce:	e025      	b.n	800771c <HAL_RCC_OscConfig+0x298>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80076d8:	d114      	bne.n	8007704 <HAL_RCC_OscConfig+0x280>
 80076da:	4b06      	ldr	r3, [pc, #24]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a05      	ldr	r2, [pc, #20]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80076e4:	6013      	str	r3, [r2, #0]
 80076e6:	4b03      	ldr	r3, [pc, #12]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a02      	ldr	r2, [pc, #8]	@ (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076f0:	6013      	str	r3, [r2, #0]
 80076f2:	e013      	b.n	800771c <HAL_RCC_OscConfig+0x298>
 80076f4:	40021000 	.word	0x40021000
 80076f8:	0800f378 	.word	0x0800f378
 80076fc:	2000000c 	.word	0x2000000c
 8007700:	20000010 	.word	0x20000010
 8007704:	4ba0      	ldr	r3, [pc, #640]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a9f      	ldr	r2, [pc, #636]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 800770a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800770e:	6013      	str	r3, [r2, #0]
 8007710:	4b9d      	ldr	r3, [pc, #628]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a9c      	ldr	r2, [pc, #624]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007716:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800771a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d013      	beq.n	800774c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007724:	f7fe fbda 	bl	8005edc <HAL_GetTick>
 8007728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800772a:	e008      	b.n	800773e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800772c:	f7fe fbd6 	bl	8005edc <HAL_GetTick>
 8007730:	4602      	mov	r2, r0
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	1ad3      	subs	r3, r2, r3
 8007736:	2b64      	cmp	r3, #100	@ 0x64
 8007738:	d901      	bls.n	800773e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800773a:	2303      	movs	r3, #3
 800773c:	e2ae      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800773e:	4b92      	ldr	r3, [pc, #584]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007746:	2b00      	cmp	r3, #0
 8007748:	d0f0      	beq.n	800772c <HAL_RCC_OscConfig+0x2a8>
 800774a:	e014      	b.n	8007776 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800774c:	f7fe fbc6 	bl	8005edc <HAL_GetTick>
 8007750:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007752:	e008      	b.n	8007766 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007754:	f7fe fbc2 	bl	8005edc <HAL_GetTick>
 8007758:	4602      	mov	r2, r0
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	1ad3      	subs	r3, r2, r3
 800775e:	2b64      	cmp	r3, #100	@ 0x64
 8007760:	d901      	bls.n	8007766 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007762:	2303      	movs	r3, #3
 8007764:	e29a      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007766:	4b88      	ldr	r3, [pc, #544]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800776e:	2b00      	cmp	r3, #0
 8007770:	d1f0      	bne.n	8007754 <HAL_RCC_OscConfig+0x2d0>
 8007772:	e000      	b.n	8007776 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007774:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f003 0302 	and.w	r3, r3, #2
 800777e:	2b00      	cmp	r3, #0
 8007780:	d060      	beq.n	8007844 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007782:	69bb      	ldr	r3, [r7, #24]
 8007784:	2b04      	cmp	r3, #4
 8007786:	d005      	beq.n	8007794 <HAL_RCC_OscConfig+0x310>
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	2b0c      	cmp	r3, #12
 800778c:	d119      	bne.n	80077c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	2b02      	cmp	r3, #2
 8007792:	d116      	bne.n	80077c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007794:	4b7c      	ldr	r3, [pc, #496]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800779c:	2b00      	cmp	r3, #0
 800779e:	d005      	beq.n	80077ac <HAL_RCC_OscConfig+0x328>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d101      	bne.n	80077ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80077a8:	2301      	movs	r3, #1
 80077aa:	e277      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077ac:	4b76      	ldr	r3, [pc, #472]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	691b      	ldr	r3, [r3, #16]
 80077b8:	061b      	lsls	r3, r3, #24
 80077ba:	4973      	ldr	r1, [pc, #460]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 80077bc:	4313      	orrs	r3, r2
 80077be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80077c0:	e040      	b.n	8007844 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d023      	beq.n	8007812 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80077ca:	4b6f      	ldr	r3, [pc, #444]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4a6e      	ldr	r2, [pc, #440]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 80077d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077d6:	f7fe fb81 	bl	8005edc <HAL_GetTick>
 80077da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80077dc:	e008      	b.n	80077f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077de:	f7fe fb7d 	bl	8005edc <HAL_GetTick>
 80077e2:	4602      	mov	r2, r0
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	1ad3      	subs	r3, r2, r3
 80077e8:	2b02      	cmp	r3, #2
 80077ea:	d901      	bls.n	80077f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80077ec:	2303      	movs	r3, #3
 80077ee:	e255      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80077f0:	4b65      	ldr	r3, [pc, #404]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d0f0      	beq.n	80077de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077fc:	4b62      	ldr	r3, [pc, #392]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	691b      	ldr	r3, [r3, #16]
 8007808:	061b      	lsls	r3, r3, #24
 800780a:	495f      	ldr	r1, [pc, #380]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 800780c:	4313      	orrs	r3, r2
 800780e:	604b      	str	r3, [r1, #4]
 8007810:	e018      	b.n	8007844 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007812:	4b5d      	ldr	r3, [pc, #372]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a5c      	ldr	r2, [pc, #368]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007818:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800781c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800781e:	f7fe fb5d 	bl	8005edc <HAL_GetTick>
 8007822:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007824:	e008      	b.n	8007838 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007826:	f7fe fb59 	bl	8005edc <HAL_GetTick>
 800782a:	4602      	mov	r2, r0
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	1ad3      	subs	r3, r2, r3
 8007830:	2b02      	cmp	r3, #2
 8007832:	d901      	bls.n	8007838 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007834:	2303      	movs	r3, #3
 8007836:	e231      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007838:	4b53      	ldr	r3, [pc, #332]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1f0      	bne.n	8007826 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f003 0308 	and.w	r3, r3, #8
 800784c:	2b00      	cmp	r3, #0
 800784e:	d03c      	beq.n	80078ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	695b      	ldr	r3, [r3, #20]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d01c      	beq.n	8007892 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007858:	4b4b      	ldr	r3, [pc, #300]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 800785a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800785e:	4a4a      	ldr	r2, [pc, #296]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007860:	f043 0301 	orr.w	r3, r3, #1
 8007864:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007868:	f7fe fb38 	bl	8005edc <HAL_GetTick>
 800786c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800786e:	e008      	b.n	8007882 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007870:	f7fe fb34 	bl	8005edc <HAL_GetTick>
 8007874:	4602      	mov	r2, r0
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	1ad3      	subs	r3, r2, r3
 800787a:	2b02      	cmp	r3, #2
 800787c:	d901      	bls.n	8007882 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800787e:	2303      	movs	r3, #3
 8007880:	e20c      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007882:	4b41      	ldr	r3, [pc, #260]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007884:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007888:	f003 0302 	and.w	r3, r3, #2
 800788c:	2b00      	cmp	r3, #0
 800788e:	d0ef      	beq.n	8007870 <HAL_RCC_OscConfig+0x3ec>
 8007890:	e01b      	b.n	80078ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007892:	4b3d      	ldr	r3, [pc, #244]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007894:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007898:	4a3b      	ldr	r2, [pc, #236]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 800789a:	f023 0301 	bic.w	r3, r3, #1
 800789e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078a2:	f7fe fb1b 	bl	8005edc <HAL_GetTick>
 80078a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80078a8:	e008      	b.n	80078bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80078aa:	f7fe fb17 	bl	8005edc <HAL_GetTick>
 80078ae:	4602      	mov	r2, r0
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	1ad3      	subs	r3, r2, r3
 80078b4:	2b02      	cmp	r3, #2
 80078b6:	d901      	bls.n	80078bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80078b8:	2303      	movs	r3, #3
 80078ba:	e1ef      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80078bc:	4b32      	ldr	r3, [pc, #200]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 80078be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078c2:	f003 0302 	and.w	r3, r3, #2
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d1ef      	bne.n	80078aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f003 0304 	and.w	r3, r3, #4
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	f000 80a6 	beq.w	8007a24 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80078d8:	2300      	movs	r3, #0
 80078da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80078dc:	4b2a      	ldr	r3, [pc, #168]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 80078de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d10d      	bne.n	8007904 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078e8:	4b27      	ldr	r3, [pc, #156]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 80078ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078ec:	4a26      	ldr	r2, [pc, #152]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 80078ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80078f4:	4b24      	ldr	r3, [pc, #144]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 80078f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078fc:	60bb      	str	r3, [r7, #8]
 80078fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007900:	2301      	movs	r3, #1
 8007902:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007904:	4b21      	ldr	r3, [pc, #132]	@ (800798c <HAL_RCC_OscConfig+0x508>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800790c:	2b00      	cmp	r3, #0
 800790e:	d118      	bne.n	8007942 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007910:	4b1e      	ldr	r3, [pc, #120]	@ (800798c <HAL_RCC_OscConfig+0x508>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a1d      	ldr	r2, [pc, #116]	@ (800798c <HAL_RCC_OscConfig+0x508>)
 8007916:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800791a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800791c:	f7fe fade 	bl	8005edc <HAL_GetTick>
 8007920:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007922:	e008      	b.n	8007936 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007924:	f7fe fada 	bl	8005edc <HAL_GetTick>
 8007928:	4602      	mov	r2, r0
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	2b02      	cmp	r3, #2
 8007930:	d901      	bls.n	8007936 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007932:	2303      	movs	r3, #3
 8007934:	e1b2      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007936:	4b15      	ldr	r3, [pc, #84]	@ (800798c <HAL_RCC_OscConfig+0x508>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800793e:	2b00      	cmp	r3, #0
 8007940:	d0f0      	beq.n	8007924 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	2b01      	cmp	r3, #1
 8007948:	d108      	bne.n	800795c <HAL_RCC_OscConfig+0x4d8>
 800794a:	4b0f      	ldr	r3, [pc, #60]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 800794c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007950:	4a0d      	ldr	r2, [pc, #52]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007952:	f043 0301 	orr.w	r3, r3, #1
 8007956:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800795a:	e029      	b.n	80079b0 <HAL_RCC_OscConfig+0x52c>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	2b05      	cmp	r3, #5
 8007962:	d115      	bne.n	8007990 <HAL_RCC_OscConfig+0x50c>
 8007964:	4b08      	ldr	r3, [pc, #32]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800796a:	4a07      	ldr	r2, [pc, #28]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 800796c:	f043 0304 	orr.w	r3, r3, #4
 8007970:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007974:	4b04      	ldr	r3, [pc, #16]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 8007976:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800797a:	4a03      	ldr	r2, [pc, #12]	@ (8007988 <HAL_RCC_OscConfig+0x504>)
 800797c:	f043 0301 	orr.w	r3, r3, #1
 8007980:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007984:	e014      	b.n	80079b0 <HAL_RCC_OscConfig+0x52c>
 8007986:	bf00      	nop
 8007988:	40021000 	.word	0x40021000
 800798c:	40007000 	.word	0x40007000
 8007990:	4b9a      	ldr	r3, [pc, #616]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007996:	4a99      	ldr	r2, [pc, #612]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007998:	f023 0301 	bic.w	r3, r3, #1
 800799c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80079a0:	4b96      	ldr	r3, [pc, #600]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 80079a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079a6:	4a95      	ldr	r2, [pc, #596]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 80079a8:	f023 0304 	bic.w	r3, r3, #4
 80079ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d016      	beq.n	80079e6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079b8:	f7fe fa90 	bl	8005edc <HAL_GetTick>
 80079bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80079be:	e00a      	b.n	80079d6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079c0:	f7fe fa8c 	bl	8005edc <HAL_GetTick>
 80079c4:	4602      	mov	r2, r0
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	1ad3      	subs	r3, r2, r3
 80079ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d901      	bls.n	80079d6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80079d2:	2303      	movs	r3, #3
 80079d4:	e162      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80079d6:	4b89      	ldr	r3, [pc, #548]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 80079d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079dc:	f003 0302 	and.w	r3, r3, #2
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d0ed      	beq.n	80079c0 <HAL_RCC_OscConfig+0x53c>
 80079e4:	e015      	b.n	8007a12 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079e6:	f7fe fa79 	bl	8005edc <HAL_GetTick>
 80079ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80079ec:	e00a      	b.n	8007a04 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079ee:	f7fe fa75 	bl	8005edc <HAL_GetTick>
 80079f2:	4602      	mov	r2, r0
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	1ad3      	subs	r3, r2, r3
 80079f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d901      	bls.n	8007a04 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007a00:	2303      	movs	r3, #3
 8007a02:	e14b      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007a04:	4b7d      	ldr	r3, [pc, #500]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a0a:	f003 0302 	and.w	r3, r3, #2
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d1ed      	bne.n	80079ee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007a12:	7ffb      	ldrb	r3, [r7, #31]
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d105      	bne.n	8007a24 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a18:	4b78      	ldr	r3, [pc, #480]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a1c:	4a77      	ldr	r2, [pc, #476]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007a1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a22:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f003 0320 	and.w	r3, r3, #32
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d03c      	beq.n	8007aaa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d01c      	beq.n	8007a72 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007a38:	4b70      	ldr	r3, [pc, #448]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007a3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007a3e:	4a6f      	ldr	r2, [pc, #444]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007a40:	f043 0301 	orr.w	r3, r3, #1
 8007a44:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a48:	f7fe fa48 	bl	8005edc <HAL_GetTick>
 8007a4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007a4e:	e008      	b.n	8007a62 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007a50:	f7fe fa44 	bl	8005edc <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	d901      	bls.n	8007a62 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007a5e:	2303      	movs	r3, #3
 8007a60:	e11c      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007a62:	4b66      	ldr	r3, [pc, #408]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007a64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007a68:	f003 0302 	and.w	r3, r3, #2
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d0ef      	beq.n	8007a50 <HAL_RCC_OscConfig+0x5cc>
 8007a70:	e01b      	b.n	8007aaa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007a72:	4b62      	ldr	r3, [pc, #392]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007a74:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007a78:	4a60      	ldr	r2, [pc, #384]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007a7a:	f023 0301 	bic.w	r3, r3, #1
 8007a7e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a82:	f7fe fa2b 	bl	8005edc <HAL_GetTick>
 8007a86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007a88:	e008      	b.n	8007a9c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007a8a:	f7fe fa27 	bl	8005edc <HAL_GetTick>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	1ad3      	subs	r3, r2, r3
 8007a94:	2b02      	cmp	r3, #2
 8007a96:	d901      	bls.n	8007a9c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8007a98:	2303      	movs	r3, #3
 8007a9a:	e0ff      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007a9c:	4b57      	ldr	r3, [pc, #348]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007a9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007aa2:	f003 0302 	and.w	r3, r3, #2
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d1ef      	bne.n	8007a8a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	f000 80f3 	beq.w	8007c9a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ab8:	2b02      	cmp	r3, #2
 8007aba:	f040 80c9 	bne.w	8007c50 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007abe:	4b4f      	ldr	r3, [pc, #316]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ac4:	697b      	ldr	r3, [r7, #20]
 8007ac6:	f003 0203 	and.w	r2, r3, #3
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	d12c      	bne.n	8007b2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007adc:	3b01      	subs	r3, #1
 8007ade:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ae0:	429a      	cmp	r2, r3
 8007ae2:	d123      	bne.n	8007b2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007ae4:	697b      	ldr	r3, [r7, #20]
 8007ae6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007aee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d11b      	bne.n	8007b2c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007afe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d113      	bne.n	8007b2c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b0e:	085b      	lsrs	r3, r3, #1
 8007b10:	3b01      	subs	r3, #1
 8007b12:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007b14:	429a      	cmp	r2, r3
 8007b16:	d109      	bne.n	8007b2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b22:	085b      	lsrs	r3, r3, #1
 8007b24:	3b01      	subs	r3, #1
 8007b26:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d06b      	beq.n	8007c04 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007b2c:	69bb      	ldr	r3, [r7, #24]
 8007b2e:	2b0c      	cmp	r3, #12
 8007b30:	d062      	beq.n	8007bf8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007b32:	4b32      	ldr	r3, [pc, #200]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d001      	beq.n	8007b42 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	e0ac      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007b42:	4b2e      	ldr	r3, [pc, #184]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a2d      	ldr	r2, [pc, #180]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007b48:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007b4c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007b4e:	f7fe f9c5 	bl	8005edc <HAL_GetTick>
 8007b52:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b54:	e008      	b.n	8007b68 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b56:	f7fe f9c1 	bl	8005edc <HAL_GetTick>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	1ad3      	subs	r3, r2, r3
 8007b60:	2b02      	cmp	r3, #2
 8007b62:	d901      	bls.n	8007b68 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8007b64:	2303      	movs	r3, #3
 8007b66:	e099      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b68:	4b24      	ldr	r3, [pc, #144]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d1f0      	bne.n	8007b56 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007b74:	4b21      	ldr	r3, [pc, #132]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007b76:	68da      	ldr	r2, [r3, #12]
 8007b78:	4b21      	ldr	r3, [pc, #132]	@ (8007c00 <HAL_RCC_OscConfig+0x77c>)
 8007b7a:	4013      	ands	r3, r2
 8007b7c:	687a      	ldr	r2, [r7, #4]
 8007b7e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007b80:	687a      	ldr	r2, [r7, #4]
 8007b82:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007b84:	3a01      	subs	r2, #1
 8007b86:	0112      	lsls	r2, r2, #4
 8007b88:	4311      	orrs	r1, r2
 8007b8a:	687a      	ldr	r2, [r7, #4]
 8007b8c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007b8e:	0212      	lsls	r2, r2, #8
 8007b90:	4311      	orrs	r1, r2
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007b96:	0852      	lsrs	r2, r2, #1
 8007b98:	3a01      	subs	r2, #1
 8007b9a:	0552      	lsls	r2, r2, #21
 8007b9c:	4311      	orrs	r1, r2
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007ba2:	0852      	lsrs	r2, r2, #1
 8007ba4:	3a01      	subs	r2, #1
 8007ba6:	0652      	lsls	r2, r2, #25
 8007ba8:	4311      	orrs	r1, r2
 8007baa:	687a      	ldr	r2, [r7, #4]
 8007bac:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007bae:	06d2      	lsls	r2, r2, #27
 8007bb0:	430a      	orrs	r2, r1
 8007bb2:	4912      	ldr	r1, [pc, #72]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007bb8:	4b10      	ldr	r3, [pc, #64]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a0f      	ldr	r2, [pc, #60]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007bbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007bc2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007bc6:	68db      	ldr	r3, [r3, #12]
 8007bc8:	4a0c      	ldr	r2, [pc, #48]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007bca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007bce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007bd0:	f7fe f984 	bl	8005edc <HAL_GetTick>
 8007bd4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007bd6:	e008      	b.n	8007bea <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bd8:	f7fe f980 	bl	8005edc <HAL_GetTick>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	1ad3      	subs	r3, r2, r3
 8007be2:	2b02      	cmp	r3, #2
 8007be4:	d901      	bls.n	8007bea <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8007be6:	2303      	movs	r3, #3
 8007be8:	e058      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007bea:	4b04      	ldr	r3, [pc, #16]	@ (8007bfc <HAL_RCC_OscConfig+0x778>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d0f0      	beq.n	8007bd8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007bf6:	e050      	b.n	8007c9a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	e04f      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
 8007bfc:	40021000 	.word	0x40021000
 8007c00:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007c04:	4b27      	ldr	r3, [pc, #156]	@ (8007ca4 <HAL_RCC_OscConfig+0x820>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d144      	bne.n	8007c9a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007c10:	4b24      	ldr	r3, [pc, #144]	@ (8007ca4 <HAL_RCC_OscConfig+0x820>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a23      	ldr	r2, [pc, #140]	@ (8007ca4 <HAL_RCC_OscConfig+0x820>)
 8007c16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007c1a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007c1c:	4b21      	ldr	r3, [pc, #132]	@ (8007ca4 <HAL_RCC_OscConfig+0x820>)
 8007c1e:	68db      	ldr	r3, [r3, #12]
 8007c20:	4a20      	ldr	r2, [pc, #128]	@ (8007ca4 <HAL_RCC_OscConfig+0x820>)
 8007c22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007c26:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007c28:	f7fe f958 	bl	8005edc <HAL_GetTick>
 8007c2c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007c2e:	e008      	b.n	8007c42 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c30:	f7fe f954 	bl	8005edc <HAL_GetTick>
 8007c34:	4602      	mov	r2, r0
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	1ad3      	subs	r3, r2, r3
 8007c3a:	2b02      	cmp	r3, #2
 8007c3c:	d901      	bls.n	8007c42 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8007c3e:	2303      	movs	r3, #3
 8007c40:	e02c      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007c42:	4b18      	ldr	r3, [pc, #96]	@ (8007ca4 <HAL_RCC_OscConfig+0x820>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d0f0      	beq.n	8007c30 <HAL_RCC_OscConfig+0x7ac>
 8007c4e:	e024      	b.n	8007c9a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007c50:	69bb      	ldr	r3, [r7, #24]
 8007c52:	2b0c      	cmp	r3, #12
 8007c54:	d01f      	beq.n	8007c96 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c56:	4b13      	ldr	r3, [pc, #76]	@ (8007ca4 <HAL_RCC_OscConfig+0x820>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a12      	ldr	r2, [pc, #72]	@ (8007ca4 <HAL_RCC_OscConfig+0x820>)
 8007c5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c62:	f7fe f93b 	bl	8005edc <HAL_GetTick>
 8007c66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c68:	e008      	b.n	8007c7c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c6a:	f7fe f937 	bl	8005edc <HAL_GetTick>
 8007c6e:	4602      	mov	r2, r0
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	1ad3      	subs	r3, r2, r3
 8007c74:	2b02      	cmp	r3, #2
 8007c76:	d901      	bls.n	8007c7c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8007c78:	2303      	movs	r3, #3
 8007c7a:	e00f      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c7c:	4b09      	ldr	r3, [pc, #36]	@ (8007ca4 <HAL_RCC_OscConfig+0x820>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d1f0      	bne.n	8007c6a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8007c88:	4b06      	ldr	r3, [pc, #24]	@ (8007ca4 <HAL_RCC_OscConfig+0x820>)
 8007c8a:	68da      	ldr	r2, [r3, #12]
 8007c8c:	4905      	ldr	r1, [pc, #20]	@ (8007ca4 <HAL_RCC_OscConfig+0x820>)
 8007c8e:	4b06      	ldr	r3, [pc, #24]	@ (8007ca8 <HAL_RCC_OscConfig+0x824>)
 8007c90:	4013      	ands	r3, r2
 8007c92:	60cb      	str	r3, [r1, #12]
 8007c94:	e001      	b.n	8007c9a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007c96:	2301      	movs	r3, #1
 8007c98:	e000      	b.n	8007c9c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8007c9a:	2300      	movs	r3, #0
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3720      	adds	r7, #32
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}
 8007ca4:	40021000 	.word	0x40021000
 8007ca8:	feeefffc 	.word	0xfeeefffc

08007cac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b084      	sub	sp, #16
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
 8007cb4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d101      	bne.n	8007cc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	e0e7      	b.n	8007e90 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007cc0:	4b75      	ldr	r3, [pc, #468]	@ (8007e98 <HAL_RCC_ClockConfig+0x1ec>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f003 0307 	and.w	r3, r3, #7
 8007cc8:	683a      	ldr	r2, [r7, #0]
 8007cca:	429a      	cmp	r2, r3
 8007ccc:	d910      	bls.n	8007cf0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cce:	4b72      	ldr	r3, [pc, #456]	@ (8007e98 <HAL_RCC_ClockConfig+0x1ec>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f023 0207 	bic.w	r2, r3, #7
 8007cd6:	4970      	ldr	r1, [pc, #448]	@ (8007e98 <HAL_RCC_ClockConfig+0x1ec>)
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cde:	4b6e      	ldr	r3, [pc, #440]	@ (8007e98 <HAL_RCC_ClockConfig+0x1ec>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f003 0307 	and.w	r3, r3, #7
 8007ce6:	683a      	ldr	r2, [r7, #0]
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d001      	beq.n	8007cf0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007cec:	2301      	movs	r3, #1
 8007cee:	e0cf      	b.n	8007e90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f003 0302 	and.w	r3, r3, #2
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d010      	beq.n	8007d1e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	689a      	ldr	r2, [r3, #8]
 8007d00:	4b66      	ldr	r3, [pc, #408]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	d908      	bls.n	8007d1e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007d0c:	4b63      	ldr	r3, [pc, #396]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	4960      	ldr	r1, [pc, #384]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f003 0301 	and.w	r3, r3, #1
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d04c      	beq.n	8007dc4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	2b03      	cmp	r3, #3
 8007d30:	d107      	bne.n	8007d42 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d32:	4b5a      	ldr	r3, [pc, #360]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d121      	bne.n	8007d82 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e0a6      	b.n	8007e90 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	2b02      	cmp	r3, #2
 8007d48:	d107      	bne.n	8007d5a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007d4a:	4b54      	ldr	r3, [pc, #336]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d115      	bne.n	8007d82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	e09a      	b.n	8007e90 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d107      	bne.n	8007d72 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007d62:	4b4e      	ldr	r3, [pc, #312]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f003 0302 	and.w	r3, r3, #2
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d109      	bne.n	8007d82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	e08e      	b.n	8007e90 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d72:	4b4a      	ldr	r3, [pc, #296]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d101      	bne.n	8007d82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	e086      	b.n	8007e90 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007d82:	4b46      	ldr	r3, [pc, #280]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f023 0203 	bic.w	r2, r3, #3
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	4943      	ldr	r1, [pc, #268]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007d90:	4313      	orrs	r3, r2
 8007d92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d94:	f7fe f8a2 	bl	8005edc <HAL_GetTick>
 8007d98:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d9a:	e00a      	b.n	8007db2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d9c:	f7fe f89e 	bl	8005edc <HAL_GetTick>
 8007da0:	4602      	mov	r2, r0
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	1ad3      	subs	r3, r2, r3
 8007da6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d901      	bls.n	8007db2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007dae:	2303      	movs	r3, #3
 8007db0:	e06e      	b.n	8007e90 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007db2:	4b3a      	ldr	r3, [pc, #232]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	f003 020c 	and.w	r2, r3, #12
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	009b      	lsls	r3, r3, #2
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d1eb      	bne.n	8007d9c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f003 0302 	and.w	r3, r3, #2
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d010      	beq.n	8007df2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	689a      	ldr	r2, [r3, #8]
 8007dd4:	4b31      	ldr	r3, [pc, #196]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	d208      	bcs.n	8007df2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007de0:	4b2e      	ldr	r3, [pc, #184]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	492b      	ldr	r1, [pc, #172]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007dee:	4313      	orrs	r3, r2
 8007df0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007df2:	4b29      	ldr	r3, [pc, #164]	@ (8007e98 <HAL_RCC_ClockConfig+0x1ec>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f003 0307 	and.w	r3, r3, #7
 8007dfa:	683a      	ldr	r2, [r7, #0]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d210      	bcs.n	8007e22 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e00:	4b25      	ldr	r3, [pc, #148]	@ (8007e98 <HAL_RCC_ClockConfig+0x1ec>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f023 0207 	bic.w	r2, r3, #7
 8007e08:	4923      	ldr	r1, [pc, #140]	@ (8007e98 <HAL_RCC_ClockConfig+0x1ec>)
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e10:	4b21      	ldr	r3, [pc, #132]	@ (8007e98 <HAL_RCC_ClockConfig+0x1ec>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f003 0307 	and.w	r3, r3, #7
 8007e18:	683a      	ldr	r2, [r7, #0]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d001      	beq.n	8007e22 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e036      	b.n	8007e90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f003 0304 	and.w	r3, r3, #4
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d008      	beq.n	8007e40 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007e2e:	4b1b      	ldr	r3, [pc, #108]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007e30:	689b      	ldr	r3, [r3, #8]
 8007e32:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	4918      	ldr	r1, [pc, #96]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f003 0308 	and.w	r3, r3, #8
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d009      	beq.n	8007e60 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007e4c:	4b13      	ldr	r3, [pc, #76]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	691b      	ldr	r3, [r3, #16]
 8007e58:	00db      	lsls	r3, r3, #3
 8007e5a:	4910      	ldr	r1, [pc, #64]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007e60:	f000 f824 	bl	8007eac <HAL_RCC_GetSysClockFreq>
 8007e64:	4602      	mov	r2, r0
 8007e66:	4b0d      	ldr	r3, [pc, #52]	@ (8007e9c <HAL_RCC_ClockConfig+0x1f0>)
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	091b      	lsrs	r3, r3, #4
 8007e6c:	f003 030f 	and.w	r3, r3, #15
 8007e70:	490b      	ldr	r1, [pc, #44]	@ (8007ea0 <HAL_RCC_ClockConfig+0x1f4>)
 8007e72:	5ccb      	ldrb	r3, [r1, r3]
 8007e74:	f003 031f 	and.w	r3, r3, #31
 8007e78:	fa22 f303 	lsr.w	r3, r2, r3
 8007e7c:	4a09      	ldr	r2, [pc, #36]	@ (8007ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8007e7e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007e80:	4b09      	ldr	r3, [pc, #36]	@ (8007ea8 <HAL_RCC_ClockConfig+0x1fc>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4618      	mov	r0, r3
 8007e86:	f7fd ffd9 	bl	8005e3c <HAL_InitTick>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	72fb      	strb	r3, [r7, #11]

  return status;
 8007e8e:	7afb      	ldrb	r3, [r7, #11]
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3710      	adds	r7, #16
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}
 8007e98:	40022000 	.word	0x40022000
 8007e9c:	40021000 	.word	0x40021000
 8007ea0:	0800f378 	.word	0x0800f378
 8007ea4:	2000000c 	.word	0x2000000c
 8007ea8:	20000010 	.word	0x20000010

08007eac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b089      	sub	sp, #36	@ 0x24
 8007eb0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	61fb      	str	r3, [r7, #28]
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007eba:	4b3e      	ldr	r3, [pc, #248]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	f003 030c 	and.w	r3, r3, #12
 8007ec2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007ec4:	4b3b      	ldr	r3, [pc, #236]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	f003 0303 	and.w	r3, r3, #3
 8007ecc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d005      	beq.n	8007ee0 <HAL_RCC_GetSysClockFreq+0x34>
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	2b0c      	cmp	r3, #12
 8007ed8:	d121      	bne.n	8007f1e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2b01      	cmp	r3, #1
 8007ede:	d11e      	bne.n	8007f1e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007ee0:	4b34      	ldr	r3, [pc, #208]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f003 0308 	and.w	r3, r3, #8
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d107      	bne.n	8007efc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007eec:	4b31      	ldr	r3, [pc, #196]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007eee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ef2:	0a1b      	lsrs	r3, r3, #8
 8007ef4:	f003 030f 	and.w	r3, r3, #15
 8007ef8:	61fb      	str	r3, [r7, #28]
 8007efa:	e005      	b.n	8007f08 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007efc:	4b2d      	ldr	r3, [pc, #180]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	091b      	lsrs	r3, r3, #4
 8007f02:	f003 030f 	and.w	r3, r3, #15
 8007f06:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007f08:	4a2b      	ldr	r2, [pc, #172]	@ (8007fb8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007f0a:	69fb      	ldr	r3, [r7, #28]
 8007f0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f10:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d10d      	bne.n	8007f34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007f18:	69fb      	ldr	r3, [r7, #28]
 8007f1a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007f1c:	e00a      	b.n	8007f34 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007f1e:	693b      	ldr	r3, [r7, #16]
 8007f20:	2b04      	cmp	r3, #4
 8007f22:	d102      	bne.n	8007f2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007f24:	4b25      	ldr	r3, [pc, #148]	@ (8007fbc <HAL_RCC_GetSysClockFreq+0x110>)
 8007f26:	61bb      	str	r3, [r7, #24]
 8007f28:	e004      	b.n	8007f34 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007f2a:	693b      	ldr	r3, [r7, #16]
 8007f2c:	2b08      	cmp	r3, #8
 8007f2e:	d101      	bne.n	8007f34 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007f30:	4b23      	ldr	r3, [pc, #140]	@ (8007fc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8007f32:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	2b0c      	cmp	r3, #12
 8007f38:	d134      	bne.n	8007fa4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007f3c:	68db      	ldr	r3, [r3, #12]
 8007f3e:	f003 0303 	and.w	r3, r3, #3
 8007f42:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	2b02      	cmp	r3, #2
 8007f48:	d003      	beq.n	8007f52 <HAL_RCC_GetSysClockFreq+0xa6>
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	2b03      	cmp	r3, #3
 8007f4e:	d003      	beq.n	8007f58 <HAL_RCC_GetSysClockFreq+0xac>
 8007f50:	e005      	b.n	8007f5e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007f52:	4b1a      	ldr	r3, [pc, #104]	@ (8007fbc <HAL_RCC_GetSysClockFreq+0x110>)
 8007f54:	617b      	str	r3, [r7, #20]
      break;
 8007f56:	e005      	b.n	8007f64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007f58:	4b19      	ldr	r3, [pc, #100]	@ (8007fc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8007f5a:	617b      	str	r3, [r7, #20]
      break;
 8007f5c:	e002      	b.n	8007f64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	617b      	str	r3, [r7, #20]
      break;
 8007f62:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007f64:	4b13      	ldr	r3, [pc, #76]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007f66:	68db      	ldr	r3, [r3, #12]
 8007f68:	091b      	lsrs	r3, r3, #4
 8007f6a:	f003 0307 	and.w	r3, r3, #7
 8007f6e:	3301      	adds	r3, #1
 8007f70:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007f72:	4b10      	ldr	r3, [pc, #64]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007f74:	68db      	ldr	r3, [r3, #12]
 8007f76:	0a1b      	lsrs	r3, r3, #8
 8007f78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f7c:	697a      	ldr	r2, [r7, #20]
 8007f7e:	fb03 f202 	mul.w	r2, r3, r2
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f88:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007f8c:	68db      	ldr	r3, [r3, #12]
 8007f8e:	0e5b      	lsrs	r3, r3, #25
 8007f90:	f003 0303 	and.w	r3, r3, #3
 8007f94:	3301      	adds	r3, #1
 8007f96:	005b      	lsls	r3, r3, #1
 8007f98:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007f9a:	697a      	ldr	r2, [r7, #20]
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fa2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007fa4:	69bb      	ldr	r3, [r7, #24]
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3724      	adds	r7, #36	@ 0x24
 8007faa:	46bd      	mov	sp, r7
 8007fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb0:	4770      	bx	lr
 8007fb2:	bf00      	nop
 8007fb4:	40021000 	.word	0x40021000
 8007fb8:	0800f390 	.word	0x0800f390
 8007fbc:	00f42400 	.word	0x00f42400
 8007fc0:	007a1200 	.word	0x007a1200

08007fc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007fc8:	4b03      	ldr	r3, [pc, #12]	@ (8007fd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8007fca:	681b      	ldr	r3, [r3, #0]
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr
 8007fd6:	bf00      	nop
 8007fd8:	2000000c 	.word	0x2000000c

08007fdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007fe0:	f7ff fff0 	bl	8007fc4 <HAL_RCC_GetHCLKFreq>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	4b06      	ldr	r3, [pc, #24]	@ (8008000 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	0a1b      	lsrs	r3, r3, #8
 8007fec:	f003 0307 	and.w	r3, r3, #7
 8007ff0:	4904      	ldr	r1, [pc, #16]	@ (8008004 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007ff2:	5ccb      	ldrb	r3, [r1, r3]
 8007ff4:	f003 031f 	and.w	r3, r3, #31
 8007ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	bd80      	pop	{r7, pc}
 8008000:	40021000 	.word	0x40021000
 8008004:	0800f388 	.word	0x0800f388

08008008 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800800c:	f7ff ffda 	bl	8007fc4 <HAL_RCC_GetHCLKFreq>
 8008010:	4602      	mov	r2, r0
 8008012:	4b06      	ldr	r3, [pc, #24]	@ (800802c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	0adb      	lsrs	r3, r3, #11
 8008018:	f003 0307 	and.w	r3, r3, #7
 800801c:	4904      	ldr	r1, [pc, #16]	@ (8008030 <HAL_RCC_GetPCLK2Freq+0x28>)
 800801e:	5ccb      	ldrb	r3, [r1, r3]
 8008020:	f003 031f 	and.w	r3, r3, #31
 8008024:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008028:	4618      	mov	r0, r3
 800802a:	bd80      	pop	{r7, pc}
 800802c:	40021000 	.word	0x40021000
 8008030:	0800f388 	.word	0x0800f388

08008034 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b086      	sub	sp, #24
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800803c:	2300      	movs	r3, #0
 800803e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008040:	4b2a      	ldr	r3, [pc, #168]	@ (80080ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008044:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008048:	2b00      	cmp	r3, #0
 800804a:	d003      	beq.n	8008054 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800804c:	f7ff f98a 	bl	8007364 <HAL_PWREx_GetVoltageRange>
 8008050:	6178      	str	r0, [r7, #20]
 8008052:	e014      	b.n	800807e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008054:	4b25      	ldr	r3, [pc, #148]	@ (80080ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008058:	4a24      	ldr	r2, [pc, #144]	@ (80080ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800805a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800805e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008060:	4b22      	ldr	r3, [pc, #136]	@ (80080ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008068:	60fb      	str	r3, [r7, #12]
 800806a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800806c:	f7ff f97a 	bl	8007364 <HAL_PWREx_GetVoltageRange>
 8008070:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008072:	4b1e      	ldr	r3, [pc, #120]	@ (80080ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008076:	4a1d      	ldr	r2, [pc, #116]	@ (80080ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008078:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800807c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008084:	d10b      	bne.n	800809e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2b80      	cmp	r3, #128	@ 0x80
 800808a:	d919      	bls.n	80080c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2ba0      	cmp	r3, #160	@ 0xa0
 8008090:	d902      	bls.n	8008098 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008092:	2302      	movs	r3, #2
 8008094:	613b      	str	r3, [r7, #16]
 8008096:	e013      	b.n	80080c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008098:	2301      	movs	r3, #1
 800809a:	613b      	str	r3, [r7, #16]
 800809c:	e010      	b.n	80080c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2b80      	cmp	r3, #128	@ 0x80
 80080a2:	d902      	bls.n	80080aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80080a4:	2303      	movs	r3, #3
 80080a6:	613b      	str	r3, [r7, #16]
 80080a8:	e00a      	b.n	80080c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2b80      	cmp	r3, #128	@ 0x80
 80080ae:	d102      	bne.n	80080b6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80080b0:	2302      	movs	r3, #2
 80080b2:	613b      	str	r3, [r7, #16]
 80080b4:	e004      	b.n	80080c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2b70      	cmp	r3, #112	@ 0x70
 80080ba:	d101      	bne.n	80080c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80080bc:	2301      	movs	r3, #1
 80080be:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80080c0:	4b0b      	ldr	r3, [pc, #44]	@ (80080f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f023 0207 	bic.w	r2, r3, #7
 80080c8:	4909      	ldr	r1, [pc, #36]	@ (80080f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	4313      	orrs	r3, r2
 80080ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80080d0:	4b07      	ldr	r3, [pc, #28]	@ (80080f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f003 0307 	and.w	r3, r3, #7
 80080d8:	693a      	ldr	r2, [r7, #16]
 80080da:	429a      	cmp	r2, r3
 80080dc:	d001      	beq.n	80080e2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	e000      	b.n	80080e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80080e2:	2300      	movs	r3, #0
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3718      	adds	r7, #24
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}
 80080ec:	40021000 	.word	0x40021000
 80080f0:	40022000 	.word	0x40022000

080080f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b086      	sub	sp, #24
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80080fc:	2300      	movs	r3, #0
 80080fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008100:	2300      	movs	r3, #0
 8008102:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800810c:	2b00      	cmp	r3, #0
 800810e:	d031      	beq.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008114:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008118:	d01a      	beq.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800811a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800811e:	d814      	bhi.n	800814a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008120:	2b00      	cmp	r3, #0
 8008122:	d009      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8008124:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008128:	d10f      	bne.n	800814a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800812a:	4b5d      	ldr	r3, [pc, #372]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800812c:	68db      	ldr	r3, [r3, #12]
 800812e:	4a5c      	ldr	r2, [pc, #368]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008134:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008136:	e00c      	b.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	3304      	adds	r3, #4
 800813c:	2100      	movs	r1, #0
 800813e:	4618      	mov	r0, r3
 8008140:	f000 f9de 	bl	8008500 <RCCEx_PLLSAI1_Config>
 8008144:	4603      	mov	r3, r0
 8008146:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008148:	e003      	b.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800814a:	2301      	movs	r3, #1
 800814c:	74fb      	strb	r3, [r7, #19]
      break;
 800814e:	e000      	b.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8008150:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008152:	7cfb      	ldrb	r3, [r7, #19]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d10b      	bne.n	8008170 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008158:	4b51      	ldr	r3, [pc, #324]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800815a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800815e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008166:	494e      	ldr	r1, [pc, #312]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008168:	4313      	orrs	r3, r2
 800816a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800816e:	e001      	b.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008170:	7cfb      	ldrb	r3, [r7, #19]
 8008172:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800817c:	2b00      	cmp	r3, #0
 800817e:	f000 809e 	beq.w	80082be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008182:	2300      	movs	r3, #0
 8008184:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008186:	4b46      	ldr	r3, [pc, #280]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800818a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800818e:	2b00      	cmp	r3, #0
 8008190:	d101      	bne.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8008192:	2301      	movs	r3, #1
 8008194:	e000      	b.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8008196:	2300      	movs	r3, #0
 8008198:	2b00      	cmp	r3, #0
 800819a:	d00d      	beq.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800819c:	4b40      	ldr	r3, [pc, #256]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800819e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081a0:	4a3f      	ldr	r2, [pc, #252]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80081a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80081a8:	4b3d      	ldr	r3, [pc, #244]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80081aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081b0:	60bb      	str	r3, [r7, #8]
 80081b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80081b4:	2301      	movs	r3, #1
 80081b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80081b8:	4b3a      	ldr	r3, [pc, #232]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a39      	ldr	r2, [pc, #228]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80081be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80081c4:	f7fd fe8a 	bl	8005edc <HAL_GetTick>
 80081c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80081ca:	e009      	b.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80081cc:	f7fd fe86 	bl	8005edc <HAL_GetTick>
 80081d0:	4602      	mov	r2, r0
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	1ad3      	subs	r3, r2, r3
 80081d6:	2b02      	cmp	r3, #2
 80081d8:	d902      	bls.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80081da:	2303      	movs	r3, #3
 80081dc:	74fb      	strb	r3, [r7, #19]
        break;
 80081de:	e005      	b.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80081e0:	4b30      	ldr	r3, [pc, #192]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d0ef      	beq.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80081ec:	7cfb      	ldrb	r3, [r7, #19]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d15a      	bne.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80081f2:	4b2b      	ldr	r3, [pc, #172]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80081f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d01e      	beq.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008208:	697a      	ldr	r2, [r7, #20]
 800820a:	429a      	cmp	r2, r3
 800820c:	d019      	beq.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800820e:	4b24      	ldr	r3, [pc, #144]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008210:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008214:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008218:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800821a:	4b21      	ldr	r3, [pc, #132]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800821c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008220:	4a1f      	ldr	r2, [pc, #124]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008222:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008226:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800822a:	4b1d      	ldr	r3, [pc, #116]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800822c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008230:	4a1b      	ldr	r2, [pc, #108]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008232:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008236:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800823a:	4a19      	ldr	r2, [pc, #100]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	f003 0301 	and.w	r3, r3, #1
 8008248:	2b00      	cmp	r3, #0
 800824a:	d016      	beq.n	800827a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800824c:	f7fd fe46 	bl	8005edc <HAL_GetTick>
 8008250:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008252:	e00b      	b.n	800826c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008254:	f7fd fe42 	bl	8005edc <HAL_GetTick>
 8008258:	4602      	mov	r2, r0
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	1ad3      	subs	r3, r2, r3
 800825e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008262:	4293      	cmp	r3, r2
 8008264:	d902      	bls.n	800826c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8008266:	2303      	movs	r3, #3
 8008268:	74fb      	strb	r3, [r7, #19]
            break;
 800826a:	e006      	b.n	800827a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800826c:	4b0c      	ldr	r3, [pc, #48]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800826e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008272:	f003 0302 	and.w	r3, r3, #2
 8008276:	2b00      	cmp	r3, #0
 8008278:	d0ec      	beq.n	8008254 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800827a:	7cfb      	ldrb	r3, [r7, #19]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d10b      	bne.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008280:	4b07      	ldr	r3, [pc, #28]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008286:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800828e:	4904      	ldr	r1, [pc, #16]	@ (80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008290:	4313      	orrs	r3, r2
 8008292:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008296:	e009      	b.n	80082ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008298:	7cfb      	ldrb	r3, [r7, #19]
 800829a:	74bb      	strb	r3, [r7, #18]
 800829c:	e006      	b.n	80082ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800829e:	bf00      	nop
 80082a0:	40021000 	.word	0x40021000
 80082a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082a8:	7cfb      	ldrb	r3, [r7, #19]
 80082aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80082ac:	7c7b      	ldrb	r3, [r7, #17]
 80082ae:	2b01      	cmp	r3, #1
 80082b0:	d105      	bne.n	80082be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80082b2:	4b8a      	ldr	r3, [pc, #552]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80082b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082b6:	4a89      	ldr	r2, [pc, #548]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80082b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80082bc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f003 0301 	and.w	r3, r3, #1
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d00a      	beq.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80082ca:	4b84      	ldr	r3, [pc, #528]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80082cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082d0:	f023 0203 	bic.w	r2, r3, #3
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6a1b      	ldr	r3, [r3, #32]
 80082d8:	4980      	ldr	r1, [pc, #512]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80082da:	4313      	orrs	r3, r2
 80082dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f003 0302 	and.w	r3, r3, #2
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d00a      	beq.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80082ec:	4b7b      	ldr	r3, [pc, #492]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80082ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082f2:	f023 020c 	bic.w	r2, r3, #12
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082fa:	4978      	ldr	r1, [pc, #480]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80082fc:	4313      	orrs	r3, r2
 80082fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f003 0320 	and.w	r3, r3, #32
 800830a:	2b00      	cmp	r3, #0
 800830c:	d00a      	beq.n	8008324 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800830e:	4b73      	ldr	r3, [pc, #460]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008314:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800831c:	496f      	ldr	r1, [pc, #444]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800831e:	4313      	orrs	r3, r2
 8008320:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00a      	beq.n	8008346 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008330:	4b6a      	ldr	r3, [pc, #424]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008336:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800833e:	4967      	ldr	r1, [pc, #412]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008340:	4313      	orrs	r3, r2
 8008342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800834e:	2b00      	cmp	r3, #0
 8008350:	d00a      	beq.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008352:	4b62      	ldr	r3, [pc, #392]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008358:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008360:	495e      	ldr	r1, [pc, #376]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008362:	4313      	orrs	r3, r2
 8008364:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008370:	2b00      	cmp	r3, #0
 8008372:	d00a      	beq.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008374:	4b59      	ldr	r3, [pc, #356]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800837a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008382:	4956      	ldr	r1, [pc, #344]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008384:	4313      	orrs	r3, r2
 8008386:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008392:	2b00      	cmp	r3, #0
 8008394:	d00a      	beq.n	80083ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008396:	4b51      	ldr	r3, [pc, #324]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008398:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800839c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083a4:	494d      	ldr	r1, [pc, #308]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80083a6:	4313      	orrs	r3, r2
 80083a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d028      	beq.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80083b8:	4b48      	ldr	r3, [pc, #288]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80083ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083c6:	4945      	ldr	r1, [pc, #276]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80083c8:	4313      	orrs	r3, r2
 80083ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083d6:	d106      	bne.n	80083e6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80083d8:	4b40      	ldr	r3, [pc, #256]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	4a3f      	ldr	r2, [pc, #252]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80083de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80083e2:	60d3      	str	r3, [r2, #12]
 80083e4:	e011      	b.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083ee:	d10c      	bne.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	3304      	adds	r3, #4
 80083f4:	2101      	movs	r1, #1
 80083f6:	4618      	mov	r0, r3
 80083f8:	f000 f882 	bl	8008500 <RCCEx_PLLSAI1_Config>
 80083fc:	4603      	mov	r3, r0
 80083fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008400:	7cfb      	ldrb	r3, [r7, #19]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d001      	beq.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8008406:	7cfb      	ldrb	r3, [r7, #19]
 8008408:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008412:	2b00      	cmp	r3, #0
 8008414:	d028      	beq.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008416:	4b31      	ldr	r3, [pc, #196]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800841c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008424:	492d      	ldr	r1, [pc, #180]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008426:	4313      	orrs	r3, r2
 8008428:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008430:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008434:	d106      	bne.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008436:	4b29      	ldr	r3, [pc, #164]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008438:	68db      	ldr	r3, [r3, #12]
 800843a:	4a28      	ldr	r2, [pc, #160]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800843c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008440:	60d3      	str	r3, [r2, #12]
 8008442:	e011      	b.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008448:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800844c:	d10c      	bne.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	3304      	adds	r3, #4
 8008452:	2101      	movs	r1, #1
 8008454:	4618      	mov	r0, r3
 8008456:	f000 f853 	bl	8008500 <RCCEx_PLLSAI1_Config>
 800845a:	4603      	mov	r3, r0
 800845c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800845e:	7cfb      	ldrb	r3, [r7, #19]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d001      	beq.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8008464:	7cfb      	ldrb	r3, [r7, #19]
 8008466:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008470:	2b00      	cmp	r3, #0
 8008472:	d01c      	beq.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008474:	4b19      	ldr	r3, [pc, #100]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800847a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008482:	4916      	ldr	r1, [pc, #88]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008484:	4313      	orrs	r3, r2
 8008486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800848e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008492:	d10c      	bne.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	3304      	adds	r3, #4
 8008498:	2102      	movs	r1, #2
 800849a:	4618      	mov	r0, r3
 800849c:	f000 f830 	bl	8008500 <RCCEx_PLLSAI1_Config>
 80084a0:	4603      	mov	r3, r0
 80084a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80084a4:	7cfb      	ldrb	r3, [r7, #19]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d001      	beq.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80084aa:	7cfb      	ldrb	r3, [r7, #19]
 80084ac:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d00a      	beq.n	80084d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80084ba:	4b08      	ldr	r3, [pc, #32]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80084bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084c0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084c8:	4904      	ldr	r1, [pc, #16]	@ (80084dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80084ca:	4313      	orrs	r3, r2
 80084cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80084d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3718      	adds	r7, #24
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	40021000 	.word	0x40021000

080084e0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80084e0:	b480      	push	{r7}
 80084e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80084e4:	4b05      	ldr	r3, [pc, #20]	@ (80084fc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a04      	ldr	r2, [pc, #16]	@ (80084fc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80084ea:	f043 0304 	orr.w	r3, r3, #4
 80084ee:	6013      	str	r3, [r2, #0]
}
 80084f0:	bf00      	nop
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	40021000 	.word	0x40021000

08008500 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b084      	sub	sp, #16
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800850a:	2300      	movs	r3, #0
 800850c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800850e:	4b74      	ldr	r3, [pc, #464]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008510:	68db      	ldr	r3, [r3, #12]
 8008512:	f003 0303 	and.w	r3, r3, #3
 8008516:	2b00      	cmp	r3, #0
 8008518:	d018      	beq.n	800854c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800851a:	4b71      	ldr	r3, [pc, #452]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800851c:	68db      	ldr	r3, [r3, #12]
 800851e:	f003 0203 	and.w	r2, r3, #3
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	429a      	cmp	r2, r3
 8008528:	d10d      	bne.n	8008546 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
       ||
 800852e:	2b00      	cmp	r3, #0
 8008530:	d009      	beq.n	8008546 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008532:	4b6b      	ldr	r3, [pc, #428]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008534:	68db      	ldr	r3, [r3, #12]
 8008536:	091b      	lsrs	r3, r3, #4
 8008538:	f003 0307 	and.w	r3, r3, #7
 800853c:	1c5a      	adds	r2, r3, #1
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	685b      	ldr	r3, [r3, #4]
       ||
 8008542:	429a      	cmp	r2, r3
 8008544:	d047      	beq.n	80085d6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008546:	2301      	movs	r3, #1
 8008548:	73fb      	strb	r3, [r7, #15]
 800854a:	e044      	b.n	80085d6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	2b03      	cmp	r3, #3
 8008552:	d018      	beq.n	8008586 <RCCEx_PLLSAI1_Config+0x86>
 8008554:	2b03      	cmp	r3, #3
 8008556:	d825      	bhi.n	80085a4 <RCCEx_PLLSAI1_Config+0xa4>
 8008558:	2b01      	cmp	r3, #1
 800855a:	d002      	beq.n	8008562 <RCCEx_PLLSAI1_Config+0x62>
 800855c:	2b02      	cmp	r3, #2
 800855e:	d009      	beq.n	8008574 <RCCEx_PLLSAI1_Config+0x74>
 8008560:	e020      	b.n	80085a4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008562:	4b5f      	ldr	r3, [pc, #380]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 0302 	and.w	r3, r3, #2
 800856a:	2b00      	cmp	r3, #0
 800856c:	d11d      	bne.n	80085aa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008572:	e01a      	b.n	80085aa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008574:	4b5a      	ldr	r3, [pc, #360]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800857c:	2b00      	cmp	r3, #0
 800857e:	d116      	bne.n	80085ae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8008580:	2301      	movs	r3, #1
 8008582:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008584:	e013      	b.n	80085ae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008586:	4b56      	ldr	r3, [pc, #344]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800858e:	2b00      	cmp	r3, #0
 8008590:	d10f      	bne.n	80085b2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008592:	4b53      	ldr	r3, [pc, #332]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800859a:	2b00      	cmp	r3, #0
 800859c:	d109      	bne.n	80085b2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80085a2:	e006      	b.n	80085b2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80085a4:	2301      	movs	r3, #1
 80085a6:	73fb      	strb	r3, [r7, #15]
      break;
 80085a8:	e004      	b.n	80085b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80085aa:	bf00      	nop
 80085ac:	e002      	b.n	80085b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80085ae:	bf00      	nop
 80085b0:	e000      	b.n	80085b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80085b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80085b4:	7bfb      	ldrb	r3, [r7, #15]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d10d      	bne.n	80085d6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80085ba:	4b49      	ldr	r3, [pc, #292]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80085bc:	68db      	ldr	r3, [r3, #12]
 80085be:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6819      	ldr	r1, [r3, #0]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	3b01      	subs	r3, #1
 80085cc:	011b      	lsls	r3, r3, #4
 80085ce:	430b      	orrs	r3, r1
 80085d0:	4943      	ldr	r1, [pc, #268]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80085d2:	4313      	orrs	r3, r2
 80085d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80085d6:	7bfb      	ldrb	r3, [r7, #15]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d17c      	bne.n	80086d6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80085dc:	4b40      	ldr	r3, [pc, #256]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a3f      	ldr	r2, [pc, #252]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80085e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80085e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085e8:	f7fd fc78 	bl	8005edc <HAL_GetTick>
 80085ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80085ee:	e009      	b.n	8008604 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80085f0:	f7fd fc74 	bl	8005edc <HAL_GetTick>
 80085f4:	4602      	mov	r2, r0
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	1ad3      	subs	r3, r2, r3
 80085fa:	2b02      	cmp	r3, #2
 80085fc:	d902      	bls.n	8008604 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80085fe:	2303      	movs	r3, #3
 8008600:	73fb      	strb	r3, [r7, #15]
        break;
 8008602:	e005      	b.n	8008610 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008604:	4b36      	ldr	r3, [pc, #216]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800860c:	2b00      	cmp	r3, #0
 800860e:	d1ef      	bne.n	80085f0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008610:	7bfb      	ldrb	r3, [r7, #15]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d15f      	bne.n	80086d6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d110      	bne.n	800863e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800861c:	4b30      	ldr	r3, [pc, #192]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800861e:	691b      	ldr	r3, [r3, #16]
 8008620:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8008624:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008628:	687a      	ldr	r2, [r7, #4]
 800862a:	6892      	ldr	r2, [r2, #8]
 800862c:	0211      	lsls	r1, r2, #8
 800862e:	687a      	ldr	r2, [r7, #4]
 8008630:	68d2      	ldr	r2, [r2, #12]
 8008632:	06d2      	lsls	r2, r2, #27
 8008634:	430a      	orrs	r2, r1
 8008636:	492a      	ldr	r1, [pc, #168]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008638:	4313      	orrs	r3, r2
 800863a:	610b      	str	r3, [r1, #16]
 800863c:	e027      	b.n	800868e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	2b01      	cmp	r3, #1
 8008642:	d112      	bne.n	800866a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008644:	4b26      	ldr	r3, [pc, #152]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008646:	691b      	ldr	r3, [r3, #16]
 8008648:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800864c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008650:	687a      	ldr	r2, [r7, #4]
 8008652:	6892      	ldr	r2, [r2, #8]
 8008654:	0211      	lsls	r1, r2, #8
 8008656:	687a      	ldr	r2, [r7, #4]
 8008658:	6912      	ldr	r2, [r2, #16]
 800865a:	0852      	lsrs	r2, r2, #1
 800865c:	3a01      	subs	r2, #1
 800865e:	0552      	lsls	r2, r2, #21
 8008660:	430a      	orrs	r2, r1
 8008662:	491f      	ldr	r1, [pc, #124]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008664:	4313      	orrs	r3, r2
 8008666:	610b      	str	r3, [r1, #16]
 8008668:	e011      	b.n	800868e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800866a:	4b1d      	ldr	r3, [pc, #116]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800866c:	691b      	ldr	r3, [r3, #16]
 800866e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8008672:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008676:	687a      	ldr	r2, [r7, #4]
 8008678:	6892      	ldr	r2, [r2, #8]
 800867a:	0211      	lsls	r1, r2, #8
 800867c:	687a      	ldr	r2, [r7, #4]
 800867e:	6952      	ldr	r2, [r2, #20]
 8008680:	0852      	lsrs	r2, r2, #1
 8008682:	3a01      	subs	r2, #1
 8008684:	0652      	lsls	r2, r2, #25
 8008686:	430a      	orrs	r2, r1
 8008688:	4915      	ldr	r1, [pc, #84]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800868a:	4313      	orrs	r3, r2
 800868c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800868e:	4b14      	ldr	r3, [pc, #80]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a13      	ldr	r2, [pc, #76]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008694:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008698:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800869a:	f7fd fc1f 	bl	8005edc <HAL_GetTick>
 800869e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80086a0:	e009      	b.n	80086b6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80086a2:	f7fd fc1b 	bl	8005edc <HAL_GetTick>
 80086a6:	4602      	mov	r2, r0
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	1ad3      	subs	r3, r2, r3
 80086ac:	2b02      	cmp	r3, #2
 80086ae:	d902      	bls.n	80086b6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80086b0:	2303      	movs	r3, #3
 80086b2:	73fb      	strb	r3, [r7, #15]
          break;
 80086b4:	e005      	b.n	80086c2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80086b6:	4b0a      	ldr	r3, [pc, #40]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d0ef      	beq.n	80086a2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80086c2:	7bfb      	ldrb	r3, [r7, #15]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d106      	bne.n	80086d6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80086c8:	4b05      	ldr	r3, [pc, #20]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80086ca:	691a      	ldr	r2, [r3, #16]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	699b      	ldr	r3, [r3, #24]
 80086d0:	4903      	ldr	r1, [pc, #12]	@ (80086e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80086d2:	4313      	orrs	r3, r2
 80086d4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80086d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80086d8:	4618      	mov	r0, r3
 80086da:	3710      	adds	r7, #16
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd80      	pop	{r7, pc}
 80086e0:	40021000 	.word	0x40021000

080086e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b084      	sub	sp, #16
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d101      	bne.n	80086f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80086f2:	2301      	movs	r3, #1
 80086f4:	e095      	b.n	8008822 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d108      	bne.n	8008710 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008706:	d009      	beq.n	800871c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2200      	movs	r2, #0
 800870c:	61da      	str	r2, [r3, #28]
 800870e:	e005      	b.n	800871c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2200      	movs	r2, #0
 8008714:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2200      	movs	r2, #0
 800871a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2200      	movs	r2, #0
 8008720:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008728:	b2db      	uxtb	r3, r3
 800872a:	2b00      	cmp	r3, #0
 800872c:	d106      	bne.n	800873c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2200      	movs	r2, #0
 8008732:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f7fc fe72 	bl	8005420 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2202      	movs	r2, #2
 8008740:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008752:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	68db      	ldr	r3, [r3, #12]
 8008758:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800875c:	d902      	bls.n	8008764 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800875e:	2300      	movs	r3, #0
 8008760:	60fb      	str	r3, [r7, #12]
 8008762:	e002      	b.n	800876a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008764:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008768:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	68db      	ldr	r3, [r3, #12]
 800876e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008772:	d007      	beq.n	8008784 <HAL_SPI_Init+0xa0>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	68db      	ldr	r3, [r3, #12]
 8008778:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800877c:	d002      	beq.n	8008784 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2200      	movs	r2, #0
 8008782:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	689b      	ldr	r3, [r3, #8]
 8008790:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008794:	431a      	orrs	r2, r3
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	691b      	ldr	r3, [r3, #16]
 800879a:	f003 0302 	and.w	r3, r3, #2
 800879e:	431a      	orrs	r2, r3
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	695b      	ldr	r3, [r3, #20]
 80087a4:	f003 0301 	and.w	r3, r3, #1
 80087a8:	431a      	orrs	r2, r3
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	699b      	ldr	r3, [r3, #24]
 80087ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80087b2:	431a      	orrs	r2, r3
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	69db      	ldr	r3, [r3, #28]
 80087b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80087bc:	431a      	orrs	r2, r3
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6a1b      	ldr	r3, [r3, #32]
 80087c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087c6:	ea42 0103 	orr.w	r1, r2, r3
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087ce:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	430a      	orrs	r2, r1
 80087d8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	699b      	ldr	r3, [r3, #24]
 80087de:	0c1b      	lsrs	r3, r3, #16
 80087e0:	f003 0204 	and.w	r2, r3, #4
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087e8:	f003 0310 	and.w	r3, r3, #16
 80087ec:	431a      	orrs	r2, r3
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087f2:	f003 0308 	and.w	r3, r3, #8
 80087f6:	431a      	orrs	r2, r3
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	68db      	ldr	r3, [r3, #12]
 80087fc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008800:	ea42 0103 	orr.w	r1, r2, r3
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	430a      	orrs	r2, r1
 8008810:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2201      	movs	r2, #1
 800881c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008820:	2300      	movs	r3, #0
}
 8008822:	4618      	mov	r0, r3
 8008824:	3710      	adds	r7, #16
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800882a:	b580      	push	{r7, lr}
 800882c:	b082      	sub	sp, #8
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d101      	bne.n	800883c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008838:	2301      	movs	r3, #1
 800883a:	e049      	b.n	80088d0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008842:	b2db      	uxtb	r3, r3
 8008844:	2b00      	cmp	r3, #0
 8008846:	d106      	bne.n	8008856 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f7fd f9f3 	bl	8005c3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2202      	movs	r2, #2
 800885a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681a      	ldr	r2, [r3, #0]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	3304      	adds	r3, #4
 8008866:	4619      	mov	r1, r3
 8008868:	4610      	mov	r0, r2
 800886a:	f000 fa81 	bl	8008d70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2201      	movs	r2, #1
 8008872:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2201      	movs	r2, #1
 800887a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2201      	movs	r2, #1
 8008882:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2201      	movs	r2, #1
 800888a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2201      	movs	r2, #1
 8008892:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2201      	movs	r2, #1
 800889a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2201      	movs	r2, #1
 80088a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2201      	movs	r2, #1
 80088aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2201      	movs	r2, #1
 80088b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2201      	movs	r2, #1
 80088ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2201      	movs	r2, #1
 80088c2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2201      	movs	r2, #1
 80088ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80088ce:	2300      	movs	r3, #0
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3708      	adds	r7, #8
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80088d8:	b480      	push	{r7}
 80088da:	b085      	sub	sp, #20
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	2b01      	cmp	r3, #1
 80088ea:	d001      	beq.n	80088f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80088ec:	2301      	movs	r3, #1
 80088ee:	e03b      	b.n	8008968 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2202      	movs	r2, #2
 80088f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	68da      	ldr	r2, [r3, #12]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f042 0201 	orr.w	r2, r2, #1
 8008906:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a19      	ldr	r2, [pc, #100]	@ (8008974 <HAL_TIM_Base_Start_IT+0x9c>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d009      	beq.n	8008926 <HAL_TIM_Base_Start_IT+0x4e>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800891a:	d004      	beq.n	8008926 <HAL_TIM_Base_Start_IT+0x4e>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4a15      	ldr	r2, [pc, #84]	@ (8008978 <HAL_TIM_Base_Start_IT+0xa0>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d115      	bne.n	8008952 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	689a      	ldr	r2, [r3, #8]
 800892c:	4b13      	ldr	r3, [pc, #76]	@ (800897c <HAL_TIM_Base_Start_IT+0xa4>)
 800892e:	4013      	ands	r3, r2
 8008930:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2b06      	cmp	r3, #6
 8008936:	d015      	beq.n	8008964 <HAL_TIM_Base_Start_IT+0x8c>
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800893e:	d011      	beq.n	8008964 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	681a      	ldr	r2, [r3, #0]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f042 0201 	orr.w	r2, r2, #1
 800894e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008950:	e008      	b.n	8008964 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	681a      	ldr	r2, [r3, #0]
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f042 0201 	orr.w	r2, r2, #1
 8008960:	601a      	str	r2, [r3, #0]
 8008962:	e000      	b.n	8008966 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008964:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008966:	2300      	movs	r3, #0
}
 8008968:	4618      	mov	r0, r3
 800896a:	3714      	adds	r7, #20
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr
 8008974:	40012c00 	.word	0x40012c00
 8008978:	40014000 	.word	0x40014000
 800897c:	00010007 	.word	0x00010007

08008980 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b084      	sub	sp, #16
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	68db      	ldr	r3, [r3, #12]
 800898e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	691b      	ldr	r3, [r3, #16]
 8008996:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	f003 0302 	and.w	r3, r3, #2
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d020      	beq.n	80089e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	f003 0302 	and.w	r3, r3, #2
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d01b      	beq.n	80089e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f06f 0202 	mvn.w	r2, #2
 80089b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2201      	movs	r2, #1
 80089ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	699b      	ldr	r3, [r3, #24]
 80089c2:	f003 0303 	and.w	r3, r3, #3
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d003      	beq.n	80089d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 f9b2 	bl	8008d34 <HAL_TIM_IC_CaptureCallback>
 80089d0:	e005      	b.n	80089de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f000 f9a4 	bl	8008d20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f000 f9b5 	bl	8008d48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2200      	movs	r2, #0
 80089e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	f003 0304 	and.w	r3, r3, #4
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d020      	beq.n	8008a30 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	f003 0304 	and.w	r3, r3, #4
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d01b      	beq.n	8008a30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f06f 0204 	mvn.w	r2, #4
 8008a00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2202      	movs	r2, #2
 8008a06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	699b      	ldr	r3, [r3, #24]
 8008a0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d003      	beq.n	8008a1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 f98c 	bl	8008d34 <HAL_TIM_IC_CaptureCallback>
 8008a1c:	e005      	b.n	8008a2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 f97e 	bl	8008d20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f000 f98f 	bl	8008d48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	f003 0308 	and.w	r3, r3, #8
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d020      	beq.n	8008a7c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	f003 0308 	and.w	r3, r3, #8
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d01b      	beq.n	8008a7c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f06f 0208 	mvn.w	r2, #8
 8008a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2204      	movs	r2, #4
 8008a52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	69db      	ldr	r3, [r3, #28]
 8008a5a:	f003 0303 	and.w	r3, r3, #3
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d003      	beq.n	8008a6a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 f966 	bl	8008d34 <HAL_TIM_IC_CaptureCallback>
 8008a68:	e005      	b.n	8008a76 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 f958 	bl	8008d20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f000 f969 	bl	8008d48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	f003 0310 	and.w	r3, r3, #16
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d020      	beq.n	8008ac8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	f003 0310 	and.w	r3, r3, #16
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d01b      	beq.n	8008ac8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f06f 0210 	mvn.w	r2, #16
 8008a98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2208      	movs	r2, #8
 8008a9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	69db      	ldr	r3, [r3, #28]
 8008aa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d003      	beq.n	8008ab6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 f940 	bl	8008d34 <HAL_TIM_IC_CaptureCallback>
 8008ab4:	e005      	b.n	8008ac2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 f932 	bl	8008d20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f000 f943 	bl	8008d48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	f003 0301 	and.w	r3, r3, #1
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d00c      	beq.n	8008aec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f003 0301 	and.w	r3, r3, #1
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d007      	beq.n	8008aec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f06f 0201 	mvn.w	r2, #1
 8008ae4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f7fc fae8 	bl	80050bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d104      	bne.n	8008b00 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d00c      	beq.n	8008b1a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d007      	beq.n	8008b1a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008b12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f000 faa5 	bl	8009064 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d00c      	beq.n	8008b3e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d007      	beq.n	8008b3e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008b36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 fa9d 	bl	8009078 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d00c      	beq.n	8008b62 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d007      	beq.n	8008b62 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008b5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f000 f8fd 	bl	8008d5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	f003 0320 	and.w	r3, r3, #32
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d00c      	beq.n	8008b86 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	f003 0320 	and.w	r3, r3, #32
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d007      	beq.n	8008b86 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f06f 0220 	mvn.w	r2, #32
 8008b7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f000 fa65 	bl	8009050 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008b86:	bf00      	nop
 8008b88:	3710      	adds	r7, #16
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}

08008b8e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008b8e:	b580      	push	{r7, lr}
 8008b90:	b084      	sub	sp, #16
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	6078      	str	r0, [r7, #4]
 8008b96:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008b98:	2300      	movs	r3, #0
 8008b9a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	d101      	bne.n	8008baa <HAL_TIM_ConfigClockSource+0x1c>
 8008ba6:	2302      	movs	r3, #2
 8008ba8:	e0b6      	b.n	8008d18 <HAL_TIM_ConfigClockSource+0x18a>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2201      	movs	r2, #1
 8008bae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2202      	movs	r2, #2
 8008bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	689b      	ldr	r3, [r3, #8]
 8008bc0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008bc8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008bcc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008bd4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	68ba      	ldr	r2, [r7, #8]
 8008bdc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008be6:	d03e      	beq.n	8008c66 <HAL_TIM_ConfigClockSource+0xd8>
 8008be8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008bec:	f200 8087 	bhi.w	8008cfe <HAL_TIM_ConfigClockSource+0x170>
 8008bf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bf4:	f000 8086 	beq.w	8008d04 <HAL_TIM_ConfigClockSource+0x176>
 8008bf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bfc:	d87f      	bhi.n	8008cfe <HAL_TIM_ConfigClockSource+0x170>
 8008bfe:	2b70      	cmp	r3, #112	@ 0x70
 8008c00:	d01a      	beq.n	8008c38 <HAL_TIM_ConfigClockSource+0xaa>
 8008c02:	2b70      	cmp	r3, #112	@ 0x70
 8008c04:	d87b      	bhi.n	8008cfe <HAL_TIM_ConfigClockSource+0x170>
 8008c06:	2b60      	cmp	r3, #96	@ 0x60
 8008c08:	d050      	beq.n	8008cac <HAL_TIM_ConfigClockSource+0x11e>
 8008c0a:	2b60      	cmp	r3, #96	@ 0x60
 8008c0c:	d877      	bhi.n	8008cfe <HAL_TIM_ConfigClockSource+0x170>
 8008c0e:	2b50      	cmp	r3, #80	@ 0x50
 8008c10:	d03c      	beq.n	8008c8c <HAL_TIM_ConfigClockSource+0xfe>
 8008c12:	2b50      	cmp	r3, #80	@ 0x50
 8008c14:	d873      	bhi.n	8008cfe <HAL_TIM_ConfigClockSource+0x170>
 8008c16:	2b40      	cmp	r3, #64	@ 0x40
 8008c18:	d058      	beq.n	8008ccc <HAL_TIM_ConfigClockSource+0x13e>
 8008c1a:	2b40      	cmp	r3, #64	@ 0x40
 8008c1c:	d86f      	bhi.n	8008cfe <HAL_TIM_ConfigClockSource+0x170>
 8008c1e:	2b30      	cmp	r3, #48	@ 0x30
 8008c20:	d064      	beq.n	8008cec <HAL_TIM_ConfigClockSource+0x15e>
 8008c22:	2b30      	cmp	r3, #48	@ 0x30
 8008c24:	d86b      	bhi.n	8008cfe <HAL_TIM_ConfigClockSource+0x170>
 8008c26:	2b20      	cmp	r3, #32
 8008c28:	d060      	beq.n	8008cec <HAL_TIM_ConfigClockSource+0x15e>
 8008c2a:	2b20      	cmp	r3, #32
 8008c2c:	d867      	bhi.n	8008cfe <HAL_TIM_ConfigClockSource+0x170>
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d05c      	beq.n	8008cec <HAL_TIM_ConfigClockSource+0x15e>
 8008c32:	2b10      	cmp	r3, #16
 8008c34:	d05a      	beq.n	8008cec <HAL_TIM_ConfigClockSource+0x15e>
 8008c36:	e062      	b.n	8008cfe <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008c48:	f000 f97c 	bl	8008f44 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	689b      	ldr	r3, [r3, #8]
 8008c52:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008c5a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68ba      	ldr	r2, [r7, #8]
 8008c62:	609a      	str	r2, [r3, #8]
      break;
 8008c64:	e04f      	b.n	8008d06 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008c76:	f000 f965 	bl	8008f44 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	689a      	ldr	r2, [r3, #8]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008c88:	609a      	str	r2, [r3, #8]
      break;
 8008c8a:	e03c      	b.n	8008d06 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c98:	461a      	mov	r2, r3
 8008c9a:	f000 f8d9 	bl	8008e50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	2150      	movs	r1, #80	@ 0x50
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f000 f932 	bl	8008f0e <TIM_ITRx_SetConfig>
      break;
 8008caa:	e02c      	b.n	8008d06 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008cb8:	461a      	mov	r2, r3
 8008cba:	f000 f8f8 	bl	8008eae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	2160      	movs	r1, #96	@ 0x60
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f000 f922 	bl	8008f0e <TIM_ITRx_SetConfig>
      break;
 8008cca:	e01c      	b.n	8008d06 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008cd8:	461a      	mov	r2, r3
 8008cda:	f000 f8b9 	bl	8008e50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	2140      	movs	r1, #64	@ 0x40
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f000 f912 	bl	8008f0e <TIM_ITRx_SetConfig>
      break;
 8008cea:	e00c      	b.n	8008d06 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681a      	ldr	r2, [r3, #0]
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	4610      	mov	r0, r2
 8008cf8:	f000 f909 	bl	8008f0e <TIM_ITRx_SetConfig>
      break;
 8008cfc:	e003      	b.n	8008d06 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	73fb      	strb	r3, [r7, #15]
      break;
 8008d02:	e000      	b.n	8008d06 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008d04:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2201      	movs	r2, #1
 8008d0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2200      	movs	r2, #0
 8008d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3710      	adds	r7, #16
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}

08008d20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008d28:	bf00      	nop
 8008d2a:	370c      	adds	r7, #12
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr

08008d34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b083      	sub	sp, #12
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008d3c:	bf00      	nop
 8008d3e:	370c      	adds	r7, #12
 8008d40:	46bd      	mov	sp, r7
 8008d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d46:	4770      	bx	lr

08008d48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b083      	sub	sp, #12
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008d50:	bf00      	nop
 8008d52:	370c      	adds	r7, #12
 8008d54:	46bd      	mov	sp, r7
 8008d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5a:	4770      	bx	lr

08008d5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b083      	sub	sp, #12
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d64:	bf00      	nop
 8008d66:	370c      	adds	r7, #12
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6e:	4770      	bx	lr

08008d70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008d70:	b480      	push	{r7}
 8008d72:	b085      	sub	sp, #20
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
 8008d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	4a30      	ldr	r2, [pc, #192]	@ (8008e44 <TIM_Base_SetConfig+0xd4>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d003      	beq.n	8008d90 <TIM_Base_SetConfig+0x20>
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d8e:	d108      	bne.n	8008da2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	68fa      	ldr	r2, [r7, #12]
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	4a27      	ldr	r2, [pc, #156]	@ (8008e44 <TIM_Base_SetConfig+0xd4>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d00b      	beq.n	8008dc2 <TIM_Base_SetConfig+0x52>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008db0:	d007      	beq.n	8008dc2 <TIM_Base_SetConfig+0x52>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4a24      	ldr	r2, [pc, #144]	@ (8008e48 <TIM_Base_SetConfig+0xd8>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d003      	beq.n	8008dc2 <TIM_Base_SetConfig+0x52>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	4a23      	ldr	r2, [pc, #140]	@ (8008e4c <TIM_Base_SetConfig+0xdc>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d108      	bne.n	8008dd4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008dc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	68db      	ldr	r3, [r3, #12]
 8008dce:	68fa      	ldr	r2, [r7, #12]
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	695b      	ldr	r3, [r3, #20]
 8008dde:	4313      	orrs	r3, r2
 8008de0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	68fa      	ldr	r2, [r7, #12]
 8008de6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	689a      	ldr	r2, [r3, #8]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	681a      	ldr	r2, [r3, #0]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a12      	ldr	r2, [pc, #72]	@ (8008e44 <TIM_Base_SetConfig+0xd4>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d007      	beq.n	8008e10 <TIM_Base_SetConfig+0xa0>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4a11      	ldr	r2, [pc, #68]	@ (8008e48 <TIM_Base_SetConfig+0xd8>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d003      	beq.n	8008e10 <TIM_Base_SetConfig+0xa0>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4a10      	ldr	r2, [pc, #64]	@ (8008e4c <TIM_Base_SetConfig+0xdc>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d103      	bne.n	8008e18 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	691a      	ldr	r2, [r3, #16]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	691b      	ldr	r3, [r3, #16]
 8008e22:	f003 0301 	and.w	r3, r3, #1
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d105      	bne.n	8008e36 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	691b      	ldr	r3, [r3, #16]
 8008e2e:	f023 0201 	bic.w	r2, r3, #1
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	611a      	str	r2, [r3, #16]
  }
}
 8008e36:	bf00      	nop
 8008e38:	3714      	adds	r7, #20
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr
 8008e42:	bf00      	nop
 8008e44:	40012c00 	.word	0x40012c00
 8008e48:	40014000 	.word	0x40014000
 8008e4c:	40014400 	.word	0x40014400

08008e50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b087      	sub	sp, #28
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	60f8      	str	r0, [r7, #12]
 8008e58:	60b9      	str	r1, [r7, #8]
 8008e5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	6a1b      	ldr	r3, [r3, #32]
 8008e60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	6a1b      	ldr	r3, [r3, #32]
 8008e66:	f023 0201 	bic.w	r2, r3, #1
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	699b      	ldr	r3, [r3, #24]
 8008e72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008e7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	011b      	lsls	r3, r3, #4
 8008e80:	693a      	ldr	r2, [r7, #16]
 8008e82:	4313      	orrs	r3, r2
 8008e84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	f023 030a 	bic.w	r3, r3, #10
 8008e8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008e8e:	697a      	ldr	r2, [r7, #20]
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	693a      	ldr	r2, [r7, #16]
 8008e9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	697a      	ldr	r2, [r7, #20]
 8008ea0:	621a      	str	r2, [r3, #32]
}
 8008ea2:	bf00      	nop
 8008ea4:	371c      	adds	r7, #28
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eac:	4770      	bx	lr

08008eae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008eae:	b480      	push	{r7}
 8008eb0:	b087      	sub	sp, #28
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	60f8      	str	r0, [r7, #12]
 8008eb6:	60b9      	str	r1, [r7, #8]
 8008eb8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	6a1b      	ldr	r3, [r3, #32]
 8008ebe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6a1b      	ldr	r3, [r3, #32]
 8008ec4:	f023 0210 	bic.w	r2, r3, #16
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	699b      	ldr	r3, [r3, #24]
 8008ed0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008ed8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	031b      	lsls	r3, r3, #12
 8008ede:	693a      	ldr	r2, [r7, #16]
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ee4:	697b      	ldr	r3, [r7, #20]
 8008ee6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008eea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	011b      	lsls	r3, r3, #4
 8008ef0:	697a      	ldr	r2, [r7, #20]
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	693a      	ldr	r2, [r7, #16]
 8008efa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	697a      	ldr	r2, [r7, #20]
 8008f00:	621a      	str	r2, [r3, #32]
}
 8008f02:	bf00      	nop
 8008f04:	371c      	adds	r7, #28
 8008f06:	46bd      	mov	sp, r7
 8008f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0c:	4770      	bx	lr

08008f0e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008f0e:	b480      	push	{r7}
 8008f10:	b085      	sub	sp, #20
 8008f12:	af00      	add	r7, sp, #0
 8008f14:	6078      	str	r0, [r7, #4]
 8008f16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	689b      	ldr	r3, [r3, #8]
 8008f1c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f24:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008f26:	683a      	ldr	r2, [r7, #0]
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	4313      	orrs	r3, r2
 8008f2c:	f043 0307 	orr.w	r3, r3, #7
 8008f30:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	68fa      	ldr	r2, [r7, #12]
 8008f36:	609a      	str	r2, [r3, #8]
}
 8008f38:	bf00      	nop
 8008f3a:	3714      	adds	r7, #20
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f42:	4770      	bx	lr

08008f44 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b087      	sub	sp, #28
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	60b9      	str	r1, [r7, #8]
 8008f4e:	607a      	str	r2, [r7, #4]
 8008f50:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	689b      	ldr	r3, [r3, #8]
 8008f56:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f5e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	021a      	lsls	r2, r3, #8
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	431a      	orrs	r2, r3
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	4313      	orrs	r3, r2
 8008f6c:	697a      	ldr	r2, [r7, #20]
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	697a      	ldr	r2, [r7, #20]
 8008f76:	609a      	str	r2, [r3, #8]
}
 8008f78:	bf00      	nop
 8008f7a:	371c      	adds	r7, #28
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	4770      	bx	lr

08008f84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f84:	b480      	push	{r7}
 8008f86:	b085      	sub	sp, #20
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f94:	2b01      	cmp	r3, #1
 8008f96:	d101      	bne.n	8008f9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008f98:	2302      	movs	r3, #2
 8008f9a:	e04f      	b.n	800903c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2202      	movs	r2, #2
 8008fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	689b      	ldr	r3, [r3, #8]
 8008fba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4a21      	ldr	r2, [pc, #132]	@ (8009048 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d108      	bne.n	8008fd8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008fcc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	68fa      	ldr	r2, [r7, #12]
 8008fd4:	4313      	orrs	r3, r2
 8008fd6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	68fa      	ldr	r2, [r7, #12]
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	68fa      	ldr	r2, [r7, #12]
 8008ff0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4a14      	ldr	r2, [pc, #80]	@ (8009048 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	d009      	beq.n	8009010 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009004:	d004      	beq.n	8009010 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4a10      	ldr	r2, [pc, #64]	@ (800904c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d10c      	bne.n	800902a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009016:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	68ba      	ldr	r2, [r7, #8]
 800901e:	4313      	orrs	r3, r2
 8009020:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	68ba      	ldr	r2, [r7, #8]
 8009028:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2201      	movs	r2, #1
 800902e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2200      	movs	r2, #0
 8009036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800903a:	2300      	movs	r3, #0
}
 800903c:	4618      	mov	r0, r3
 800903e:	3714      	adds	r7, #20
 8009040:	46bd      	mov	sp, r7
 8009042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009046:	4770      	bx	lr
 8009048:	40012c00 	.word	0x40012c00
 800904c:	40014000 	.word	0x40014000

08009050 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009050:	b480      	push	{r7}
 8009052:	b083      	sub	sp, #12
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009058:	bf00      	nop
 800905a:	370c      	adds	r7, #12
 800905c:	46bd      	mov	sp, r7
 800905e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009062:	4770      	bx	lr

08009064 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009064:	b480      	push	{r7}
 8009066:	b083      	sub	sp, #12
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800906c:	bf00      	nop
 800906e:	370c      	adds	r7, #12
 8009070:	46bd      	mov	sp, r7
 8009072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009076:	4770      	bx	lr

08009078 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009078:	b480      	push	{r7}
 800907a:	b083      	sub	sp, #12
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009080:	bf00      	nop
 8009082:	370c      	adds	r7, #12
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr

0800908c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b082      	sub	sp, #8
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d101      	bne.n	800909e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800909a:	2301      	movs	r3, #1
 800909c:	e040      	b.n	8009120 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d106      	bne.n	80090b4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2200      	movs	r2, #0
 80090aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f7fc fe18 	bl	8005ce4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2224      	movs	r2, #36	@ 0x24
 80090b8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	681a      	ldr	r2, [r3, #0]
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f022 0201 	bic.w	r2, r2, #1
 80090c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d002      	beq.n	80090d8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f000 fade 	bl	8009694 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f000 f8af 	bl	800923c <UART_SetConfig>
 80090de:	4603      	mov	r3, r0
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d101      	bne.n	80090e8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80090e4:	2301      	movs	r3, #1
 80090e6:	e01b      	b.n	8009120 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	685a      	ldr	r2, [r3, #4]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80090f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	689a      	ldr	r2, [r3, #8]
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009106:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	681a      	ldr	r2, [r3, #0]
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f042 0201 	orr.w	r2, r2, #1
 8009116:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f000 fb5d 	bl	80097d8 <UART_CheckIdleState>
 800911e:	4603      	mov	r3, r0
}
 8009120:	4618      	mov	r0, r3
 8009122:	3708      	adds	r7, #8
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}

08009128 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b08a      	sub	sp, #40	@ 0x28
 800912c:	af02      	add	r7, sp, #8
 800912e:	60f8      	str	r0, [r7, #12]
 8009130:	60b9      	str	r1, [r7, #8]
 8009132:	603b      	str	r3, [r7, #0]
 8009134:	4613      	mov	r3, r2
 8009136:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800913c:	2b20      	cmp	r3, #32
 800913e:	d177      	bne.n	8009230 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d002      	beq.n	800914c <HAL_UART_Transmit+0x24>
 8009146:	88fb      	ldrh	r3, [r7, #6]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d101      	bne.n	8009150 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800914c:	2301      	movs	r3, #1
 800914e:	e070      	b.n	8009232 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	2200      	movs	r2, #0
 8009154:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2221      	movs	r2, #33	@ 0x21
 800915c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800915e:	f7fc febd 	bl	8005edc <HAL_GetTick>
 8009162:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	88fa      	ldrh	r2, [r7, #6]
 8009168:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	88fa      	ldrh	r2, [r7, #6]
 8009170:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	689b      	ldr	r3, [r3, #8]
 8009178:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800917c:	d108      	bne.n	8009190 <HAL_UART_Transmit+0x68>
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	691b      	ldr	r3, [r3, #16]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d104      	bne.n	8009190 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009186:	2300      	movs	r3, #0
 8009188:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	61bb      	str	r3, [r7, #24]
 800918e:	e003      	b.n	8009198 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009194:	2300      	movs	r3, #0
 8009196:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009198:	e02f      	b.n	80091fa <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	9300      	str	r3, [sp, #0]
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	2200      	movs	r2, #0
 80091a2:	2180      	movs	r1, #128	@ 0x80
 80091a4:	68f8      	ldr	r0, [r7, #12]
 80091a6:	f000 fbbf 	bl	8009928 <UART_WaitOnFlagUntilTimeout>
 80091aa:	4603      	mov	r3, r0
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d004      	beq.n	80091ba <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	2220      	movs	r2, #32
 80091b4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80091b6:	2303      	movs	r3, #3
 80091b8:	e03b      	b.n	8009232 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80091ba:	69fb      	ldr	r3, [r7, #28]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d10b      	bne.n	80091d8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80091c0:	69bb      	ldr	r3, [r7, #24]
 80091c2:	881a      	ldrh	r2, [r3, #0]
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091cc:	b292      	uxth	r2, r2
 80091ce:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80091d0:	69bb      	ldr	r3, [r7, #24]
 80091d2:	3302      	adds	r3, #2
 80091d4:	61bb      	str	r3, [r7, #24]
 80091d6:	e007      	b.n	80091e8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80091d8:	69fb      	ldr	r3, [r7, #28]
 80091da:	781a      	ldrb	r2, [r3, #0]
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80091e2:	69fb      	ldr	r3, [r7, #28]
 80091e4:	3301      	adds	r3, #1
 80091e6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	3b01      	subs	r3, #1
 80091f2:	b29a      	uxth	r2, r3
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009200:	b29b      	uxth	r3, r3
 8009202:	2b00      	cmp	r3, #0
 8009204:	d1c9      	bne.n	800919a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	9300      	str	r3, [sp, #0]
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	2200      	movs	r2, #0
 800920e:	2140      	movs	r1, #64	@ 0x40
 8009210:	68f8      	ldr	r0, [r7, #12]
 8009212:	f000 fb89 	bl	8009928 <UART_WaitOnFlagUntilTimeout>
 8009216:	4603      	mov	r3, r0
 8009218:	2b00      	cmp	r3, #0
 800921a:	d004      	beq.n	8009226 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	2220      	movs	r2, #32
 8009220:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009222:	2303      	movs	r3, #3
 8009224:	e005      	b.n	8009232 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	2220      	movs	r2, #32
 800922a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800922c:	2300      	movs	r3, #0
 800922e:	e000      	b.n	8009232 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009230:	2302      	movs	r3, #2
  }
}
 8009232:	4618      	mov	r0, r3
 8009234:	3720      	adds	r7, #32
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
	...

0800923c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800923c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009240:	b08a      	sub	sp, #40	@ 0x28
 8009242:	af00      	add	r7, sp, #0
 8009244:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009246:	2300      	movs	r3, #0
 8009248:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	689a      	ldr	r2, [r3, #8]
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	691b      	ldr	r3, [r3, #16]
 8009254:	431a      	orrs	r2, r3
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	695b      	ldr	r3, [r3, #20]
 800925a:	431a      	orrs	r2, r3
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	69db      	ldr	r3, [r3, #28]
 8009260:	4313      	orrs	r3, r2
 8009262:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	681a      	ldr	r2, [r3, #0]
 800926a:	4bb4      	ldr	r3, [pc, #720]	@ (800953c <UART_SetConfig+0x300>)
 800926c:	4013      	ands	r3, r2
 800926e:	68fa      	ldr	r2, [r7, #12]
 8009270:	6812      	ldr	r2, [r2, #0]
 8009272:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009274:	430b      	orrs	r3, r1
 8009276:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	68da      	ldr	r2, [r3, #12]
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	430a      	orrs	r2, r1
 800928c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	699b      	ldr	r3, [r3, #24]
 8009292:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4aa9      	ldr	r2, [pc, #676]	@ (8009540 <UART_SetConfig+0x304>)
 800929a:	4293      	cmp	r3, r2
 800929c:	d004      	beq.n	80092a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	6a1b      	ldr	r3, [r3, #32]
 80092a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092a4:	4313      	orrs	r3, r2
 80092a6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092b8:	430a      	orrs	r2, r1
 80092ba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	4aa0      	ldr	r2, [pc, #640]	@ (8009544 <UART_SetConfig+0x308>)
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d126      	bne.n	8009314 <UART_SetConfig+0xd8>
 80092c6:	4ba0      	ldr	r3, [pc, #640]	@ (8009548 <UART_SetConfig+0x30c>)
 80092c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092cc:	f003 0303 	and.w	r3, r3, #3
 80092d0:	2b03      	cmp	r3, #3
 80092d2:	d81b      	bhi.n	800930c <UART_SetConfig+0xd0>
 80092d4:	a201      	add	r2, pc, #4	@ (adr r2, 80092dc <UART_SetConfig+0xa0>)
 80092d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092da:	bf00      	nop
 80092dc:	080092ed 	.word	0x080092ed
 80092e0:	080092fd 	.word	0x080092fd
 80092e4:	080092f5 	.word	0x080092f5
 80092e8:	08009305 	.word	0x08009305
 80092ec:	2301      	movs	r3, #1
 80092ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80092f2:	e080      	b.n	80093f6 <UART_SetConfig+0x1ba>
 80092f4:	2302      	movs	r3, #2
 80092f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80092fa:	e07c      	b.n	80093f6 <UART_SetConfig+0x1ba>
 80092fc:	2304      	movs	r3, #4
 80092fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009302:	e078      	b.n	80093f6 <UART_SetConfig+0x1ba>
 8009304:	2308      	movs	r3, #8
 8009306:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800930a:	e074      	b.n	80093f6 <UART_SetConfig+0x1ba>
 800930c:	2310      	movs	r3, #16
 800930e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009312:	e070      	b.n	80093f6 <UART_SetConfig+0x1ba>
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	4a8c      	ldr	r2, [pc, #560]	@ (800954c <UART_SetConfig+0x310>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d138      	bne.n	8009390 <UART_SetConfig+0x154>
 800931e:	4b8a      	ldr	r3, [pc, #552]	@ (8009548 <UART_SetConfig+0x30c>)
 8009320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009324:	f003 030c 	and.w	r3, r3, #12
 8009328:	2b0c      	cmp	r3, #12
 800932a:	d82d      	bhi.n	8009388 <UART_SetConfig+0x14c>
 800932c:	a201      	add	r2, pc, #4	@ (adr r2, 8009334 <UART_SetConfig+0xf8>)
 800932e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009332:	bf00      	nop
 8009334:	08009369 	.word	0x08009369
 8009338:	08009389 	.word	0x08009389
 800933c:	08009389 	.word	0x08009389
 8009340:	08009389 	.word	0x08009389
 8009344:	08009379 	.word	0x08009379
 8009348:	08009389 	.word	0x08009389
 800934c:	08009389 	.word	0x08009389
 8009350:	08009389 	.word	0x08009389
 8009354:	08009371 	.word	0x08009371
 8009358:	08009389 	.word	0x08009389
 800935c:	08009389 	.word	0x08009389
 8009360:	08009389 	.word	0x08009389
 8009364:	08009381 	.word	0x08009381
 8009368:	2300      	movs	r3, #0
 800936a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800936e:	e042      	b.n	80093f6 <UART_SetConfig+0x1ba>
 8009370:	2302      	movs	r3, #2
 8009372:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009376:	e03e      	b.n	80093f6 <UART_SetConfig+0x1ba>
 8009378:	2304      	movs	r3, #4
 800937a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800937e:	e03a      	b.n	80093f6 <UART_SetConfig+0x1ba>
 8009380:	2308      	movs	r3, #8
 8009382:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009386:	e036      	b.n	80093f6 <UART_SetConfig+0x1ba>
 8009388:	2310      	movs	r3, #16
 800938a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800938e:	e032      	b.n	80093f6 <UART_SetConfig+0x1ba>
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4a6a      	ldr	r2, [pc, #424]	@ (8009540 <UART_SetConfig+0x304>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d12a      	bne.n	80093f0 <UART_SetConfig+0x1b4>
 800939a:	4b6b      	ldr	r3, [pc, #428]	@ (8009548 <UART_SetConfig+0x30c>)
 800939c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80093a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80093a8:	d01a      	beq.n	80093e0 <UART_SetConfig+0x1a4>
 80093aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80093ae:	d81b      	bhi.n	80093e8 <UART_SetConfig+0x1ac>
 80093b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093b4:	d00c      	beq.n	80093d0 <UART_SetConfig+0x194>
 80093b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093ba:	d815      	bhi.n	80093e8 <UART_SetConfig+0x1ac>
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d003      	beq.n	80093c8 <UART_SetConfig+0x18c>
 80093c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093c4:	d008      	beq.n	80093d8 <UART_SetConfig+0x19c>
 80093c6:	e00f      	b.n	80093e8 <UART_SetConfig+0x1ac>
 80093c8:	2300      	movs	r3, #0
 80093ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80093ce:	e012      	b.n	80093f6 <UART_SetConfig+0x1ba>
 80093d0:	2302      	movs	r3, #2
 80093d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80093d6:	e00e      	b.n	80093f6 <UART_SetConfig+0x1ba>
 80093d8:	2304      	movs	r3, #4
 80093da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80093de:	e00a      	b.n	80093f6 <UART_SetConfig+0x1ba>
 80093e0:	2308      	movs	r3, #8
 80093e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80093e6:	e006      	b.n	80093f6 <UART_SetConfig+0x1ba>
 80093e8:	2310      	movs	r3, #16
 80093ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80093ee:	e002      	b.n	80093f6 <UART_SetConfig+0x1ba>
 80093f0:	2310      	movs	r3, #16
 80093f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	4a51      	ldr	r2, [pc, #324]	@ (8009540 <UART_SetConfig+0x304>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d17a      	bne.n	80094f6 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009400:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009404:	2b08      	cmp	r3, #8
 8009406:	d824      	bhi.n	8009452 <UART_SetConfig+0x216>
 8009408:	a201      	add	r2, pc, #4	@ (adr r2, 8009410 <UART_SetConfig+0x1d4>)
 800940a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800940e:	bf00      	nop
 8009410:	08009435 	.word	0x08009435
 8009414:	08009453 	.word	0x08009453
 8009418:	0800943d 	.word	0x0800943d
 800941c:	08009453 	.word	0x08009453
 8009420:	08009443 	.word	0x08009443
 8009424:	08009453 	.word	0x08009453
 8009428:	08009453 	.word	0x08009453
 800942c:	08009453 	.word	0x08009453
 8009430:	0800944b 	.word	0x0800944b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009434:	f7fe fdd2 	bl	8007fdc <HAL_RCC_GetPCLK1Freq>
 8009438:	61f8      	str	r0, [r7, #28]
        break;
 800943a:	e010      	b.n	800945e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800943c:	4b44      	ldr	r3, [pc, #272]	@ (8009550 <UART_SetConfig+0x314>)
 800943e:	61fb      	str	r3, [r7, #28]
        break;
 8009440:	e00d      	b.n	800945e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009442:	f7fe fd33 	bl	8007eac <HAL_RCC_GetSysClockFreq>
 8009446:	61f8      	str	r0, [r7, #28]
        break;
 8009448:	e009      	b.n	800945e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800944a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800944e:	61fb      	str	r3, [r7, #28]
        break;
 8009450:	e005      	b.n	800945e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8009452:	2300      	movs	r3, #0
 8009454:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009456:	2301      	movs	r3, #1
 8009458:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800945c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800945e:	69fb      	ldr	r3, [r7, #28]
 8009460:	2b00      	cmp	r3, #0
 8009462:	f000 8107 	beq.w	8009674 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	685a      	ldr	r2, [r3, #4]
 800946a:	4613      	mov	r3, r2
 800946c:	005b      	lsls	r3, r3, #1
 800946e:	4413      	add	r3, r2
 8009470:	69fa      	ldr	r2, [r7, #28]
 8009472:	429a      	cmp	r2, r3
 8009474:	d305      	bcc.n	8009482 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800947c:	69fa      	ldr	r2, [r7, #28]
 800947e:	429a      	cmp	r2, r3
 8009480:	d903      	bls.n	800948a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8009482:	2301      	movs	r3, #1
 8009484:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009488:	e0f4      	b.n	8009674 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	2200      	movs	r2, #0
 800948e:	461c      	mov	r4, r3
 8009490:	4615      	mov	r5, r2
 8009492:	f04f 0200 	mov.w	r2, #0
 8009496:	f04f 0300 	mov.w	r3, #0
 800949a:	022b      	lsls	r3, r5, #8
 800949c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80094a0:	0222      	lsls	r2, r4, #8
 80094a2:	68f9      	ldr	r1, [r7, #12]
 80094a4:	6849      	ldr	r1, [r1, #4]
 80094a6:	0849      	lsrs	r1, r1, #1
 80094a8:	2000      	movs	r0, #0
 80094aa:	4688      	mov	r8, r1
 80094ac:	4681      	mov	r9, r0
 80094ae:	eb12 0a08 	adds.w	sl, r2, r8
 80094b2:	eb43 0b09 	adc.w	fp, r3, r9
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	685b      	ldr	r3, [r3, #4]
 80094ba:	2200      	movs	r2, #0
 80094bc:	603b      	str	r3, [r7, #0]
 80094be:	607a      	str	r2, [r7, #4]
 80094c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094c4:	4650      	mov	r0, sl
 80094c6:	4659      	mov	r1, fp
 80094c8:	f7f7 fbbe 	bl	8000c48 <__aeabi_uldivmod>
 80094cc:	4602      	mov	r2, r0
 80094ce:	460b      	mov	r3, r1
 80094d0:	4613      	mov	r3, r2
 80094d2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80094d4:	69bb      	ldr	r3, [r7, #24]
 80094d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80094da:	d308      	bcc.n	80094ee <UART_SetConfig+0x2b2>
 80094dc:	69bb      	ldr	r3, [r7, #24]
 80094de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80094e2:	d204      	bcs.n	80094ee <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	69ba      	ldr	r2, [r7, #24]
 80094ea:	60da      	str	r2, [r3, #12]
 80094ec:	e0c2      	b.n	8009674 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80094ee:	2301      	movs	r3, #1
 80094f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80094f4:	e0be      	b.n	8009674 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	69db      	ldr	r3, [r3, #28]
 80094fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094fe:	d16a      	bne.n	80095d6 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8009500:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009504:	2b08      	cmp	r3, #8
 8009506:	d834      	bhi.n	8009572 <UART_SetConfig+0x336>
 8009508:	a201      	add	r2, pc, #4	@ (adr r2, 8009510 <UART_SetConfig+0x2d4>)
 800950a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800950e:	bf00      	nop
 8009510:	08009535 	.word	0x08009535
 8009514:	08009555 	.word	0x08009555
 8009518:	0800955d 	.word	0x0800955d
 800951c:	08009573 	.word	0x08009573
 8009520:	08009563 	.word	0x08009563
 8009524:	08009573 	.word	0x08009573
 8009528:	08009573 	.word	0x08009573
 800952c:	08009573 	.word	0x08009573
 8009530:	0800956b 	.word	0x0800956b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009534:	f7fe fd52 	bl	8007fdc <HAL_RCC_GetPCLK1Freq>
 8009538:	61f8      	str	r0, [r7, #28]
        break;
 800953a:	e020      	b.n	800957e <UART_SetConfig+0x342>
 800953c:	efff69f3 	.word	0xefff69f3
 8009540:	40008000 	.word	0x40008000
 8009544:	40013800 	.word	0x40013800
 8009548:	40021000 	.word	0x40021000
 800954c:	40004400 	.word	0x40004400
 8009550:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009554:	f7fe fd58 	bl	8008008 <HAL_RCC_GetPCLK2Freq>
 8009558:	61f8      	str	r0, [r7, #28]
        break;
 800955a:	e010      	b.n	800957e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800955c:	4b4c      	ldr	r3, [pc, #304]	@ (8009690 <UART_SetConfig+0x454>)
 800955e:	61fb      	str	r3, [r7, #28]
        break;
 8009560:	e00d      	b.n	800957e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009562:	f7fe fca3 	bl	8007eac <HAL_RCC_GetSysClockFreq>
 8009566:	61f8      	str	r0, [r7, #28]
        break;
 8009568:	e009      	b.n	800957e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800956a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800956e:	61fb      	str	r3, [r7, #28]
        break;
 8009570:	e005      	b.n	800957e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8009572:	2300      	movs	r3, #0
 8009574:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009576:	2301      	movs	r3, #1
 8009578:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800957c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800957e:	69fb      	ldr	r3, [r7, #28]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d077      	beq.n	8009674 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009584:	69fb      	ldr	r3, [r7, #28]
 8009586:	005a      	lsls	r2, r3, #1
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	085b      	lsrs	r3, r3, #1
 800958e:	441a      	add	r2, r3
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	fbb2 f3f3 	udiv	r3, r2, r3
 8009598:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800959a:	69bb      	ldr	r3, [r7, #24]
 800959c:	2b0f      	cmp	r3, #15
 800959e:	d916      	bls.n	80095ce <UART_SetConfig+0x392>
 80095a0:	69bb      	ldr	r3, [r7, #24]
 80095a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095a6:	d212      	bcs.n	80095ce <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80095a8:	69bb      	ldr	r3, [r7, #24]
 80095aa:	b29b      	uxth	r3, r3
 80095ac:	f023 030f 	bic.w	r3, r3, #15
 80095b0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80095b2:	69bb      	ldr	r3, [r7, #24]
 80095b4:	085b      	lsrs	r3, r3, #1
 80095b6:	b29b      	uxth	r3, r3
 80095b8:	f003 0307 	and.w	r3, r3, #7
 80095bc:	b29a      	uxth	r2, r3
 80095be:	8afb      	ldrh	r3, [r7, #22]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	8afa      	ldrh	r2, [r7, #22]
 80095ca:	60da      	str	r2, [r3, #12]
 80095cc:	e052      	b.n	8009674 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80095ce:	2301      	movs	r3, #1
 80095d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80095d4:	e04e      	b.n	8009674 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80095d6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80095da:	2b08      	cmp	r3, #8
 80095dc:	d827      	bhi.n	800962e <UART_SetConfig+0x3f2>
 80095de:	a201      	add	r2, pc, #4	@ (adr r2, 80095e4 <UART_SetConfig+0x3a8>)
 80095e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095e4:	08009609 	.word	0x08009609
 80095e8:	08009611 	.word	0x08009611
 80095ec:	08009619 	.word	0x08009619
 80095f0:	0800962f 	.word	0x0800962f
 80095f4:	0800961f 	.word	0x0800961f
 80095f8:	0800962f 	.word	0x0800962f
 80095fc:	0800962f 	.word	0x0800962f
 8009600:	0800962f 	.word	0x0800962f
 8009604:	08009627 	.word	0x08009627
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009608:	f7fe fce8 	bl	8007fdc <HAL_RCC_GetPCLK1Freq>
 800960c:	61f8      	str	r0, [r7, #28]
        break;
 800960e:	e014      	b.n	800963a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009610:	f7fe fcfa 	bl	8008008 <HAL_RCC_GetPCLK2Freq>
 8009614:	61f8      	str	r0, [r7, #28]
        break;
 8009616:	e010      	b.n	800963a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009618:	4b1d      	ldr	r3, [pc, #116]	@ (8009690 <UART_SetConfig+0x454>)
 800961a:	61fb      	str	r3, [r7, #28]
        break;
 800961c:	e00d      	b.n	800963a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800961e:	f7fe fc45 	bl	8007eac <HAL_RCC_GetSysClockFreq>
 8009622:	61f8      	str	r0, [r7, #28]
        break;
 8009624:	e009      	b.n	800963a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009626:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800962a:	61fb      	str	r3, [r7, #28]
        break;
 800962c:	e005      	b.n	800963a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800962e:	2300      	movs	r3, #0
 8009630:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009632:	2301      	movs	r3, #1
 8009634:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009638:	bf00      	nop
    }

    if (pclk != 0U)
 800963a:	69fb      	ldr	r3, [r7, #28]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d019      	beq.n	8009674 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	685b      	ldr	r3, [r3, #4]
 8009644:	085a      	lsrs	r2, r3, #1
 8009646:	69fb      	ldr	r3, [r7, #28]
 8009648:	441a      	add	r2, r3
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	685b      	ldr	r3, [r3, #4]
 800964e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009652:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009654:	69bb      	ldr	r3, [r7, #24]
 8009656:	2b0f      	cmp	r3, #15
 8009658:	d909      	bls.n	800966e <UART_SetConfig+0x432>
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009660:	d205      	bcs.n	800966e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009662:	69bb      	ldr	r3, [r7, #24]
 8009664:	b29a      	uxth	r2, r3
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	60da      	str	r2, [r3, #12]
 800966c:	e002      	b.n	8009674 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800966e:	2301      	movs	r3, #1
 8009670:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	2200      	movs	r2, #0
 8009678:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	2200      	movs	r2, #0
 800967e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009680:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8009684:	4618      	mov	r0, r3
 8009686:	3728      	adds	r7, #40	@ 0x28
 8009688:	46bd      	mov	sp, r7
 800968a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800968e:	bf00      	nop
 8009690:	00f42400 	.word	0x00f42400

08009694 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009694:	b480      	push	{r7}
 8009696:	b083      	sub	sp, #12
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096a0:	f003 0308 	and.w	r3, r3, #8
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00a      	beq.n	80096be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	685b      	ldr	r3, [r3, #4]
 80096ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	430a      	orrs	r2, r1
 80096bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096c2:	f003 0301 	and.w	r3, r3, #1
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d00a      	beq.n	80096e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	685b      	ldr	r3, [r3, #4]
 80096d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	430a      	orrs	r2, r1
 80096de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096e4:	f003 0302 	and.w	r3, r3, #2
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d00a      	beq.n	8009702 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	685b      	ldr	r3, [r3, #4]
 80096f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	430a      	orrs	r2, r1
 8009700:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009706:	f003 0304 	and.w	r3, r3, #4
 800970a:	2b00      	cmp	r3, #0
 800970c:	d00a      	beq.n	8009724 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	430a      	orrs	r2, r1
 8009722:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009728:	f003 0310 	and.w	r3, r3, #16
 800972c:	2b00      	cmp	r3, #0
 800972e:	d00a      	beq.n	8009746 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	430a      	orrs	r2, r1
 8009744:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800974a:	f003 0320 	and.w	r3, r3, #32
 800974e:	2b00      	cmp	r3, #0
 8009750:	d00a      	beq.n	8009768 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	689b      	ldr	r3, [r3, #8]
 8009758:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	430a      	orrs	r2, r1
 8009766:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800976c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009770:	2b00      	cmp	r3, #0
 8009772:	d01a      	beq.n	80097aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	430a      	orrs	r2, r1
 8009788:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800978e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009792:	d10a      	bne.n	80097aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	685b      	ldr	r3, [r3, #4]
 800979a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	430a      	orrs	r2, r1
 80097a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d00a      	beq.n	80097cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	430a      	orrs	r2, r1
 80097ca:	605a      	str	r2, [r3, #4]
  }
}
 80097cc:	bf00      	nop
 80097ce:	370c      	adds	r7, #12
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	4770      	bx	lr

080097d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b098      	sub	sp, #96	@ 0x60
 80097dc:	af02      	add	r7, sp, #8
 80097de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2200      	movs	r2, #0
 80097e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80097e8:	f7fc fb78 	bl	8005edc <HAL_GetTick>
 80097ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f003 0308 	and.w	r3, r3, #8
 80097f8:	2b08      	cmp	r3, #8
 80097fa:	d12e      	bne.n	800985a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80097fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009800:	9300      	str	r3, [sp, #0]
 8009802:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009804:	2200      	movs	r2, #0
 8009806:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f000 f88c 	bl	8009928 <UART_WaitOnFlagUntilTimeout>
 8009810:	4603      	mov	r3, r0
 8009812:	2b00      	cmp	r3, #0
 8009814:	d021      	beq.n	800985a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800981c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800981e:	e853 3f00 	ldrex	r3, [r3]
 8009822:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009826:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800982a:	653b      	str	r3, [r7, #80]	@ 0x50
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	461a      	mov	r2, r3
 8009832:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009834:	647b      	str	r3, [r7, #68]	@ 0x44
 8009836:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009838:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800983a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800983c:	e841 2300 	strex	r3, r2, [r1]
 8009840:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009842:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009844:	2b00      	cmp	r3, #0
 8009846:	d1e6      	bne.n	8009816 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2220      	movs	r2, #32
 800984c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2200      	movs	r2, #0
 8009852:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009856:	2303      	movs	r3, #3
 8009858:	e062      	b.n	8009920 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	f003 0304 	and.w	r3, r3, #4
 8009864:	2b04      	cmp	r3, #4
 8009866:	d149      	bne.n	80098fc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009868:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800986c:	9300      	str	r3, [sp, #0]
 800986e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009870:	2200      	movs	r2, #0
 8009872:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f000 f856 	bl	8009928 <UART_WaitOnFlagUntilTimeout>
 800987c:	4603      	mov	r3, r0
 800987e:	2b00      	cmp	r3, #0
 8009880:	d03c      	beq.n	80098fc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800988a:	e853 3f00 	ldrex	r3, [r3]
 800988e:	623b      	str	r3, [r7, #32]
   return(result);
 8009890:	6a3b      	ldr	r3, [r7, #32]
 8009892:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009896:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	461a      	mov	r2, r3
 800989e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80098a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098a8:	e841 2300 	strex	r3, r2, [r1]
 80098ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80098ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d1e6      	bne.n	8009882 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	3308      	adds	r3, #8
 80098ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	e853 3f00 	ldrex	r3, [r3]
 80098c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f023 0301 	bic.w	r3, r3, #1
 80098ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	3308      	adds	r3, #8
 80098d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098d4:	61fa      	str	r2, [r7, #28]
 80098d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d8:	69b9      	ldr	r1, [r7, #24]
 80098da:	69fa      	ldr	r2, [r7, #28]
 80098dc:	e841 2300 	strex	r3, r2, [r1]
 80098e0:	617b      	str	r3, [r7, #20]
   return(result);
 80098e2:	697b      	ldr	r3, [r7, #20]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d1e5      	bne.n	80098b4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2220      	movs	r2, #32
 80098ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2200      	movs	r2, #0
 80098f4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80098f8:	2303      	movs	r3, #3
 80098fa:	e011      	b.n	8009920 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2220      	movs	r2, #32
 8009900:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2220      	movs	r2, #32
 8009906:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2200      	movs	r2, #0
 800990e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2200      	movs	r2, #0
 8009914:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2200      	movs	r2, #0
 800991a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800991e:	2300      	movs	r3, #0
}
 8009920:	4618      	mov	r0, r3
 8009922:	3758      	adds	r7, #88	@ 0x58
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}

08009928 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b084      	sub	sp, #16
 800992c:	af00      	add	r7, sp, #0
 800992e:	60f8      	str	r0, [r7, #12]
 8009930:	60b9      	str	r1, [r7, #8]
 8009932:	603b      	str	r3, [r7, #0]
 8009934:	4613      	mov	r3, r2
 8009936:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009938:	e04f      	b.n	80099da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800993a:	69bb      	ldr	r3, [r7, #24]
 800993c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009940:	d04b      	beq.n	80099da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009942:	f7fc facb 	bl	8005edc <HAL_GetTick>
 8009946:	4602      	mov	r2, r0
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	1ad3      	subs	r3, r2, r3
 800994c:	69ba      	ldr	r2, [r7, #24]
 800994e:	429a      	cmp	r2, r3
 8009950:	d302      	bcc.n	8009958 <UART_WaitOnFlagUntilTimeout+0x30>
 8009952:	69bb      	ldr	r3, [r7, #24]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d101      	bne.n	800995c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009958:	2303      	movs	r3, #3
 800995a:	e04e      	b.n	80099fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f003 0304 	and.w	r3, r3, #4
 8009966:	2b00      	cmp	r3, #0
 8009968:	d037      	beq.n	80099da <UART_WaitOnFlagUntilTimeout+0xb2>
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	2b80      	cmp	r3, #128	@ 0x80
 800996e:	d034      	beq.n	80099da <UART_WaitOnFlagUntilTimeout+0xb2>
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	2b40      	cmp	r3, #64	@ 0x40
 8009974:	d031      	beq.n	80099da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	69db      	ldr	r3, [r3, #28]
 800997c:	f003 0308 	and.w	r3, r3, #8
 8009980:	2b08      	cmp	r3, #8
 8009982:	d110      	bne.n	80099a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	2208      	movs	r2, #8
 800998a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800998c:	68f8      	ldr	r0, [r7, #12]
 800998e:	f000 f838 	bl	8009a02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	2208      	movs	r2, #8
 8009996:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	2200      	movs	r2, #0
 800999e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80099a2:	2301      	movs	r3, #1
 80099a4:	e029      	b.n	80099fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	69db      	ldr	r3, [r3, #28]
 80099ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80099b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099b4:	d111      	bne.n	80099da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80099be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099c0:	68f8      	ldr	r0, [r7, #12]
 80099c2:	f000 f81e 	bl	8009a02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2220      	movs	r2, #32
 80099ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	2200      	movs	r2, #0
 80099d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80099d6:	2303      	movs	r3, #3
 80099d8:	e00f      	b.n	80099fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	69da      	ldr	r2, [r3, #28]
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	4013      	ands	r3, r2
 80099e4:	68ba      	ldr	r2, [r7, #8]
 80099e6:	429a      	cmp	r2, r3
 80099e8:	bf0c      	ite	eq
 80099ea:	2301      	moveq	r3, #1
 80099ec:	2300      	movne	r3, #0
 80099ee:	b2db      	uxtb	r3, r3
 80099f0:	461a      	mov	r2, r3
 80099f2:	79fb      	ldrb	r3, [r7, #7]
 80099f4:	429a      	cmp	r2, r3
 80099f6:	d0a0      	beq.n	800993a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80099f8:	2300      	movs	r3, #0
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	3710      	adds	r7, #16
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bd80      	pop	{r7, pc}

08009a02 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a02:	b480      	push	{r7}
 8009a04:	b095      	sub	sp, #84	@ 0x54
 8009a06:	af00      	add	r7, sp, #0
 8009a08:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a12:	e853 3f00 	ldrex	r3, [r3]
 8009a16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	461a      	mov	r2, r3
 8009a26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a28:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a2a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a30:	e841 2300 	strex	r3, r2, [r1]
 8009a34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d1e6      	bne.n	8009a0a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	3308      	adds	r3, #8
 8009a42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a44:	6a3b      	ldr	r3, [r7, #32]
 8009a46:	e853 3f00 	ldrex	r3, [r3]
 8009a4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a4c:	69fb      	ldr	r3, [r7, #28]
 8009a4e:	f023 0301 	bic.w	r3, r3, #1
 8009a52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	3308      	adds	r3, #8
 8009a5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a64:	e841 2300 	strex	r3, r2, [r1]
 8009a68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d1e5      	bne.n	8009a3c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d118      	bne.n	8009aaa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	e853 3f00 	ldrex	r3, [r3]
 8009a84:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	f023 0310 	bic.w	r3, r3, #16
 8009a8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	461a      	mov	r2, r3
 8009a94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a96:	61bb      	str	r3, [r7, #24]
 8009a98:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a9a:	6979      	ldr	r1, [r7, #20]
 8009a9c:	69ba      	ldr	r2, [r7, #24]
 8009a9e:	e841 2300 	strex	r3, r2, [r1]
 8009aa2:	613b      	str	r3, [r7, #16]
   return(result);
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d1e6      	bne.n	8009a78 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2220      	movs	r2, #32
 8009aae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2200      	movs	r2, #0
 8009abc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009abe:	bf00      	nop
 8009ac0:	3754      	adds	r7, #84	@ 0x54
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac8:	4770      	bx	lr

08009aca <__cvt>:
 8009aca:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ace:	ec57 6b10 	vmov	r6, r7, d0
 8009ad2:	2f00      	cmp	r7, #0
 8009ad4:	460c      	mov	r4, r1
 8009ad6:	4619      	mov	r1, r3
 8009ad8:	463b      	mov	r3, r7
 8009ada:	bfbb      	ittet	lt
 8009adc:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009ae0:	461f      	movlt	r7, r3
 8009ae2:	2300      	movge	r3, #0
 8009ae4:	232d      	movlt	r3, #45	@ 0x2d
 8009ae6:	700b      	strb	r3, [r1, #0]
 8009ae8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009aea:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009aee:	4691      	mov	r9, r2
 8009af0:	f023 0820 	bic.w	r8, r3, #32
 8009af4:	bfbc      	itt	lt
 8009af6:	4632      	movlt	r2, r6
 8009af8:	4616      	movlt	r6, r2
 8009afa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009afe:	d005      	beq.n	8009b0c <__cvt+0x42>
 8009b00:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009b04:	d100      	bne.n	8009b08 <__cvt+0x3e>
 8009b06:	3401      	adds	r4, #1
 8009b08:	2102      	movs	r1, #2
 8009b0a:	e000      	b.n	8009b0e <__cvt+0x44>
 8009b0c:	2103      	movs	r1, #3
 8009b0e:	ab03      	add	r3, sp, #12
 8009b10:	9301      	str	r3, [sp, #4]
 8009b12:	ab02      	add	r3, sp, #8
 8009b14:	9300      	str	r3, [sp, #0]
 8009b16:	ec47 6b10 	vmov	d0, r6, r7
 8009b1a:	4653      	mov	r3, sl
 8009b1c:	4622      	mov	r2, r4
 8009b1e:	f000 fed3 	bl	800a8c8 <_dtoa_r>
 8009b22:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009b26:	4605      	mov	r5, r0
 8009b28:	d119      	bne.n	8009b5e <__cvt+0x94>
 8009b2a:	f019 0f01 	tst.w	r9, #1
 8009b2e:	d00e      	beq.n	8009b4e <__cvt+0x84>
 8009b30:	eb00 0904 	add.w	r9, r0, r4
 8009b34:	2200      	movs	r2, #0
 8009b36:	2300      	movs	r3, #0
 8009b38:	4630      	mov	r0, r6
 8009b3a:	4639      	mov	r1, r7
 8009b3c:	f7f6 ffc4 	bl	8000ac8 <__aeabi_dcmpeq>
 8009b40:	b108      	cbz	r0, 8009b46 <__cvt+0x7c>
 8009b42:	f8cd 900c 	str.w	r9, [sp, #12]
 8009b46:	2230      	movs	r2, #48	@ 0x30
 8009b48:	9b03      	ldr	r3, [sp, #12]
 8009b4a:	454b      	cmp	r3, r9
 8009b4c:	d31e      	bcc.n	8009b8c <__cvt+0xc2>
 8009b4e:	9b03      	ldr	r3, [sp, #12]
 8009b50:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b52:	1b5b      	subs	r3, r3, r5
 8009b54:	4628      	mov	r0, r5
 8009b56:	6013      	str	r3, [r2, #0]
 8009b58:	b004      	add	sp, #16
 8009b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b5e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009b62:	eb00 0904 	add.w	r9, r0, r4
 8009b66:	d1e5      	bne.n	8009b34 <__cvt+0x6a>
 8009b68:	7803      	ldrb	r3, [r0, #0]
 8009b6a:	2b30      	cmp	r3, #48	@ 0x30
 8009b6c:	d10a      	bne.n	8009b84 <__cvt+0xba>
 8009b6e:	2200      	movs	r2, #0
 8009b70:	2300      	movs	r3, #0
 8009b72:	4630      	mov	r0, r6
 8009b74:	4639      	mov	r1, r7
 8009b76:	f7f6 ffa7 	bl	8000ac8 <__aeabi_dcmpeq>
 8009b7a:	b918      	cbnz	r0, 8009b84 <__cvt+0xba>
 8009b7c:	f1c4 0401 	rsb	r4, r4, #1
 8009b80:	f8ca 4000 	str.w	r4, [sl]
 8009b84:	f8da 3000 	ldr.w	r3, [sl]
 8009b88:	4499      	add	r9, r3
 8009b8a:	e7d3      	b.n	8009b34 <__cvt+0x6a>
 8009b8c:	1c59      	adds	r1, r3, #1
 8009b8e:	9103      	str	r1, [sp, #12]
 8009b90:	701a      	strb	r2, [r3, #0]
 8009b92:	e7d9      	b.n	8009b48 <__cvt+0x7e>

08009b94 <__exponent>:
 8009b94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b96:	2900      	cmp	r1, #0
 8009b98:	bfba      	itte	lt
 8009b9a:	4249      	neglt	r1, r1
 8009b9c:	232d      	movlt	r3, #45	@ 0x2d
 8009b9e:	232b      	movge	r3, #43	@ 0x2b
 8009ba0:	2909      	cmp	r1, #9
 8009ba2:	7002      	strb	r2, [r0, #0]
 8009ba4:	7043      	strb	r3, [r0, #1]
 8009ba6:	dd29      	ble.n	8009bfc <__exponent+0x68>
 8009ba8:	f10d 0307 	add.w	r3, sp, #7
 8009bac:	461d      	mov	r5, r3
 8009bae:	270a      	movs	r7, #10
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	fbb1 f6f7 	udiv	r6, r1, r7
 8009bb6:	fb07 1416 	mls	r4, r7, r6, r1
 8009bba:	3430      	adds	r4, #48	@ 0x30
 8009bbc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009bc0:	460c      	mov	r4, r1
 8009bc2:	2c63      	cmp	r4, #99	@ 0x63
 8009bc4:	f103 33ff 	add.w	r3, r3, #4294967295
 8009bc8:	4631      	mov	r1, r6
 8009bca:	dcf1      	bgt.n	8009bb0 <__exponent+0x1c>
 8009bcc:	3130      	adds	r1, #48	@ 0x30
 8009bce:	1e94      	subs	r4, r2, #2
 8009bd0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009bd4:	1c41      	adds	r1, r0, #1
 8009bd6:	4623      	mov	r3, r4
 8009bd8:	42ab      	cmp	r3, r5
 8009bda:	d30a      	bcc.n	8009bf2 <__exponent+0x5e>
 8009bdc:	f10d 0309 	add.w	r3, sp, #9
 8009be0:	1a9b      	subs	r3, r3, r2
 8009be2:	42ac      	cmp	r4, r5
 8009be4:	bf88      	it	hi
 8009be6:	2300      	movhi	r3, #0
 8009be8:	3302      	adds	r3, #2
 8009bea:	4403      	add	r3, r0
 8009bec:	1a18      	subs	r0, r3, r0
 8009bee:	b003      	add	sp, #12
 8009bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bf2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009bf6:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009bfa:	e7ed      	b.n	8009bd8 <__exponent+0x44>
 8009bfc:	2330      	movs	r3, #48	@ 0x30
 8009bfe:	3130      	adds	r1, #48	@ 0x30
 8009c00:	7083      	strb	r3, [r0, #2]
 8009c02:	70c1      	strb	r1, [r0, #3]
 8009c04:	1d03      	adds	r3, r0, #4
 8009c06:	e7f1      	b.n	8009bec <__exponent+0x58>

08009c08 <_printf_float>:
 8009c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c0c:	b08d      	sub	sp, #52	@ 0x34
 8009c0e:	460c      	mov	r4, r1
 8009c10:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009c14:	4616      	mov	r6, r2
 8009c16:	461f      	mov	r7, r3
 8009c18:	4605      	mov	r5, r0
 8009c1a:	f000 fd45 	bl	800a6a8 <_localeconv_r>
 8009c1e:	6803      	ldr	r3, [r0, #0]
 8009c20:	9304      	str	r3, [sp, #16]
 8009c22:	4618      	mov	r0, r3
 8009c24:	f7f6 fb24 	bl	8000270 <strlen>
 8009c28:	2300      	movs	r3, #0
 8009c2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c2c:	f8d8 3000 	ldr.w	r3, [r8]
 8009c30:	9005      	str	r0, [sp, #20]
 8009c32:	3307      	adds	r3, #7
 8009c34:	f023 0307 	bic.w	r3, r3, #7
 8009c38:	f103 0208 	add.w	r2, r3, #8
 8009c3c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009c40:	f8d4 b000 	ldr.w	fp, [r4]
 8009c44:	f8c8 2000 	str.w	r2, [r8]
 8009c48:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009c4c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009c50:	9307      	str	r3, [sp, #28]
 8009c52:	f8cd 8018 	str.w	r8, [sp, #24]
 8009c56:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009c5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009c5e:	4b9c      	ldr	r3, [pc, #624]	@ (8009ed0 <_printf_float+0x2c8>)
 8009c60:	f04f 32ff 	mov.w	r2, #4294967295
 8009c64:	f7f6 ff62 	bl	8000b2c <__aeabi_dcmpun>
 8009c68:	bb70      	cbnz	r0, 8009cc8 <_printf_float+0xc0>
 8009c6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009c6e:	4b98      	ldr	r3, [pc, #608]	@ (8009ed0 <_printf_float+0x2c8>)
 8009c70:	f04f 32ff 	mov.w	r2, #4294967295
 8009c74:	f7f6 ff3c 	bl	8000af0 <__aeabi_dcmple>
 8009c78:	bb30      	cbnz	r0, 8009cc8 <_printf_float+0xc0>
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	4640      	mov	r0, r8
 8009c80:	4649      	mov	r1, r9
 8009c82:	f7f6 ff2b 	bl	8000adc <__aeabi_dcmplt>
 8009c86:	b110      	cbz	r0, 8009c8e <_printf_float+0x86>
 8009c88:	232d      	movs	r3, #45	@ 0x2d
 8009c8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c8e:	4a91      	ldr	r2, [pc, #580]	@ (8009ed4 <_printf_float+0x2cc>)
 8009c90:	4b91      	ldr	r3, [pc, #580]	@ (8009ed8 <_printf_float+0x2d0>)
 8009c92:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009c96:	bf8c      	ite	hi
 8009c98:	4690      	movhi	r8, r2
 8009c9a:	4698      	movls	r8, r3
 8009c9c:	2303      	movs	r3, #3
 8009c9e:	6123      	str	r3, [r4, #16]
 8009ca0:	f02b 0304 	bic.w	r3, fp, #4
 8009ca4:	6023      	str	r3, [r4, #0]
 8009ca6:	f04f 0900 	mov.w	r9, #0
 8009caa:	9700      	str	r7, [sp, #0]
 8009cac:	4633      	mov	r3, r6
 8009cae:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009cb0:	4621      	mov	r1, r4
 8009cb2:	4628      	mov	r0, r5
 8009cb4:	f000 f9d2 	bl	800a05c <_printf_common>
 8009cb8:	3001      	adds	r0, #1
 8009cba:	f040 808d 	bne.w	8009dd8 <_printf_float+0x1d0>
 8009cbe:	f04f 30ff 	mov.w	r0, #4294967295
 8009cc2:	b00d      	add	sp, #52	@ 0x34
 8009cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cc8:	4642      	mov	r2, r8
 8009cca:	464b      	mov	r3, r9
 8009ccc:	4640      	mov	r0, r8
 8009cce:	4649      	mov	r1, r9
 8009cd0:	f7f6 ff2c 	bl	8000b2c <__aeabi_dcmpun>
 8009cd4:	b140      	cbz	r0, 8009ce8 <_printf_float+0xe0>
 8009cd6:	464b      	mov	r3, r9
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	bfbc      	itt	lt
 8009cdc:	232d      	movlt	r3, #45	@ 0x2d
 8009cde:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009ce2:	4a7e      	ldr	r2, [pc, #504]	@ (8009edc <_printf_float+0x2d4>)
 8009ce4:	4b7e      	ldr	r3, [pc, #504]	@ (8009ee0 <_printf_float+0x2d8>)
 8009ce6:	e7d4      	b.n	8009c92 <_printf_float+0x8a>
 8009ce8:	6863      	ldr	r3, [r4, #4]
 8009cea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009cee:	9206      	str	r2, [sp, #24]
 8009cf0:	1c5a      	adds	r2, r3, #1
 8009cf2:	d13b      	bne.n	8009d6c <_printf_float+0x164>
 8009cf4:	2306      	movs	r3, #6
 8009cf6:	6063      	str	r3, [r4, #4]
 8009cf8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	6022      	str	r2, [r4, #0]
 8009d00:	9303      	str	r3, [sp, #12]
 8009d02:	ab0a      	add	r3, sp, #40	@ 0x28
 8009d04:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009d08:	ab09      	add	r3, sp, #36	@ 0x24
 8009d0a:	9300      	str	r3, [sp, #0]
 8009d0c:	6861      	ldr	r1, [r4, #4]
 8009d0e:	ec49 8b10 	vmov	d0, r8, r9
 8009d12:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009d16:	4628      	mov	r0, r5
 8009d18:	f7ff fed7 	bl	8009aca <__cvt>
 8009d1c:	9b06      	ldr	r3, [sp, #24]
 8009d1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009d20:	2b47      	cmp	r3, #71	@ 0x47
 8009d22:	4680      	mov	r8, r0
 8009d24:	d129      	bne.n	8009d7a <_printf_float+0x172>
 8009d26:	1cc8      	adds	r0, r1, #3
 8009d28:	db02      	blt.n	8009d30 <_printf_float+0x128>
 8009d2a:	6863      	ldr	r3, [r4, #4]
 8009d2c:	4299      	cmp	r1, r3
 8009d2e:	dd41      	ble.n	8009db4 <_printf_float+0x1ac>
 8009d30:	f1aa 0a02 	sub.w	sl, sl, #2
 8009d34:	fa5f fa8a 	uxtb.w	sl, sl
 8009d38:	3901      	subs	r1, #1
 8009d3a:	4652      	mov	r2, sl
 8009d3c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009d40:	9109      	str	r1, [sp, #36]	@ 0x24
 8009d42:	f7ff ff27 	bl	8009b94 <__exponent>
 8009d46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d48:	1813      	adds	r3, r2, r0
 8009d4a:	2a01      	cmp	r2, #1
 8009d4c:	4681      	mov	r9, r0
 8009d4e:	6123      	str	r3, [r4, #16]
 8009d50:	dc02      	bgt.n	8009d58 <_printf_float+0x150>
 8009d52:	6822      	ldr	r2, [r4, #0]
 8009d54:	07d2      	lsls	r2, r2, #31
 8009d56:	d501      	bpl.n	8009d5c <_printf_float+0x154>
 8009d58:	3301      	adds	r3, #1
 8009d5a:	6123      	str	r3, [r4, #16]
 8009d5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d0a2      	beq.n	8009caa <_printf_float+0xa2>
 8009d64:	232d      	movs	r3, #45	@ 0x2d
 8009d66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d6a:	e79e      	b.n	8009caa <_printf_float+0xa2>
 8009d6c:	9a06      	ldr	r2, [sp, #24]
 8009d6e:	2a47      	cmp	r2, #71	@ 0x47
 8009d70:	d1c2      	bne.n	8009cf8 <_printf_float+0xf0>
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d1c0      	bne.n	8009cf8 <_printf_float+0xf0>
 8009d76:	2301      	movs	r3, #1
 8009d78:	e7bd      	b.n	8009cf6 <_printf_float+0xee>
 8009d7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009d7e:	d9db      	bls.n	8009d38 <_printf_float+0x130>
 8009d80:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009d84:	d118      	bne.n	8009db8 <_printf_float+0x1b0>
 8009d86:	2900      	cmp	r1, #0
 8009d88:	6863      	ldr	r3, [r4, #4]
 8009d8a:	dd0b      	ble.n	8009da4 <_printf_float+0x19c>
 8009d8c:	6121      	str	r1, [r4, #16]
 8009d8e:	b913      	cbnz	r3, 8009d96 <_printf_float+0x18e>
 8009d90:	6822      	ldr	r2, [r4, #0]
 8009d92:	07d0      	lsls	r0, r2, #31
 8009d94:	d502      	bpl.n	8009d9c <_printf_float+0x194>
 8009d96:	3301      	adds	r3, #1
 8009d98:	440b      	add	r3, r1
 8009d9a:	6123      	str	r3, [r4, #16]
 8009d9c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009d9e:	f04f 0900 	mov.w	r9, #0
 8009da2:	e7db      	b.n	8009d5c <_printf_float+0x154>
 8009da4:	b913      	cbnz	r3, 8009dac <_printf_float+0x1a4>
 8009da6:	6822      	ldr	r2, [r4, #0]
 8009da8:	07d2      	lsls	r2, r2, #31
 8009daa:	d501      	bpl.n	8009db0 <_printf_float+0x1a8>
 8009dac:	3302      	adds	r3, #2
 8009dae:	e7f4      	b.n	8009d9a <_printf_float+0x192>
 8009db0:	2301      	movs	r3, #1
 8009db2:	e7f2      	b.n	8009d9a <_printf_float+0x192>
 8009db4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009db8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009dba:	4299      	cmp	r1, r3
 8009dbc:	db05      	blt.n	8009dca <_printf_float+0x1c2>
 8009dbe:	6823      	ldr	r3, [r4, #0]
 8009dc0:	6121      	str	r1, [r4, #16]
 8009dc2:	07d8      	lsls	r0, r3, #31
 8009dc4:	d5ea      	bpl.n	8009d9c <_printf_float+0x194>
 8009dc6:	1c4b      	adds	r3, r1, #1
 8009dc8:	e7e7      	b.n	8009d9a <_printf_float+0x192>
 8009dca:	2900      	cmp	r1, #0
 8009dcc:	bfd4      	ite	le
 8009dce:	f1c1 0202 	rsble	r2, r1, #2
 8009dd2:	2201      	movgt	r2, #1
 8009dd4:	4413      	add	r3, r2
 8009dd6:	e7e0      	b.n	8009d9a <_printf_float+0x192>
 8009dd8:	6823      	ldr	r3, [r4, #0]
 8009dda:	055a      	lsls	r2, r3, #21
 8009ddc:	d407      	bmi.n	8009dee <_printf_float+0x1e6>
 8009dde:	6923      	ldr	r3, [r4, #16]
 8009de0:	4642      	mov	r2, r8
 8009de2:	4631      	mov	r1, r6
 8009de4:	4628      	mov	r0, r5
 8009de6:	47b8      	blx	r7
 8009de8:	3001      	adds	r0, #1
 8009dea:	d12b      	bne.n	8009e44 <_printf_float+0x23c>
 8009dec:	e767      	b.n	8009cbe <_printf_float+0xb6>
 8009dee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009df2:	f240 80dd 	bls.w	8009fb0 <_printf_float+0x3a8>
 8009df6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	f7f6 fe63 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e02:	2800      	cmp	r0, #0
 8009e04:	d033      	beq.n	8009e6e <_printf_float+0x266>
 8009e06:	4a37      	ldr	r2, [pc, #220]	@ (8009ee4 <_printf_float+0x2dc>)
 8009e08:	2301      	movs	r3, #1
 8009e0a:	4631      	mov	r1, r6
 8009e0c:	4628      	mov	r0, r5
 8009e0e:	47b8      	blx	r7
 8009e10:	3001      	adds	r0, #1
 8009e12:	f43f af54 	beq.w	8009cbe <_printf_float+0xb6>
 8009e16:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009e1a:	4543      	cmp	r3, r8
 8009e1c:	db02      	blt.n	8009e24 <_printf_float+0x21c>
 8009e1e:	6823      	ldr	r3, [r4, #0]
 8009e20:	07d8      	lsls	r0, r3, #31
 8009e22:	d50f      	bpl.n	8009e44 <_printf_float+0x23c>
 8009e24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e28:	4631      	mov	r1, r6
 8009e2a:	4628      	mov	r0, r5
 8009e2c:	47b8      	blx	r7
 8009e2e:	3001      	adds	r0, #1
 8009e30:	f43f af45 	beq.w	8009cbe <_printf_float+0xb6>
 8009e34:	f04f 0900 	mov.w	r9, #0
 8009e38:	f108 38ff 	add.w	r8, r8, #4294967295
 8009e3c:	f104 0a1a 	add.w	sl, r4, #26
 8009e40:	45c8      	cmp	r8, r9
 8009e42:	dc09      	bgt.n	8009e58 <_printf_float+0x250>
 8009e44:	6823      	ldr	r3, [r4, #0]
 8009e46:	079b      	lsls	r3, r3, #30
 8009e48:	f100 8103 	bmi.w	800a052 <_printf_float+0x44a>
 8009e4c:	68e0      	ldr	r0, [r4, #12]
 8009e4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e50:	4298      	cmp	r0, r3
 8009e52:	bfb8      	it	lt
 8009e54:	4618      	movlt	r0, r3
 8009e56:	e734      	b.n	8009cc2 <_printf_float+0xba>
 8009e58:	2301      	movs	r3, #1
 8009e5a:	4652      	mov	r2, sl
 8009e5c:	4631      	mov	r1, r6
 8009e5e:	4628      	mov	r0, r5
 8009e60:	47b8      	blx	r7
 8009e62:	3001      	adds	r0, #1
 8009e64:	f43f af2b 	beq.w	8009cbe <_printf_float+0xb6>
 8009e68:	f109 0901 	add.w	r9, r9, #1
 8009e6c:	e7e8      	b.n	8009e40 <_printf_float+0x238>
 8009e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	dc39      	bgt.n	8009ee8 <_printf_float+0x2e0>
 8009e74:	4a1b      	ldr	r2, [pc, #108]	@ (8009ee4 <_printf_float+0x2dc>)
 8009e76:	2301      	movs	r3, #1
 8009e78:	4631      	mov	r1, r6
 8009e7a:	4628      	mov	r0, r5
 8009e7c:	47b8      	blx	r7
 8009e7e:	3001      	adds	r0, #1
 8009e80:	f43f af1d 	beq.w	8009cbe <_printf_float+0xb6>
 8009e84:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009e88:	ea59 0303 	orrs.w	r3, r9, r3
 8009e8c:	d102      	bne.n	8009e94 <_printf_float+0x28c>
 8009e8e:	6823      	ldr	r3, [r4, #0]
 8009e90:	07d9      	lsls	r1, r3, #31
 8009e92:	d5d7      	bpl.n	8009e44 <_printf_float+0x23c>
 8009e94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e98:	4631      	mov	r1, r6
 8009e9a:	4628      	mov	r0, r5
 8009e9c:	47b8      	blx	r7
 8009e9e:	3001      	adds	r0, #1
 8009ea0:	f43f af0d 	beq.w	8009cbe <_printf_float+0xb6>
 8009ea4:	f04f 0a00 	mov.w	sl, #0
 8009ea8:	f104 0b1a 	add.w	fp, r4, #26
 8009eac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eae:	425b      	negs	r3, r3
 8009eb0:	4553      	cmp	r3, sl
 8009eb2:	dc01      	bgt.n	8009eb8 <_printf_float+0x2b0>
 8009eb4:	464b      	mov	r3, r9
 8009eb6:	e793      	b.n	8009de0 <_printf_float+0x1d8>
 8009eb8:	2301      	movs	r3, #1
 8009eba:	465a      	mov	r2, fp
 8009ebc:	4631      	mov	r1, r6
 8009ebe:	4628      	mov	r0, r5
 8009ec0:	47b8      	blx	r7
 8009ec2:	3001      	adds	r0, #1
 8009ec4:	f43f aefb 	beq.w	8009cbe <_printf_float+0xb6>
 8009ec8:	f10a 0a01 	add.w	sl, sl, #1
 8009ecc:	e7ee      	b.n	8009eac <_printf_float+0x2a4>
 8009ece:	bf00      	nop
 8009ed0:	7fefffff 	.word	0x7fefffff
 8009ed4:	0800f3c4 	.word	0x0800f3c4
 8009ed8:	0800f3c0 	.word	0x0800f3c0
 8009edc:	0800f3cc 	.word	0x0800f3cc
 8009ee0:	0800f3c8 	.word	0x0800f3c8
 8009ee4:	0800f3d0 	.word	0x0800f3d0
 8009ee8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009eea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009eee:	4553      	cmp	r3, sl
 8009ef0:	bfa8      	it	ge
 8009ef2:	4653      	movge	r3, sl
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	4699      	mov	r9, r3
 8009ef8:	dc36      	bgt.n	8009f68 <_printf_float+0x360>
 8009efa:	f04f 0b00 	mov.w	fp, #0
 8009efe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f02:	f104 021a 	add.w	r2, r4, #26
 8009f06:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009f08:	9306      	str	r3, [sp, #24]
 8009f0a:	eba3 0309 	sub.w	r3, r3, r9
 8009f0e:	455b      	cmp	r3, fp
 8009f10:	dc31      	bgt.n	8009f76 <_printf_float+0x36e>
 8009f12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f14:	459a      	cmp	sl, r3
 8009f16:	dc3a      	bgt.n	8009f8e <_printf_float+0x386>
 8009f18:	6823      	ldr	r3, [r4, #0]
 8009f1a:	07da      	lsls	r2, r3, #31
 8009f1c:	d437      	bmi.n	8009f8e <_printf_float+0x386>
 8009f1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f20:	ebaa 0903 	sub.w	r9, sl, r3
 8009f24:	9b06      	ldr	r3, [sp, #24]
 8009f26:	ebaa 0303 	sub.w	r3, sl, r3
 8009f2a:	4599      	cmp	r9, r3
 8009f2c:	bfa8      	it	ge
 8009f2e:	4699      	movge	r9, r3
 8009f30:	f1b9 0f00 	cmp.w	r9, #0
 8009f34:	dc33      	bgt.n	8009f9e <_printf_float+0x396>
 8009f36:	f04f 0800 	mov.w	r8, #0
 8009f3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f3e:	f104 0b1a 	add.w	fp, r4, #26
 8009f42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f44:	ebaa 0303 	sub.w	r3, sl, r3
 8009f48:	eba3 0309 	sub.w	r3, r3, r9
 8009f4c:	4543      	cmp	r3, r8
 8009f4e:	f77f af79 	ble.w	8009e44 <_printf_float+0x23c>
 8009f52:	2301      	movs	r3, #1
 8009f54:	465a      	mov	r2, fp
 8009f56:	4631      	mov	r1, r6
 8009f58:	4628      	mov	r0, r5
 8009f5a:	47b8      	blx	r7
 8009f5c:	3001      	adds	r0, #1
 8009f5e:	f43f aeae 	beq.w	8009cbe <_printf_float+0xb6>
 8009f62:	f108 0801 	add.w	r8, r8, #1
 8009f66:	e7ec      	b.n	8009f42 <_printf_float+0x33a>
 8009f68:	4642      	mov	r2, r8
 8009f6a:	4631      	mov	r1, r6
 8009f6c:	4628      	mov	r0, r5
 8009f6e:	47b8      	blx	r7
 8009f70:	3001      	adds	r0, #1
 8009f72:	d1c2      	bne.n	8009efa <_printf_float+0x2f2>
 8009f74:	e6a3      	b.n	8009cbe <_printf_float+0xb6>
 8009f76:	2301      	movs	r3, #1
 8009f78:	4631      	mov	r1, r6
 8009f7a:	4628      	mov	r0, r5
 8009f7c:	9206      	str	r2, [sp, #24]
 8009f7e:	47b8      	blx	r7
 8009f80:	3001      	adds	r0, #1
 8009f82:	f43f ae9c 	beq.w	8009cbe <_printf_float+0xb6>
 8009f86:	9a06      	ldr	r2, [sp, #24]
 8009f88:	f10b 0b01 	add.w	fp, fp, #1
 8009f8c:	e7bb      	b.n	8009f06 <_printf_float+0x2fe>
 8009f8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f92:	4631      	mov	r1, r6
 8009f94:	4628      	mov	r0, r5
 8009f96:	47b8      	blx	r7
 8009f98:	3001      	adds	r0, #1
 8009f9a:	d1c0      	bne.n	8009f1e <_printf_float+0x316>
 8009f9c:	e68f      	b.n	8009cbe <_printf_float+0xb6>
 8009f9e:	9a06      	ldr	r2, [sp, #24]
 8009fa0:	464b      	mov	r3, r9
 8009fa2:	4442      	add	r2, r8
 8009fa4:	4631      	mov	r1, r6
 8009fa6:	4628      	mov	r0, r5
 8009fa8:	47b8      	blx	r7
 8009faa:	3001      	adds	r0, #1
 8009fac:	d1c3      	bne.n	8009f36 <_printf_float+0x32e>
 8009fae:	e686      	b.n	8009cbe <_printf_float+0xb6>
 8009fb0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009fb4:	f1ba 0f01 	cmp.w	sl, #1
 8009fb8:	dc01      	bgt.n	8009fbe <_printf_float+0x3b6>
 8009fba:	07db      	lsls	r3, r3, #31
 8009fbc:	d536      	bpl.n	800a02c <_printf_float+0x424>
 8009fbe:	2301      	movs	r3, #1
 8009fc0:	4642      	mov	r2, r8
 8009fc2:	4631      	mov	r1, r6
 8009fc4:	4628      	mov	r0, r5
 8009fc6:	47b8      	blx	r7
 8009fc8:	3001      	adds	r0, #1
 8009fca:	f43f ae78 	beq.w	8009cbe <_printf_float+0xb6>
 8009fce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009fd2:	4631      	mov	r1, r6
 8009fd4:	4628      	mov	r0, r5
 8009fd6:	47b8      	blx	r7
 8009fd8:	3001      	adds	r0, #1
 8009fda:	f43f ae70 	beq.w	8009cbe <_printf_float+0xb6>
 8009fde:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009fea:	f7f6 fd6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8009fee:	b9c0      	cbnz	r0, 800a022 <_printf_float+0x41a>
 8009ff0:	4653      	mov	r3, sl
 8009ff2:	f108 0201 	add.w	r2, r8, #1
 8009ff6:	4631      	mov	r1, r6
 8009ff8:	4628      	mov	r0, r5
 8009ffa:	47b8      	blx	r7
 8009ffc:	3001      	adds	r0, #1
 8009ffe:	d10c      	bne.n	800a01a <_printf_float+0x412>
 800a000:	e65d      	b.n	8009cbe <_printf_float+0xb6>
 800a002:	2301      	movs	r3, #1
 800a004:	465a      	mov	r2, fp
 800a006:	4631      	mov	r1, r6
 800a008:	4628      	mov	r0, r5
 800a00a:	47b8      	blx	r7
 800a00c:	3001      	adds	r0, #1
 800a00e:	f43f ae56 	beq.w	8009cbe <_printf_float+0xb6>
 800a012:	f108 0801 	add.w	r8, r8, #1
 800a016:	45d0      	cmp	r8, sl
 800a018:	dbf3      	blt.n	800a002 <_printf_float+0x3fa>
 800a01a:	464b      	mov	r3, r9
 800a01c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a020:	e6df      	b.n	8009de2 <_printf_float+0x1da>
 800a022:	f04f 0800 	mov.w	r8, #0
 800a026:	f104 0b1a 	add.w	fp, r4, #26
 800a02a:	e7f4      	b.n	800a016 <_printf_float+0x40e>
 800a02c:	2301      	movs	r3, #1
 800a02e:	4642      	mov	r2, r8
 800a030:	e7e1      	b.n	8009ff6 <_printf_float+0x3ee>
 800a032:	2301      	movs	r3, #1
 800a034:	464a      	mov	r2, r9
 800a036:	4631      	mov	r1, r6
 800a038:	4628      	mov	r0, r5
 800a03a:	47b8      	blx	r7
 800a03c:	3001      	adds	r0, #1
 800a03e:	f43f ae3e 	beq.w	8009cbe <_printf_float+0xb6>
 800a042:	f108 0801 	add.w	r8, r8, #1
 800a046:	68e3      	ldr	r3, [r4, #12]
 800a048:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a04a:	1a5b      	subs	r3, r3, r1
 800a04c:	4543      	cmp	r3, r8
 800a04e:	dcf0      	bgt.n	800a032 <_printf_float+0x42a>
 800a050:	e6fc      	b.n	8009e4c <_printf_float+0x244>
 800a052:	f04f 0800 	mov.w	r8, #0
 800a056:	f104 0919 	add.w	r9, r4, #25
 800a05a:	e7f4      	b.n	800a046 <_printf_float+0x43e>

0800a05c <_printf_common>:
 800a05c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a060:	4616      	mov	r6, r2
 800a062:	4698      	mov	r8, r3
 800a064:	688a      	ldr	r2, [r1, #8]
 800a066:	690b      	ldr	r3, [r1, #16]
 800a068:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a06c:	4293      	cmp	r3, r2
 800a06e:	bfb8      	it	lt
 800a070:	4613      	movlt	r3, r2
 800a072:	6033      	str	r3, [r6, #0]
 800a074:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a078:	4607      	mov	r7, r0
 800a07a:	460c      	mov	r4, r1
 800a07c:	b10a      	cbz	r2, 800a082 <_printf_common+0x26>
 800a07e:	3301      	adds	r3, #1
 800a080:	6033      	str	r3, [r6, #0]
 800a082:	6823      	ldr	r3, [r4, #0]
 800a084:	0699      	lsls	r1, r3, #26
 800a086:	bf42      	ittt	mi
 800a088:	6833      	ldrmi	r3, [r6, #0]
 800a08a:	3302      	addmi	r3, #2
 800a08c:	6033      	strmi	r3, [r6, #0]
 800a08e:	6825      	ldr	r5, [r4, #0]
 800a090:	f015 0506 	ands.w	r5, r5, #6
 800a094:	d106      	bne.n	800a0a4 <_printf_common+0x48>
 800a096:	f104 0a19 	add.w	sl, r4, #25
 800a09a:	68e3      	ldr	r3, [r4, #12]
 800a09c:	6832      	ldr	r2, [r6, #0]
 800a09e:	1a9b      	subs	r3, r3, r2
 800a0a0:	42ab      	cmp	r3, r5
 800a0a2:	dc26      	bgt.n	800a0f2 <_printf_common+0x96>
 800a0a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a0a8:	6822      	ldr	r2, [r4, #0]
 800a0aa:	3b00      	subs	r3, #0
 800a0ac:	bf18      	it	ne
 800a0ae:	2301      	movne	r3, #1
 800a0b0:	0692      	lsls	r2, r2, #26
 800a0b2:	d42b      	bmi.n	800a10c <_printf_common+0xb0>
 800a0b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a0b8:	4641      	mov	r1, r8
 800a0ba:	4638      	mov	r0, r7
 800a0bc:	47c8      	blx	r9
 800a0be:	3001      	adds	r0, #1
 800a0c0:	d01e      	beq.n	800a100 <_printf_common+0xa4>
 800a0c2:	6823      	ldr	r3, [r4, #0]
 800a0c4:	6922      	ldr	r2, [r4, #16]
 800a0c6:	f003 0306 	and.w	r3, r3, #6
 800a0ca:	2b04      	cmp	r3, #4
 800a0cc:	bf02      	ittt	eq
 800a0ce:	68e5      	ldreq	r5, [r4, #12]
 800a0d0:	6833      	ldreq	r3, [r6, #0]
 800a0d2:	1aed      	subeq	r5, r5, r3
 800a0d4:	68a3      	ldr	r3, [r4, #8]
 800a0d6:	bf0c      	ite	eq
 800a0d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0dc:	2500      	movne	r5, #0
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	bfc4      	itt	gt
 800a0e2:	1a9b      	subgt	r3, r3, r2
 800a0e4:	18ed      	addgt	r5, r5, r3
 800a0e6:	2600      	movs	r6, #0
 800a0e8:	341a      	adds	r4, #26
 800a0ea:	42b5      	cmp	r5, r6
 800a0ec:	d11a      	bne.n	800a124 <_printf_common+0xc8>
 800a0ee:	2000      	movs	r0, #0
 800a0f0:	e008      	b.n	800a104 <_printf_common+0xa8>
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	4652      	mov	r2, sl
 800a0f6:	4641      	mov	r1, r8
 800a0f8:	4638      	mov	r0, r7
 800a0fa:	47c8      	blx	r9
 800a0fc:	3001      	adds	r0, #1
 800a0fe:	d103      	bne.n	800a108 <_printf_common+0xac>
 800a100:	f04f 30ff 	mov.w	r0, #4294967295
 800a104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a108:	3501      	adds	r5, #1
 800a10a:	e7c6      	b.n	800a09a <_printf_common+0x3e>
 800a10c:	18e1      	adds	r1, r4, r3
 800a10e:	1c5a      	adds	r2, r3, #1
 800a110:	2030      	movs	r0, #48	@ 0x30
 800a112:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a116:	4422      	add	r2, r4
 800a118:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a11c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a120:	3302      	adds	r3, #2
 800a122:	e7c7      	b.n	800a0b4 <_printf_common+0x58>
 800a124:	2301      	movs	r3, #1
 800a126:	4622      	mov	r2, r4
 800a128:	4641      	mov	r1, r8
 800a12a:	4638      	mov	r0, r7
 800a12c:	47c8      	blx	r9
 800a12e:	3001      	adds	r0, #1
 800a130:	d0e6      	beq.n	800a100 <_printf_common+0xa4>
 800a132:	3601      	adds	r6, #1
 800a134:	e7d9      	b.n	800a0ea <_printf_common+0x8e>
	...

0800a138 <_printf_i>:
 800a138:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a13c:	7e0f      	ldrb	r7, [r1, #24]
 800a13e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a140:	2f78      	cmp	r7, #120	@ 0x78
 800a142:	4691      	mov	r9, r2
 800a144:	4680      	mov	r8, r0
 800a146:	460c      	mov	r4, r1
 800a148:	469a      	mov	sl, r3
 800a14a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a14e:	d807      	bhi.n	800a160 <_printf_i+0x28>
 800a150:	2f62      	cmp	r7, #98	@ 0x62
 800a152:	d80a      	bhi.n	800a16a <_printf_i+0x32>
 800a154:	2f00      	cmp	r7, #0
 800a156:	f000 80d1 	beq.w	800a2fc <_printf_i+0x1c4>
 800a15a:	2f58      	cmp	r7, #88	@ 0x58
 800a15c:	f000 80b8 	beq.w	800a2d0 <_printf_i+0x198>
 800a160:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a164:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a168:	e03a      	b.n	800a1e0 <_printf_i+0xa8>
 800a16a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a16e:	2b15      	cmp	r3, #21
 800a170:	d8f6      	bhi.n	800a160 <_printf_i+0x28>
 800a172:	a101      	add	r1, pc, #4	@ (adr r1, 800a178 <_printf_i+0x40>)
 800a174:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a178:	0800a1d1 	.word	0x0800a1d1
 800a17c:	0800a1e5 	.word	0x0800a1e5
 800a180:	0800a161 	.word	0x0800a161
 800a184:	0800a161 	.word	0x0800a161
 800a188:	0800a161 	.word	0x0800a161
 800a18c:	0800a161 	.word	0x0800a161
 800a190:	0800a1e5 	.word	0x0800a1e5
 800a194:	0800a161 	.word	0x0800a161
 800a198:	0800a161 	.word	0x0800a161
 800a19c:	0800a161 	.word	0x0800a161
 800a1a0:	0800a161 	.word	0x0800a161
 800a1a4:	0800a2e3 	.word	0x0800a2e3
 800a1a8:	0800a20f 	.word	0x0800a20f
 800a1ac:	0800a29d 	.word	0x0800a29d
 800a1b0:	0800a161 	.word	0x0800a161
 800a1b4:	0800a161 	.word	0x0800a161
 800a1b8:	0800a305 	.word	0x0800a305
 800a1bc:	0800a161 	.word	0x0800a161
 800a1c0:	0800a20f 	.word	0x0800a20f
 800a1c4:	0800a161 	.word	0x0800a161
 800a1c8:	0800a161 	.word	0x0800a161
 800a1cc:	0800a2a5 	.word	0x0800a2a5
 800a1d0:	6833      	ldr	r3, [r6, #0]
 800a1d2:	1d1a      	adds	r2, r3, #4
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	6032      	str	r2, [r6, #0]
 800a1d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a1dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	e09c      	b.n	800a31e <_printf_i+0x1e6>
 800a1e4:	6833      	ldr	r3, [r6, #0]
 800a1e6:	6820      	ldr	r0, [r4, #0]
 800a1e8:	1d19      	adds	r1, r3, #4
 800a1ea:	6031      	str	r1, [r6, #0]
 800a1ec:	0606      	lsls	r6, r0, #24
 800a1ee:	d501      	bpl.n	800a1f4 <_printf_i+0xbc>
 800a1f0:	681d      	ldr	r5, [r3, #0]
 800a1f2:	e003      	b.n	800a1fc <_printf_i+0xc4>
 800a1f4:	0645      	lsls	r5, r0, #25
 800a1f6:	d5fb      	bpl.n	800a1f0 <_printf_i+0xb8>
 800a1f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a1fc:	2d00      	cmp	r5, #0
 800a1fe:	da03      	bge.n	800a208 <_printf_i+0xd0>
 800a200:	232d      	movs	r3, #45	@ 0x2d
 800a202:	426d      	negs	r5, r5
 800a204:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a208:	4858      	ldr	r0, [pc, #352]	@ (800a36c <_printf_i+0x234>)
 800a20a:	230a      	movs	r3, #10
 800a20c:	e011      	b.n	800a232 <_printf_i+0xfa>
 800a20e:	6821      	ldr	r1, [r4, #0]
 800a210:	6833      	ldr	r3, [r6, #0]
 800a212:	0608      	lsls	r0, r1, #24
 800a214:	f853 5b04 	ldr.w	r5, [r3], #4
 800a218:	d402      	bmi.n	800a220 <_printf_i+0xe8>
 800a21a:	0649      	lsls	r1, r1, #25
 800a21c:	bf48      	it	mi
 800a21e:	b2ad      	uxthmi	r5, r5
 800a220:	2f6f      	cmp	r7, #111	@ 0x6f
 800a222:	4852      	ldr	r0, [pc, #328]	@ (800a36c <_printf_i+0x234>)
 800a224:	6033      	str	r3, [r6, #0]
 800a226:	bf14      	ite	ne
 800a228:	230a      	movne	r3, #10
 800a22a:	2308      	moveq	r3, #8
 800a22c:	2100      	movs	r1, #0
 800a22e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a232:	6866      	ldr	r6, [r4, #4]
 800a234:	60a6      	str	r6, [r4, #8]
 800a236:	2e00      	cmp	r6, #0
 800a238:	db05      	blt.n	800a246 <_printf_i+0x10e>
 800a23a:	6821      	ldr	r1, [r4, #0]
 800a23c:	432e      	orrs	r6, r5
 800a23e:	f021 0104 	bic.w	r1, r1, #4
 800a242:	6021      	str	r1, [r4, #0]
 800a244:	d04b      	beq.n	800a2de <_printf_i+0x1a6>
 800a246:	4616      	mov	r6, r2
 800a248:	fbb5 f1f3 	udiv	r1, r5, r3
 800a24c:	fb03 5711 	mls	r7, r3, r1, r5
 800a250:	5dc7      	ldrb	r7, [r0, r7]
 800a252:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a256:	462f      	mov	r7, r5
 800a258:	42bb      	cmp	r3, r7
 800a25a:	460d      	mov	r5, r1
 800a25c:	d9f4      	bls.n	800a248 <_printf_i+0x110>
 800a25e:	2b08      	cmp	r3, #8
 800a260:	d10b      	bne.n	800a27a <_printf_i+0x142>
 800a262:	6823      	ldr	r3, [r4, #0]
 800a264:	07df      	lsls	r7, r3, #31
 800a266:	d508      	bpl.n	800a27a <_printf_i+0x142>
 800a268:	6923      	ldr	r3, [r4, #16]
 800a26a:	6861      	ldr	r1, [r4, #4]
 800a26c:	4299      	cmp	r1, r3
 800a26e:	bfde      	ittt	le
 800a270:	2330      	movle	r3, #48	@ 0x30
 800a272:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a276:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a27a:	1b92      	subs	r2, r2, r6
 800a27c:	6122      	str	r2, [r4, #16]
 800a27e:	f8cd a000 	str.w	sl, [sp]
 800a282:	464b      	mov	r3, r9
 800a284:	aa03      	add	r2, sp, #12
 800a286:	4621      	mov	r1, r4
 800a288:	4640      	mov	r0, r8
 800a28a:	f7ff fee7 	bl	800a05c <_printf_common>
 800a28e:	3001      	adds	r0, #1
 800a290:	d14a      	bne.n	800a328 <_printf_i+0x1f0>
 800a292:	f04f 30ff 	mov.w	r0, #4294967295
 800a296:	b004      	add	sp, #16
 800a298:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a29c:	6823      	ldr	r3, [r4, #0]
 800a29e:	f043 0320 	orr.w	r3, r3, #32
 800a2a2:	6023      	str	r3, [r4, #0]
 800a2a4:	4832      	ldr	r0, [pc, #200]	@ (800a370 <_printf_i+0x238>)
 800a2a6:	2778      	movs	r7, #120	@ 0x78
 800a2a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a2ac:	6823      	ldr	r3, [r4, #0]
 800a2ae:	6831      	ldr	r1, [r6, #0]
 800a2b0:	061f      	lsls	r7, r3, #24
 800a2b2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a2b6:	d402      	bmi.n	800a2be <_printf_i+0x186>
 800a2b8:	065f      	lsls	r7, r3, #25
 800a2ba:	bf48      	it	mi
 800a2bc:	b2ad      	uxthmi	r5, r5
 800a2be:	6031      	str	r1, [r6, #0]
 800a2c0:	07d9      	lsls	r1, r3, #31
 800a2c2:	bf44      	itt	mi
 800a2c4:	f043 0320 	orrmi.w	r3, r3, #32
 800a2c8:	6023      	strmi	r3, [r4, #0]
 800a2ca:	b11d      	cbz	r5, 800a2d4 <_printf_i+0x19c>
 800a2cc:	2310      	movs	r3, #16
 800a2ce:	e7ad      	b.n	800a22c <_printf_i+0xf4>
 800a2d0:	4826      	ldr	r0, [pc, #152]	@ (800a36c <_printf_i+0x234>)
 800a2d2:	e7e9      	b.n	800a2a8 <_printf_i+0x170>
 800a2d4:	6823      	ldr	r3, [r4, #0]
 800a2d6:	f023 0320 	bic.w	r3, r3, #32
 800a2da:	6023      	str	r3, [r4, #0]
 800a2dc:	e7f6      	b.n	800a2cc <_printf_i+0x194>
 800a2de:	4616      	mov	r6, r2
 800a2e0:	e7bd      	b.n	800a25e <_printf_i+0x126>
 800a2e2:	6833      	ldr	r3, [r6, #0]
 800a2e4:	6825      	ldr	r5, [r4, #0]
 800a2e6:	6961      	ldr	r1, [r4, #20]
 800a2e8:	1d18      	adds	r0, r3, #4
 800a2ea:	6030      	str	r0, [r6, #0]
 800a2ec:	062e      	lsls	r6, r5, #24
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	d501      	bpl.n	800a2f6 <_printf_i+0x1be>
 800a2f2:	6019      	str	r1, [r3, #0]
 800a2f4:	e002      	b.n	800a2fc <_printf_i+0x1c4>
 800a2f6:	0668      	lsls	r0, r5, #25
 800a2f8:	d5fb      	bpl.n	800a2f2 <_printf_i+0x1ba>
 800a2fa:	8019      	strh	r1, [r3, #0]
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	6123      	str	r3, [r4, #16]
 800a300:	4616      	mov	r6, r2
 800a302:	e7bc      	b.n	800a27e <_printf_i+0x146>
 800a304:	6833      	ldr	r3, [r6, #0]
 800a306:	1d1a      	adds	r2, r3, #4
 800a308:	6032      	str	r2, [r6, #0]
 800a30a:	681e      	ldr	r6, [r3, #0]
 800a30c:	6862      	ldr	r2, [r4, #4]
 800a30e:	2100      	movs	r1, #0
 800a310:	4630      	mov	r0, r6
 800a312:	f7f5 ff5d 	bl	80001d0 <memchr>
 800a316:	b108      	cbz	r0, 800a31c <_printf_i+0x1e4>
 800a318:	1b80      	subs	r0, r0, r6
 800a31a:	6060      	str	r0, [r4, #4]
 800a31c:	6863      	ldr	r3, [r4, #4]
 800a31e:	6123      	str	r3, [r4, #16]
 800a320:	2300      	movs	r3, #0
 800a322:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a326:	e7aa      	b.n	800a27e <_printf_i+0x146>
 800a328:	6923      	ldr	r3, [r4, #16]
 800a32a:	4632      	mov	r2, r6
 800a32c:	4649      	mov	r1, r9
 800a32e:	4640      	mov	r0, r8
 800a330:	47d0      	blx	sl
 800a332:	3001      	adds	r0, #1
 800a334:	d0ad      	beq.n	800a292 <_printf_i+0x15a>
 800a336:	6823      	ldr	r3, [r4, #0]
 800a338:	079b      	lsls	r3, r3, #30
 800a33a:	d413      	bmi.n	800a364 <_printf_i+0x22c>
 800a33c:	68e0      	ldr	r0, [r4, #12]
 800a33e:	9b03      	ldr	r3, [sp, #12]
 800a340:	4298      	cmp	r0, r3
 800a342:	bfb8      	it	lt
 800a344:	4618      	movlt	r0, r3
 800a346:	e7a6      	b.n	800a296 <_printf_i+0x15e>
 800a348:	2301      	movs	r3, #1
 800a34a:	4632      	mov	r2, r6
 800a34c:	4649      	mov	r1, r9
 800a34e:	4640      	mov	r0, r8
 800a350:	47d0      	blx	sl
 800a352:	3001      	adds	r0, #1
 800a354:	d09d      	beq.n	800a292 <_printf_i+0x15a>
 800a356:	3501      	adds	r5, #1
 800a358:	68e3      	ldr	r3, [r4, #12]
 800a35a:	9903      	ldr	r1, [sp, #12]
 800a35c:	1a5b      	subs	r3, r3, r1
 800a35e:	42ab      	cmp	r3, r5
 800a360:	dcf2      	bgt.n	800a348 <_printf_i+0x210>
 800a362:	e7eb      	b.n	800a33c <_printf_i+0x204>
 800a364:	2500      	movs	r5, #0
 800a366:	f104 0619 	add.w	r6, r4, #25
 800a36a:	e7f5      	b.n	800a358 <_printf_i+0x220>
 800a36c:	0800f3d2 	.word	0x0800f3d2
 800a370:	0800f3e3 	.word	0x0800f3e3

0800a374 <std>:
 800a374:	2300      	movs	r3, #0
 800a376:	b510      	push	{r4, lr}
 800a378:	4604      	mov	r4, r0
 800a37a:	e9c0 3300 	strd	r3, r3, [r0]
 800a37e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a382:	6083      	str	r3, [r0, #8]
 800a384:	8181      	strh	r1, [r0, #12]
 800a386:	6643      	str	r3, [r0, #100]	@ 0x64
 800a388:	81c2      	strh	r2, [r0, #14]
 800a38a:	6183      	str	r3, [r0, #24]
 800a38c:	4619      	mov	r1, r3
 800a38e:	2208      	movs	r2, #8
 800a390:	305c      	adds	r0, #92	@ 0x5c
 800a392:	f000 f981 	bl	800a698 <memset>
 800a396:	4b0d      	ldr	r3, [pc, #52]	@ (800a3cc <std+0x58>)
 800a398:	6263      	str	r3, [r4, #36]	@ 0x24
 800a39a:	4b0d      	ldr	r3, [pc, #52]	@ (800a3d0 <std+0x5c>)
 800a39c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a39e:	4b0d      	ldr	r3, [pc, #52]	@ (800a3d4 <std+0x60>)
 800a3a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a3a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a3d8 <std+0x64>)
 800a3a4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a3a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a3dc <std+0x68>)
 800a3a8:	6224      	str	r4, [r4, #32]
 800a3aa:	429c      	cmp	r4, r3
 800a3ac:	d006      	beq.n	800a3bc <std+0x48>
 800a3ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a3b2:	4294      	cmp	r4, r2
 800a3b4:	d002      	beq.n	800a3bc <std+0x48>
 800a3b6:	33d0      	adds	r3, #208	@ 0xd0
 800a3b8:	429c      	cmp	r4, r3
 800a3ba:	d105      	bne.n	800a3c8 <std+0x54>
 800a3bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a3c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3c4:	f000 b9e4 	b.w	800a790 <__retarget_lock_init_recursive>
 800a3c8:	bd10      	pop	{r4, pc}
 800a3ca:	bf00      	nop
 800a3cc:	0800a565 	.word	0x0800a565
 800a3d0:	0800a587 	.word	0x0800a587
 800a3d4:	0800a5bf 	.word	0x0800a5bf
 800a3d8:	0800a5e3 	.word	0x0800a5e3
 800a3dc:	20001f4c 	.word	0x20001f4c

0800a3e0 <stdio_exit_handler>:
 800a3e0:	4a02      	ldr	r2, [pc, #8]	@ (800a3ec <stdio_exit_handler+0xc>)
 800a3e2:	4903      	ldr	r1, [pc, #12]	@ (800a3f0 <stdio_exit_handler+0x10>)
 800a3e4:	4803      	ldr	r0, [pc, #12]	@ (800a3f4 <stdio_exit_handler+0x14>)
 800a3e6:	f000 b869 	b.w	800a4bc <_fwalk_sglue>
 800a3ea:	bf00      	nop
 800a3ec:	20000018 	.word	0x20000018
 800a3f0:	0800c115 	.word	0x0800c115
 800a3f4:	20000028 	.word	0x20000028

0800a3f8 <cleanup_stdio>:
 800a3f8:	6841      	ldr	r1, [r0, #4]
 800a3fa:	4b0c      	ldr	r3, [pc, #48]	@ (800a42c <cleanup_stdio+0x34>)
 800a3fc:	4299      	cmp	r1, r3
 800a3fe:	b510      	push	{r4, lr}
 800a400:	4604      	mov	r4, r0
 800a402:	d001      	beq.n	800a408 <cleanup_stdio+0x10>
 800a404:	f001 fe86 	bl	800c114 <_fflush_r>
 800a408:	68a1      	ldr	r1, [r4, #8]
 800a40a:	4b09      	ldr	r3, [pc, #36]	@ (800a430 <cleanup_stdio+0x38>)
 800a40c:	4299      	cmp	r1, r3
 800a40e:	d002      	beq.n	800a416 <cleanup_stdio+0x1e>
 800a410:	4620      	mov	r0, r4
 800a412:	f001 fe7f 	bl	800c114 <_fflush_r>
 800a416:	68e1      	ldr	r1, [r4, #12]
 800a418:	4b06      	ldr	r3, [pc, #24]	@ (800a434 <cleanup_stdio+0x3c>)
 800a41a:	4299      	cmp	r1, r3
 800a41c:	d004      	beq.n	800a428 <cleanup_stdio+0x30>
 800a41e:	4620      	mov	r0, r4
 800a420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a424:	f001 be76 	b.w	800c114 <_fflush_r>
 800a428:	bd10      	pop	{r4, pc}
 800a42a:	bf00      	nop
 800a42c:	20001f4c 	.word	0x20001f4c
 800a430:	20001fb4 	.word	0x20001fb4
 800a434:	2000201c 	.word	0x2000201c

0800a438 <global_stdio_init.part.0>:
 800a438:	b510      	push	{r4, lr}
 800a43a:	4b0b      	ldr	r3, [pc, #44]	@ (800a468 <global_stdio_init.part.0+0x30>)
 800a43c:	4c0b      	ldr	r4, [pc, #44]	@ (800a46c <global_stdio_init.part.0+0x34>)
 800a43e:	4a0c      	ldr	r2, [pc, #48]	@ (800a470 <global_stdio_init.part.0+0x38>)
 800a440:	601a      	str	r2, [r3, #0]
 800a442:	4620      	mov	r0, r4
 800a444:	2200      	movs	r2, #0
 800a446:	2104      	movs	r1, #4
 800a448:	f7ff ff94 	bl	800a374 <std>
 800a44c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a450:	2201      	movs	r2, #1
 800a452:	2109      	movs	r1, #9
 800a454:	f7ff ff8e 	bl	800a374 <std>
 800a458:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a45c:	2202      	movs	r2, #2
 800a45e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a462:	2112      	movs	r1, #18
 800a464:	f7ff bf86 	b.w	800a374 <std>
 800a468:	20002084 	.word	0x20002084
 800a46c:	20001f4c 	.word	0x20001f4c
 800a470:	0800a3e1 	.word	0x0800a3e1

0800a474 <__sfp_lock_acquire>:
 800a474:	4801      	ldr	r0, [pc, #4]	@ (800a47c <__sfp_lock_acquire+0x8>)
 800a476:	f000 b98c 	b.w	800a792 <__retarget_lock_acquire_recursive>
 800a47a:	bf00      	nop
 800a47c:	2000208d 	.word	0x2000208d

0800a480 <__sfp_lock_release>:
 800a480:	4801      	ldr	r0, [pc, #4]	@ (800a488 <__sfp_lock_release+0x8>)
 800a482:	f000 b987 	b.w	800a794 <__retarget_lock_release_recursive>
 800a486:	bf00      	nop
 800a488:	2000208d 	.word	0x2000208d

0800a48c <__sinit>:
 800a48c:	b510      	push	{r4, lr}
 800a48e:	4604      	mov	r4, r0
 800a490:	f7ff fff0 	bl	800a474 <__sfp_lock_acquire>
 800a494:	6a23      	ldr	r3, [r4, #32]
 800a496:	b11b      	cbz	r3, 800a4a0 <__sinit+0x14>
 800a498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a49c:	f7ff bff0 	b.w	800a480 <__sfp_lock_release>
 800a4a0:	4b04      	ldr	r3, [pc, #16]	@ (800a4b4 <__sinit+0x28>)
 800a4a2:	6223      	str	r3, [r4, #32]
 800a4a4:	4b04      	ldr	r3, [pc, #16]	@ (800a4b8 <__sinit+0x2c>)
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d1f5      	bne.n	800a498 <__sinit+0xc>
 800a4ac:	f7ff ffc4 	bl	800a438 <global_stdio_init.part.0>
 800a4b0:	e7f2      	b.n	800a498 <__sinit+0xc>
 800a4b2:	bf00      	nop
 800a4b4:	0800a3f9 	.word	0x0800a3f9
 800a4b8:	20002084 	.word	0x20002084

0800a4bc <_fwalk_sglue>:
 800a4bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4c0:	4607      	mov	r7, r0
 800a4c2:	4688      	mov	r8, r1
 800a4c4:	4614      	mov	r4, r2
 800a4c6:	2600      	movs	r6, #0
 800a4c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a4cc:	f1b9 0901 	subs.w	r9, r9, #1
 800a4d0:	d505      	bpl.n	800a4de <_fwalk_sglue+0x22>
 800a4d2:	6824      	ldr	r4, [r4, #0]
 800a4d4:	2c00      	cmp	r4, #0
 800a4d6:	d1f7      	bne.n	800a4c8 <_fwalk_sglue+0xc>
 800a4d8:	4630      	mov	r0, r6
 800a4da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4de:	89ab      	ldrh	r3, [r5, #12]
 800a4e0:	2b01      	cmp	r3, #1
 800a4e2:	d907      	bls.n	800a4f4 <_fwalk_sglue+0x38>
 800a4e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a4e8:	3301      	adds	r3, #1
 800a4ea:	d003      	beq.n	800a4f4 <_fwalk_sglue+0x38>
 800a4ec:	4629      	mov	r1, r5
 800a4ee:	4638      	mov	r0, r7
 800a4f0:	47c0      	blx	r8
 800a4f2:	4306      	orrs	r6, r0
 800a4f4:	3568      	adds	r5, #104	@ 0x68
 800a4f6:	e7e9      	b.n	800a4cc <_fwalk_sglue+0x10>

0800a4f8 <sniprintf>:
 800a4f8:	b40c      	push	{r2, r3}
 800a4fa:	b530      	push	{r4, r5, lr}
 800a4fc:	4b18      	ldr	r3, [pc, #96]	@ (800a560 <sniprintf+0x68>)
 800a4fe:	1e0c      	subs	r4, r1, #0
 800a500:	681d      	ldr	r5, [r3, #0]
 800a502:	b09d      	sub	sp, #116	@ 0x74
 800a504:	da08      	bge.n	800a518 <sniprintf+0x20>
 800a506:	238b      	movs	r3, #139	@ 0x8b
 800a508:	602b      	str	r3, [r5, #0]
 800a50a:	f04f 30ff 	mov.w	r0, #4294967295
 800a50e:	b01d      	add	sp, #116	@ 0x74
 800a510:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a514:	b002      	add	sp, #8
 800a516:	4770      	bx	lr
 800a518:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a51c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a520:	f04f 0300 	mov.w	r3, #0
 800a524:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a526:	bf14      	ite	ne
 800a528:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a52c:	4623      	moveq	r3, r4
 800a52e:	9304      	str	r3, [sp, #16]
 800a530:	9307      	str	r3, [sp, #28]
 800a532:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a536:	9002      	str	r0, [sp, #8]
 800a538:	9006      	str	r0, [sp, #24]
 800a53a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a53e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a540:	ab21      	add	r3, sp, #132	@ 0x84
 800a542:	a902      	add	r1, sp, #8
 800a544:	4628      	mov	r0, r5
 800a546:	9301      	str	r3, [sp, #4]
 800a548:	f001 fc64 	bl	800be14 <_svfiprintf_r>
 800a54c:	1c43      	adds	r3, r0, #1
 800a54e:	bfbc      	itt	lt
 800a550:	238b      	movlt	r3, #139	@ 0x8b
 800a552:	602b      	strlt	r3, [r5, #0]
 800a554:	2c00      	cmp	r4, #0
 800a556:	d0da      	beq.n	800a50e <sniprintf+0x16>
 800a558:	9b02      	ldr	r3, [sp, #8]
 800a55a:	2200      	movs	r2, #0
 800a55c:	701a      	strb	r2, [r3, #0]
 800a55e:	e7d6      	b.n	800a50e <sniprintf+0x16>
 800a560:	20000024 	.word	0x20000024

0800a564 <__sread>:
 800a564:	b510      	push	{r4, lr}
 800a566:	460c      	mov	r4, r1
 800a568:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a56c:	f000 f8c2 	bl	800a6f4 <_read_r>
 800a570:	2800      	cmp	r0, #0
 800a572:	bfab      	itete	ge
 800a574:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a576:	89a3      	ldrhlt	r3, [r4, #12]
 800a578:	181b      	addge	r3, r3, r0
 800a57a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a57e:	bfac      	ite	ge
 800a580:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a582:	81a3      	strhlt	r3, [r4, #12]
 800a584:	bd10      	pop	{r4, pc}

0800a586 <__swrite>:
 800a586:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a58a:	461f      	mov	r7, r3
 800a58c:	898b      	ldrh	r3, [r1, #12]
 800a58e:	05db      	lsls	r3, r3, #23
 800a590:	4605      	mov	r5, r0
 800a592:	460c      	mov	r4, r1
 800a594:	4616      	mov	r6, r2
 800a596:	d505      	bpl.n	800a5a4 <__swrite+0x1e>
 800a598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a59c:	2302      	movs	r3, #2
 800a59e:	2200      	movs	r2, #0
 800a5a0:	f000 f896 	bl	800a6d0 <_lseek_r>
 800a5a4:	89a3      	ldrh	r3, [r4, #12]
 800a5a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a5ae:	81a3      	strh	r3, [r4, #12]
 800a5b0:	4632      	mov	r2, r6
 800a5b2:	463b      	mov	r3, r7
 800a5b4:	4628      	mov	r0, r5
 800a5b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5ba:	f000 b8ad 	b.w	800a718 <_write_r>

0800a5be <__sseek>:
 800a5be:	b510      	push	{r4, lr}
 800a5c0:	460c      	mov	r4, r1
 800a5c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5c6:	f000 f883 	bl	800a6d0 <_lseek_r>
 800a5ca:	1c43      	adds	r3, r0, #1
 800a5cc:	89a3      	ldrh	r3, [r4, #12]
 800a5ce:	bf15      	itete	ne
 800a5d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a5d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a5d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a5da:	81a3      	strheq	r3, [r4, #12]
 800a5dc:	bf18      	it	ne
 800a5de:	81a3      	strhne	r3, [r4, #12]
 800a5e0:	bd10      	pop	{r4, pc}

0800a5e2 <__sclose>:
 800a5e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5e6:	f000 b863 	b.w	800a6b0 <_close_r>

0800a5ea <_vsniprintf_r>:
 800a5ea:	b530      	push	{r4, r5, lr}
 800a5ec:	4614      	mov	r4, r2
 800a5ee:	2c00      	cmp	r4, #0
 800a5f0:	b09b      	sub	sp, #108	@ 0x6c
 800a5f2:	4605      	mov	r5, r0
 800a5f4:	461a      	mov	r2, r3
 800a5f6:	da05      	bge.n	800a604 <_vsniprintf_r+0x1a>
 800a5f8:	238b      	movs	r3, #139	@ 0x8b
 800a5fa:	6003      	str	r3, [r0, #0]
 800a5fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a600:	b01b      	add	sp, #108	@ 0x6c
 800a602:	bd30      	pop	{r4, r5, pc}
 800a604:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a608:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a60c:	f04f 0300 	mov.w	r3, #0
 800a610:	9319      	str	r3, [sp, #100]	@ 0x64
 800a612:	bf14      	ite	ne
 800a614:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a618:	4623      	moveq	r3, r4
 800a61a:	9302      	str	r3, [sp, #8]
 800a61c:	9305      	str	r3, [sp, #20]
 800a61e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a622:	9100      	str	r1, [sp, #0]
 800a624:	9104      	str	r1, [sp, #16]
 800a626:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a62a:	4669      	mov	r1, sp
 800a62c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a62e:	f001 fbf1 	bl	800be14 <_svfiprintf_r>
 800a632:	1c43      	adds	r3, r0, #1
 800a634:	bfbc      	itt	lt
 800a636:	238b      	movlt	r3, #139	@ 0x8b
 800a638:	602b      	strlt	r3, [r5, #0]
 800a63a:	2c00      	cmp	r4, #0
 800a63c:	d0e0      	beq.n	800a600 <_vsniprintf_r+0x16>
 800a63e:	9b00      	ldr	r3, [sp, #0]
 800a640:	2200      	movs	r2, #0
 800a642:	701a      	strb	r2, [r3, #0]
 800a644:	e7dc      	b.n	800a600 <_vsniprintf_r+0x16>
	...

0800a648 <vsniprintf>:
 800a648:	b507      	push	{r0, r1, r2, lr}
 800a64a:	9300      	str	r3, [sp, #0]
 800a64c:	4613      	mov	r3, r2
 800a64e:	460a      	mov	r2, r1
 800a650:	4601      	mov	r1, r0
 800a652:	4803      	ldr	r0, [pc, #12]	@ (800a660 <vsniprintf+0x18>)
 800a654:	6800      	ldr	r0, [r0, #0]
 800a656:	f7ff ffc8 	bl	800a5ea <_vsniprintf_r>
 800a65a:	b003      	add	sp, #12
 800a65c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a660:	20000024 	.word	0x20000024

0800a664 <memmove>:
 800a664:	4288      	cmp	r0, r1
 800a666:	b510      	push	{r4, lr}
 800a668:	eb01 0402 	add.w	r4, r1, r2
 800a66c:	d902      	bls.n	800a674 <memmove+0x10>
 800a66e:	4284      	cmp	r4, r0
 800a670:	4623      	mov	r3, r4
 800a672:	d807      	bhi.n	800a684 <memmove+0x20>
 800a674:	1e43      	subs	r3, r0, #1
 800a676:	42a1      	cmp	r1, r4
 800a678:	d008      	beq.n	800a68c <memmove+0x28>
 800a67a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a67e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a682:	e7f8      	b.n	800a676 <memmove+0x12>
 800a684:	4402      	add	r2, r0
 800a686:	4601      	mov	r1, r0
 800a688:	428a      	cmp	r2, r1
 800a68a:	d100      	bne.n	800a68e <memmove+0x2a>
 800a68c:	bd10      	pop	{r4, pc}
 800a68e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a692:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a696:	e7f7      	b.n	800a688 <memmove+0x24>

0800a698 <memset>:
 800a698:	4402      	add	r2, r0
 800a69a:	4603      	mov	r3, r0
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d100      	bne.n	800a6a2 <memset+0xa>
 800a6a0:	4770      	bx	lr
 800a6a2:	f803 1b01 	strb.w	r1, [r3], #1
 800a6a6:	e7f9      	b.n	800a69c <memset+0x4>

0800a6a8 <_localeconv_r>:
 800a6a8:	4800      	ldr	r0, [pc, #0]	@ (800a6ac <_localeconv_r+0x4>)
 800a6aa:	4770      	bx	lr
 800a6ac:	20000164 	.word	0x20000164

0800a6b0 <_close_r>:
 800a6b0:	b538      	push	{r3, r4, r5, lr}
 800a6b2:	4d06      	ldr	r5, [pc, #24]	@ (800a6cc <_close_r+0x1c>)
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	4604      	mov	r4, r0
 800a6b8:	4608      	mov	r0, r1
 800a6ba:	602b      	str	r3, [r5, #0]
 800a6bc:	f7fb f9f4 	bl	8005aa8 <_close>
 800a6c0:	1c43      	adds	r3, r0, #1
 800a6c2:	d102      	bne.n	800a6ca <_close_r+0x1a>
 800a6c4:	682b      	ldr	r3, [r5, #0]
 800a6c6:	b103      	cbz	r3, 800a6ca <_close_r+0x1a>
 800a6c8:	6023      	str	r3, [r4, #0]
 800a6ca:	bd38      	pop	{r3, r4, r5, pc}
 800a6cc:	20002088 	.word	0x20002088

0800a6d0 <_lseek_r>:
 800a6d0:	b538      	push	{r3, r4, r5, lr}
 800a6d2:	4d07      	ldr	r5, [pc, #28]	@ (800a6f0 <_lseek_r+0x20>)
 800a6d4:	4604      	mov	r4, r0
 800a6d6:	4608      	mov	r0, r1
 800a6d8:	4611      	mov	r1, r2
 800a6da:	2200      	movs	r2, #0
 800a6dc:	602a      	str	r2, [r5, #0]
 800a6de:	461a      	mov	r2, r3
 800a6e0:	f7fb fa09 	bl	8005af6 <_lseek>
 800a6e4:	1c43      	adds	r3, r0, #1
 800a6e6:	d102      	bne.n	800a6ee <_lseek_r+0x1e>
 800a6e8:	682b      	ldr	r3, [r5, #0]
 800a6ea:	b103      	cbz	r3, 800a6ee <_lseek_r+0x1e>
 800a6ec:	6023      	str	r3, [r4, #0]
 800a6ee:	bd38      	pop	{r3, r4, r5, pc}
 800a6f0:	20002088 	.word	0x20002088

0800a6f4 <_read_r>:
 800a6f4:	b538      	push	{r3, r4, r5, lr}
 800a6f6:	4d07      	ldr	r5, [pc, #28]	@ (800a714 <_read_r+0x20>)
 800a6f8:	4604      	mov	r4, r0
 800a6fa:	4608      	mov	r0, r1
 800a6fc:	4611      	mov	r1, r2
 800a6fe:	2200      	movs	r2, #0
 800a700:	602a      	str	r2, [r5, #0]
 800a702:	461a      	mov	r2, r3
 800a704:	f7fb f997 	bl	8005a36 <_read>
 800a708:	1c43      	adds	r3, r0, #1
 800a70a:	d102      	bne.n	800a712 <_read_r+0x1e>
 800a70c:	682b      	ldr	r3, [r5, #0]
 800a70e:	b103      	cbz	r3, 800a712 <_read_r+0x1e>
 800a710:	6023      	str	r3, [r4, #0]
 800a712:	bd38      	pop	{r3, r4, r5, pc}
 800a714:	20002088 	.word	0x20002088

0800a718 <_write_r>:
 800a718:	b538      	push	{r3, r4, r5, lr}
 800a71a:	4d07      	ldr	r5, [pc, #28]	@ (800a738 <_write_r+0x20>)
 800a71c:	4604      	mov	r4, r0
 800a71e:	4608      	mov	r0, r1
 800a720:	4611      	mov	r1, r2
 800a722:	2200      	movs	r2, #0
 800a724:	602a      	str	r2, [r5, #0]
 800a726:	461a      	mov	r2, r3
 800a728:	f7fb f9a2 	bl	8005a70 <_write>
 800a72c:	1c43      	adds	r3, r0, #1
 800a72e:	d102      	bne.n	800a736 <_write_r+0x1e>
 800a730:	682b      	ldr	r3, [r5, #0]
 800a732:	b103      	cbz	r3, 800a736 <_write_r+0x1e>
 800a734:	6023      	str	r3, [r4, #0]
 800a736:	bd38      	pop	{r3, r4, r5, pc}
 800a738:	20002088 	.word	0x20002088

0800a73c <__errno>:
 800a73c:	4b01      	ldr	r3, [pc, #4]	@ (800a744 <__errno+0x8>)
 800a73e:	6818      	ldr	r0, [r3, #0]
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop
 800a744:	20000024 	.word	0x20000024

0800a748 <__libc_init_array>:
 800a748:	b570      	push	{r4, r5, r6, lr}
 800a74a:	4d0d      	ldr	r5, [pc, #52]	@ (800a780 <__libc_init_array+0x38>)
 800a74c:	4c0d      	ldr	r4, [pc, #52]	@ (800a784 <__libc_init_array+0x3c>)
 800a74e:	1b64      	subs	r4, r4, r5
 800a750:	10a4      	asrs	r4, r4, #2
 800a752:	2600      	movs	r6, #0
 800a754:	42a6      	cmp	r6, r4
 800a756:	d109      	bne.n	800a76c <__libc_init_array+0x24>
 800a758:	4d0b      	ldr	r5, [pc, #44]	@ (800a788 <__libc_init_array+0x40>)
 800a75a:	4c0c      	ldr	r4, [pc, #48]	@ (800a78c <__libc_init_array+0x44>)
 800a75c:	f002 fed2 	bl	800d504 <_init>
 800a760:	1b64      	subs	r4, r4, r5
 800a762:	10a4      	asrs	r4, r4, #2
 800a764:	2600      	movs	r6, #0
 800a766:	42a6      	cmp	r6, r4
 800a768:	d105      	bne.n	800a776 <__libc_init_array+0x2e>
 800a76a:	bd70      	pop	{r4, r5, r6, pc}
 800a76c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a770:	4798      	blx	r3
 800a772:	3601      	adds	r6, #1
 800a774:	e7ee      	b.n	800a754 <__libc_init_array+0xc>
 800a776:	f855 3b04 	ldr.w	r3, [r5], #4
 800a77a:	4798      	blx	r3
 800a77c:	3601      	adds	r6, #1
 800a77e:	e7f2      	b.n	800a766 <__libc_init_array+0x1e>
 800a780:	0800f78c 	.word	0x0800f78c
 800a784:	0800f78c 	.word	0x0800f78c
 800a788:	0800f78c 	.word	0x0800f78c
 800a78c:	0800f790 	.word	0x0800f790

0800a790 <__retarget_lock_init_recursive>:
 800a790:	4770      	bx	lr

0800a792 <__retarget_lock_acquire_recursive>:
 800a792:	4770      	bx	lr

0800a794 <__retarget_lock_release_recursive>:
 800a794:	4770      	bx	lr

0800a796 <memcpy>:
 800a796:	440a      	add	r2, r1
 800a798:	4291      	cmp	r1, r2
 800a79a:	f100 33ff 	add.w	r3, r0, #4294967295
 800a79e:	d100      	bne.n	800a7a2 <memcpy+0xc>
 800a7a0:	4770      	bx	lr
 800a7a2:	b510      	push	{r4, lr}
 800a7a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a7ac:	4291      	cmp	r1, r2
 800a7ae:	d1f9      	bne.n	800a7a4 <memcpy+0xe>
 800a7b0:	bd10      	pop	{r4, pc}

0800a7b2 <quorem>:
 800a7b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b6:	6903      	ldr	r3, [r0, #16]
 800a7b8:	690c      	ldr	r4, [r1, #16]
 800a7ba:	42a3      	cmp	r3, r4
 800a7bc:	4607      	mov	r7, r0
 800a7be:	db7e      	blt.n	800a8be <quorem+0x10c>
 800a7c0:	3c01      	subs	r4, #1
 800a7c2:	f101 0814 	add.w	r8, r1, #20
 800a7c6:	00a3      	lsls	r3, r4, #2
 800a7c8:	f100 0514 	add.w	r5, r0, #20
 800a7cc:	9300      	str	r3, [sp, #0]
 800a7ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a7d2:	9301      	str	r3, [sp, #4]
 800a7d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a7d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a7dc:	3301      	adds	r3, #1
 800a7de:	429a      	cmp	r2, r3
 800a7e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a7e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800a7e8:	d32e      	bcc.n	800a848 <quorem+0x96>
 800a7ea:	f04f 0a00 	mov.w	sl, #0
 800a7ee:	46c4      	mov	ip, r8
 800a7f0:	46ae      	mov	lr, r5
 800a7f2:	46d3      	mov	fp, sl
 800a7f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a7f8:	b298      	uxth	r0, r3
 800a7fa:	fb06 a000 	mla	r0, r6, r0, sl
 800a7fe:	0c02      	lsrs	r2, r0, #16
 800a800:	0c1b      	lsrs	r3, r3, #16
 800a802:	fb06 2303 	mla	r3, r6, r3, r2
 800a806:	f8de 2000 	ldr.w	r2, [lr]
 800a80a:	b280      	uxth	r0, r0
 800a80c:	b292      	uxth	r2, r2
 800a80e:	1a12      	subs	r2, r2, r0
 800a810:	445a      	add	r2, fp
 800a812:	f8de 0000 	ldr.w	r0, [lr]
 800a816:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a81a:	b29b      	uxth	r3, r3
 800a81c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a820:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a824:	b292      	uxth	r2, r2
 800a826:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a82a:	45e1      	cmp	r9, ip
 800a82c:	f84e 2b04 	str.w	r2, [lr], #4
 800a830:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a834:	d2de      	bcs.n	800a7f4 <quorem+0x42>
 800a836:	9b00      	ldr	r3, [sp, #0]
 800a838:	58eb      	ldr	r3, [r5, r3]
 800a83a:	b92b      	cbnz	r3, 800a848 <quorem+0x96>
 800a83c:	9b01      	ldr	r3, [sp, #4]
 800a83e:	3b04      	subs	r3, #4
 800a840:	429d      	cmp	r5, r3
 800a842:	461a      	mov	r2, r3
 800a844:	d32f      	bcc.n	800a8a6 <quorem+0xf4>
 800a846:	613c      	str	r4, [r7, #16]
 800a848:	4638      	mov	r0, r7
 800a84a:	f001 f97f 	bl	800bb4c <__mcmp>
 800a84e:	2800      	cmp	r0, #0
 800a850:	db25      	blt.n	800a89e <quorem+0xec>
 800a852:	4629      	mov	r1, r5
 800a854:	2000      	movs	r0, #0
 800a856:	f858 2b04 	ldr.w	r2, [r8], #4
 800a85a:	f8d1 c000 	ldr.w	ip, [r1]
 800a85e:	fa1f fe82 	uxth.w	lr, r2
 800a862:	fa1f f38c 	uxth.w	r3, ip
 800a866:	eba3 030e 	sub.w	r3, r3, lr
 800a86a:	4403      	add	r3, r0
 800a86c:	0c12      	lsrs	r2, r2, #16
 800a86e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a872:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a876:	b29b      	uxth	r3, r3
 800a878:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a87c:	45c1      	cmp	r9, r8
 800a87e:	f841 3b04 	str.w	r3, [r1], #4
 800a882:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a886:	d2e6      	bcs.n	800a856 <quorem+0xa4>
 800a888:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a88c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a890:	b922      	cbnz	r2, 800a89c <quorem+0xea>
 800a892:	3b04      	subs	r3, #4
 800a894:	429d      	cmp	r5, r3
 800a896:	461a      	mov	r2, r3
 800a898:	d30b      	bcc.n	800a8b2 <quorem+0x100>
 800a89a:	613c      	str	r4, [r7, #16]
 800a89c:	3601      	adds	r6, #1
 800a89e:	4630      	mov	r0, r6
 800a8a0:	b003      	add	sp, #12
 800a8a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8a6:	6812      	ldr	r2, [r2, #0]
 800a8a8:	3b04      	subs	r3, #4
 800a8aa:	2a00      	cmp	r2, #0
 800a8ac:	d1cb      	bne.n	800a846 <quorem+0x94>
 800a8ae:	3c01      	subs	r4, #1
 800a8b0:	e7c6      	b.n	800a840 <quorem+0x8e>
 800a8b2:	6812      	ldr	r2, [r2, #0]
 800a8b4:	3b04      	subs	r3, #4
 800a8b6:	2a00      	cmp	r2, #0
 800a8b8:	d1ef      	bne.n	800a89a <quorem+0xe8>
 800a8ba:	3c01      	subs	r4, #1
 800a8bc:	e7ea      	b.n	800a894 <quorem+0xe2>
 800a8be:	2000      	movs	r0, #0
 800a8c0:	e7ee      	b.n	800a8a0 <quorem+0xee>
 800a8c2:	0000      	movs	r0, r0
 800a8c4:	0000      	movs	r0, r0
	...

0800a8c8 <_dtoa_r>:
 800a8c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8cc:	69c7      	ldr	r7, [r0, #28]
 800a8ce:	b097      	sub	sp, #92	@ 0x5c
 800a8d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a8d4:	ec55 4b10 	vmov	r4, r5, d0
 800a8d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a8da:	9107      	str	r1, [sp, #28]
 800a8dc:	4681      	mov	r9, r0
 800a8de:	920c      	str	r2, [sp, #48]	@ 0x30
 800a8e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a8e2:	b97f      	cbnz	r7, 800a904 <_dtoa_r+0x3c>
 800a8e4:	2010      	movs	r0, #16
 800a8e6:	f000 fe09 	bl	800b4fc <malloc>
 800a8ea:	4602      	mov	r2, r0
 800a8ec:	f8c9 001c 	str.w	r0, [r9, #28]
 800a8f0:	b920      	cbnz	r0, 800a8fc <_dtoa_r+0x34>
 800a8f2:	4ba9      	ldr	r3, [pc, #676]	@ (800ab98 <_dtoa_r+0x2d0>)
 800a8f4:	21ef      	movs	r1, #239	@ 0xef
 800a8f6:	48a9      	ldr	r0, [pc, #676]	@ (800ab9c <_dtoa_r+0x2d4>)
 800a8f8:	f001 fc44 	bl	800c184 <__assert_func>
 800a8fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a900:	6007      	str	r7, [r0, #0]
 800a902:	60c7      	str	r7, [r0, #12]
 800a904:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a908:	6819      	ldr	r1, [r3, #0]
 800a90a:	b159      	cbz	r1, 800a924 <_dtoa_r+0x5c>
 800a90c:	685a      	ldr	r2, [r3, #4]
 800a90e:	604a      	str	r2, [r1, #4]
 800a910:	2301      	movs	r3, #1
 800a912:	4093      	lsls	r3, r2
 800a914:	608b      	str	r3, [r1, #8]
 800a916:	4648      	mov	r0, r9
 800a918:	f000 fee6 	bl	800b6e8 <_Bfree>
 800a91c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a920:	2200      	movs	r2, #0
 800a922:	601a      	str	r2, [r3, #0]
 800a924:	1e2b      	subs	r3, r5, #0
 800a926:	bfb9      	ittee	lt
 800a928:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a92c:	9305      	strlt	r3, [sp, #20]
 800a92e:	2300      	movge	r3, #0
 800a930:	6033      	strge	r3, [r6, #0]
 800a932:	9f05      	ldr	r7, [sp, #20]
 800a934:	4b9a      	ldr	r3, [pc, #616]	@ (800aba0 <_dtoa_r+0x2d8>)
 800a936:	bfbc      	itt	lt
 800a938:	2201      	movlt	r2, #1
 800a93a:	6032      	strlt	r2, [r6, #0]
 800a93c:	43bb      	bics	r3, r7
 800a93e:	d112      	bne.n	800a966 <_dtoa_r+0x9e>
 800a940:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a942:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a946:	6013      	str	r3, [r2, #0]
 800a948:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a94c:	4323      	orrs	r3, r4
 800a94e:	f000 855a 	beq.w	800b406 <_dtoa_r+0xb3e>
 800a952:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a954:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800abb4 <_dtoa_r+0x2ec>
 800a958:	2b00      	cmp	r3, #0
 800a95a:	f000 855c 	beq.w	800b416 <_dtoa_r+0xb4e>
 800a95e:	f10a 0303 	add.w	r3, sl, #3
 800a962:	f000 bd56 	b.w	800b412 <_dtoa_r+0xb4a>
 800a966:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a96a:	2200      	movs	r2, #0
 800a96c:	ec51 0b17 	vmov	r0, r1, d7
 800a970:	2300      	movs	r3, #0
 800a972:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a976:	f7f6 f8a7 	bl	8000ac8 <__aeabi_dcmpeq>
 800a97a:	4680      	mov	r8, r0
 800a97c:	b158      	cbz	r0, 800a996 <_dtoa_r+0xce>
 800a97e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a980:	2301      	movs	r3, #1
 800a982:	6013      	str	r3, [r2, #0]
 800a984:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a986:	b113      	cbz	r3, 800a98e <_dtoa_r+0xc6>
 800a988:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a98a:	4b86      	ldr	r3, [pc, #536]	@ (800aba4 <_dtoa_r+0x2dc>)
 800a98c:	6013      	str	r3, [r2, #0]
 800a98e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800abb8 <_dtoa_r+0x2f0>
 800a992:	f000 bd40 	b.w	800b416 <_dtoa_r+0xb4e>
 800a996:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a99a:	aa14      	add	r2, sp, #80	@ 0x50
 800a99c:	a915      	add	r1, sp, #84	@ 0x54
 800a99e:	4648      	mov	r0, r9
 800a9a0:	f001 f984 	bl	800bcac <__d2b>
 800a9a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a9a8:	9002      	str	r0, [sp, #8]
 800a9aa:	2e00      	cmp	r6, #0
 800a9ac:	d078      	beq.n	800aaa0 <_dtoa_r+0x1d8>
 800a9ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a9b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a9b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a9bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a9c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a9c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a9c8:	4619      	mov	r1, r3
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	4b76      	ldr	r3, [pc, #472]	@ (800aba8 <_dtoa_r+0x2e0>)
 800a9ce:	f7f5 fc5b 	bl	8000288 <__aeabi_dsub>
 800a9d2:	a36b      	add	r3, pc, #428	@ (adr r3, 800ab80 <_dtoa_r+0x2b8>)
 800a9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d8:	f7f5 fe0e 	bl	80005f8 <__aeabi_dmul>
 800a9dc:	a36a      	add	r3, pc, #424	@ (adr r3, 800ab88 <_dtoa_r+0x2c0>)
 800a9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e2:	f7f5 fc53 	bl	800028c <__adddf3>
 800a9e6:	4604      	mov	r4, r0
 800a9e8:	4630      	mov	r0, r6
 800a9ea:	460d      	mov	r5, r1
 800a9ec:	f7f5 fd9a 	bl	8000524 <__aeabi_i2d>
 800a9f0:	a367      	add	r3, pc, #412	@ (adr r3, 800ab90 <_dtoa_r+0x2c8>)
 800a9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f6:	f7f5 fdff 	bl	80005f8 <__aeabi_dmul>
 800a9fa:	4602      	mov	r2, r0
 800a9fc:	460b      	mov	r3, r1
 800a9fe:	4620      	mov	r0, r4
 800aa00:	4629      	mov	r1, r5
 800aa02:	f7f5 fc43 	bl	800028c <__adddf3>
 800aa06:	4604      	mov	r4, r0
 800aa08:	460d      	mov	r5, r1
 800aa0a:	f7f6 f8a5 	bl	8000b58 <__aeabi_d2iz>
 800aa0e:	2200      	movs	r2, #0
 800aa10:	4607      	mov	r7, r0
 800aa12:	2300      	movs	r3, #0
 800aa14:	4620      	mov	r0, r4
 800aa16:	4629      	mov	r1, r5
 800aa18:	f7f6 f860 	bl	8000adc <__aeabi_dcmplt>
 800aa1c:	b140      	cbz	r0, 800aa30 <_dtoa_r+0x168>
 800aa1e:	4638      	mov	r0, r7
 800aa20:	f7f5 fd80 	bl	8000524 <__aeabi_i2d>
 800aa24:	4622      	mov	r2, r4
 800aa26:	462b      	mov	r3, r5
 800aa28:	f7f6 f84e 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa2c:	b900      	cbnz	r0, 800aa30 <_dtoa_r+0x168>
 800aa2e:	3f01      	subs	r7, #1
 800aa30:	2f16      	cmp	r7, #22
 800aa32:	d852      	bhi.n	800aada <_dtoa_r+0x212>
 800aa34:	4b5d      	ldr	r3, [pc, #372]	@ (800abac <_dtoa_r+0x2e4>)
 800aa36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aa3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aa42:	f7f6 f84b 	bl	8000adc <__aeabi_dcmplt>
 800aa46:	2800      	cmp	r0, #0
 800aa48:	d049      	beq.n	800aade <_dtoa_r+0x216>
 800aa4a:	3f01      	subs	r7, #1
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	9310      	str	r3, [sp, #64]	@ 0x40
 800aa50:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800aa52:	1b9b      	subs	r3, r3, r6
 800aa54:	1e5a      	subs	r2, r3, #1
 800aa56:	bf45      	ittet	mi
 800aa58:	f1c3 0301 	rsbmi	r3, r3, #1
 800aa5c:	9300      	strmi	r3, [sp, #0]
 800aa5e:	2300      	movpl	r3, #0
 800aa60:	2300      	movmi	r3, #0
 800aa62:	9206      	str	r2, [sp, #24]
 800aa64:	bf54      	ite	pl
 800aa66:	9300      	strpl	r3, [sp, #0]
 800aa68:	9306      	strmi	r3, [sp, #24]
 800aa6a:	2f00      	cmp	r7, #0
 800aa6c:	db39      	blt.n	800aae2 <_dtoa_r+0x21a>
 800aa6e:	9b06      	ldr	r3, [sp, #24]
 800aa70:	970d      	str	r7, [sp, #52]	@ 0x34
 800aa72:	443b      	add	r3, r7
 800aa74:	9306      	str	r3, [sp, #24]
 800aa76:	2300      	movs	r3, #0
 800aa78:	9308      	str	r3, [sp, #32]
 800aa7a:	9b07      	ldr	r3, [sp, #28]
 800aa7c:	2b09      	cmp	r3, #9
 800aa7e:	d863      	bhi.n	800ab48 <_dtoa_r+0x280>
 800aa80:	2b05      	cmp	r3, #5
 800aa82:	bfc4      	itt	gt
 800aa84:	3b04      	subgt	r3, #4
 800aa86:	9307      	strgt	r3, [sp, #28]
 800aa88:	9b07      	ldr	r3, [sp, #28]
 800aa8a:	f1a3 0302 	sub.w	r3, r3, #2
 800aa8e:	bfcc      	ite	gt
 800aa90:	2400      	movgt	r4, #0
 800aa92:	2401      	movle	r4, #1
 800aa94:	2b03      	cmp	r3, #3
 800aa96:	d863      	bhi.n	800ab60 <_dtoa_r+0x298>
 800aa98:	e8df f003 	tbb	[pc, r3]
 800aa9c:	2b375452 	.word	0x2b375452
 800aaa0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800aaa4:	441e      	add	r6, r3
 800aaa6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800aaaa:	2b20      	cmp	r3, #32
 800aaac:	bfc1      	itttt	gt
 800aaae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800aab2:	409f      	lslgt	r7, r3
 800aab4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800aab8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800aabc:	bfd6      	itet	le
 800aabe:	f1c3 0320 	rsble	r3, r3, #32
 800aac2:	ea47 0003 	orrgt.w	r0, r7, r3
 800aac6:	fa04 f003 	lslle.w	r0, r4, r3
 800aaca:	f7f5 fd1b 	bl	8000504 <__aeabi_ui2d>
 800aace:	2201      	movs	r2, #1
 800aad0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800aad4:	3e01      	subs	r6, #1
 800aad6:	9212      	str	r2, [sp, #72]	@ 0x48
 800aad8:	e776      	b.n	800a9c8 <_dtoa_r+0x100>
 800aada:	2301      	movs	r3, #1
 800aadc:	e7b7      	b.n	800aa4e <_dtoa_r+0x186>
 800aade:	9010      	str	r0, [sp, #64]	@ 0x40
 800aae0:	e7b6      	b.n	800aa50 <_dtoa_r+0x188>
 800aae2:	9b00      	ldr	r3, [sp, #0]
 800aae4:	1bdb      	subs	r3, r3, r7
 800aae6:	9300      	str	r3, [sp, #0]
 800aae8:	427b      	negs	r3, r7
 800aaea:	9308      	str	r3, [sp, #32]
 800aaec:	2300      	movs	r3, #0
 800aaee:	930d      	str	r3, [sp, #52]	@ 0x34
 800aaf0:	e7c3      	b.n	800aa7a <_dtoa_r+0x1b2>
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800aaf6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aaf8:	eb07 0b03 	add.w	fp, r7, r3
 800aafc:	f10b 0301 	add.w	r3, fp, #1
 800ab00:	2b01      	cmp	r3, #1
 800ab02:	9303      	str	r3, [sp, #12]
 800ab04:	bfb8      	it	lt
 800ab06:	2301      	movlt	r3, #1
 800ab08:	e006      	b.n	800ab18 <_dtoa_r+0x250>
 800ab0a:	2301      	movs	r3, #1
 800ab0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	dd28      	ble.n	800ab66 <_dtoa_r+0x29e>
 800ab14:	469b      	mov	fp, r3
 800ab16:	9303      	str	r3, [sp, #12]
 800ab18:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ab1c:	2100      	movs	r1, #0
 800ab1e:	2204      	movs	r2, #4
 800ab20:	f102 0514 	add.w	r5, r2, #20
 800ab24:	429d      	cmp	r5, r3
 800ab26:	d926      	bls.n	800ab76 <_dtoa_r+0x2ae>
 800ab28:	6041      	str	r1, [r0, #4]
 800ab2a:	4648      	mov	r0, r9
 800ab2c:	f000 fd9c 	bl	800b668 <_Balloc>
 800ab30:	4682      	mov	sl, r0
 800ab32:	2800      	cmp	r0, #0
 800ab34:	d142      	bne.n	800abbc <_dtoa_r+0x2f4>
 800ab36:	4b1e      	ldr	r3, [pc, #120]	@ (800abb0 <_dtoa_r+0x2e8>)
 800ab38:	4602      	mov	r2, r0
 800ab3a:	f240 11af 	movw	r1, #431	@ 0x1af
 800ab3e:	e6da      	b.n	800a8f6 <_dtoa_r+0x2e>
 800ab40:	2300      	movs	r3, #0
 800ab42:	e7e3      	b.n	800ab0c <_dtoa_r+0x244>
 800ab44:	2300      	movs	r3, #0
 800ab46:	e7d5      	b.n	800aaf4 <_dtoa_r+0x22c>
 800ab48:	2401      	movs	r4, #1
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	9307      	str	r3, [sp, #28]
 800ab4e:	9409      	str	r4, [sp, #36]	@ 0x24
 800ab50:	f04f 3bff 	mov.w	fp, #4294967295
 800ab54:	2200      	movs	r2, #0
 800ab56:	f8cd b00c 	str.w	fp, [sp, #12]
 800ab5a:	2312      	movs	r3, #18
 800ab5c:	920c      	str	r2, [sp, #48]	@ 0x30
 800ab5e:	e7db      	b.n	800ab18 <_dtoa_r+0x250>
 800ab60:	2301      	movs	r3, #1
 800ab62:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab64:	e7f4      	b.n	800ab50 <_dtoa_r+0x288>
 800ab66:	f04f 0b01 	mov.w	fp, #1
 800ab6a:	f8cd b00c 	str.w	fp, [sp, #12]
 800ab6e:	465b      	mov	r3, fp
 800ab70:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ab74:	e7d0      	b.n	800ab18 <_dtoa_r+0x250>
 800ab76:	3101      	adds	r1, #1
 800ab78:	0052      	lsls	r2, r2, #1
 800ab7a:	e7d1      	b.n	800ab20 <_dtoa_r+0x258>
 800ab7c:	f3af 8000 	nop.w
 800ab80:	636f4361 	.word	0x636f4361
 800ab84:	3fd287a7 	.word	0x3fd287a7
 800ab88:	8b60c8b3 	.word	0x8b60c8b3
 800ab8c:	3fc68a28 	.word	0x3fc68a28
 800ab90:	509f79fb 	.word	0x509f79fb
 800ab94:	3fd34413 	.word	0x3fd34413
 800ab98:	0800f401 	.word	0x0800f401
 800ab9c:	0800f418 	.word	0x0800f418
 800aba0:	7ff00000 	.word	0x7ff00000
 800aba4:	0800f3d1 	.word	0x0800f3d1
 800aba8:	3ff80000 	.word	0x3ff80000
 800abac:	0800f568 	.word	0x0800f568
 800abb0:	0800f470 	.word	0x0800f470
 800abb4:	0800f3fd 	.word	0x0800f3fd
 800abb8:	0800f3d0 	.word	0x0800f3d0
 800abbc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800abc0:	6018      	str	r0, [r3, #0]
 800abc2:	9b03      	ldr	r3, [sp, #12]
 800abc4:	2b0e      	cmp	r3, #14
 800abc6:	f200 80a1 	bhi.w	800ad0c <_dtoa_r+0x444>
 800abca:	2c00      	cmp	r4, #0
 800abcc:	f000 809e 	beq.w	800ad0c <_dtoa_r+0x444>
 800abd0:	2f00      	cmp	r7, #0
 800abd2:	dd33      	ble.n	800ac3c <_dtoa_r+0x374>
 800abd4:	4b9c      	ldr	r3, [pc, #624]	@ (800ae48 <_dtoa_r+0x580>)
 800abd6:	f007 020f 	and.w	r2, r7, #15
 800abda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800abde:	ed93 7b00 	vldr	d7, [r3]
 800abe2:	05f8      	lsls	r0, r7, #23
 800abe4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800abe8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800abec:	d516      	bpl.n	800ac1c <_dtoa_r+0x354>
 800abee:	4b97      	ldr	r3, [pc, #604]	@ (800ae4c <_dtoa_r+0x584>)
 800abf0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800abf4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800abf8:	f7f5 fe28 	bl	800084c <__aeabi_ddiv>
 800abfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac00:	f004 040f 	and.w	r4, r4, #15
 800ac04:	2603      	movs	r6, #3
 800ac06:	4d91      	ldr	r5, [pc, #580]	@ (800ae4c <_dtoa_r+0x584>)
 800ac08:	b954      	cbnz	r4, 800ac20 <_dtoa_r+0x358>
 800ac0a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ac0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac12:	f7f5 fe1b 	bl	800084c <__aeabi_ddiv>
 800ac16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac1a:	e028      	b.n	800ac6e <_dtoa_r+0x3a6>
 800ac1c:	2602      	movs	r6, #2
 800ac1e:	e7f2      	b.n	800ac06 <_dtoa_r+0x33e>
 800ac20:	07e1      	lsls	r1, r4, #31
 800ac22:	d508      	bpl.n	800ac36 <_dtoa_r+0x36e>
 800ac24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ac28:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ac2c:	f7f5 fce4 	bl	80005f8 <__aeabi_dmul>
 800ac30:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ac34:	3601      	adds	r6, #1
 800ac36:	1064      	asrs	r4, r4, #1
 800ac38:	3508      	adds	r5, #8
 800ac3a:	e7e5      	b.n	800ac08 <_dtoa_r+0x340>
 800ac3c:	f000 80af 	beq.w	800ad9e <_dtoa_r+0x4d6>
 800ac40:	427c      	negs	r4, r7
 800ac42:	4b81      	ldr	r3, [pc, #516]	@ (800ae48 <_dtoa_r+0x580>)
 800ac44:	4d81      	ldr	r5, [pc, #516]	@ (800ae4c <_dtoa_r+0x584>)
 800ac46:	f004 020f 	and.w	r2, r4, #15
 800ac4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ac56:	f7f5 fccf 	bl	80005f8 <__aeabi_dmul>
 800ac5a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac5e:	1124      	asrs	r4, r4, #4
 800ac60:	2300      	movs	r3, #0
 800ac62:	2602      	movs	r6, #2
 800ac64:	2c00      	cmp	r4, #0
 800ac66:	f040 808f 	bne.w	800ad88 <_dtoa_r+0x4c0>
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d1d3      	bne.n	800ac16 <_dtoa_r+0x34e>
 800ac6e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ac70:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	f000 8094 	beq.w	800ada2 <_dtoa_r+0x4da>
 800ac7a:	4b75      	ldr	r3, [pc, #468]	@ (800ae50 <_dtoa_r+0x588>)
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	4620      	mov	r0, r4
 800ac80:	4629      	mov	r1, r5
 800ac82:	f7f5 ff2b 	bl	8000adc <__aeabi_dcmplt>
 800ac86:	2800      	cmp	r0, #0
 800ac88:	f000 808b 	beq.w	800ada2 <_dtoa_r+0x4da>
 800ac8c:	9b03      	ldr	r3, [sp, #12]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	f000 8087 	beq.w	800ada2 <_dtoa_r+0x4da>
 800ac94:	f1bb 0f00 	cmp.w	fp, #0
 800ac98:	dd34      	ble.n	800ad04 <_dtoa_r+0x43c>
 800ac9a:	4620      	mov	r0, r4
 800ac9c:	4b6d      	ldr	r3, [pc, #436]	@ (800ae54 <_dtoa_r+0x58c>)
 800ac9e:	2200      	movs	r2, #0
 800aca0:	4629      	mov	r1, r5
 800aca2:	f7f5 fca9 	bl	80005f8 <__aeabi_dmul>
 800aca6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800acaa:	f107 38ff 	add.w	r8, r7, #4294967295
 800acae:	3601      	adds	r6, #1
 800acb0:	465c      	mov	r4, fp
 800acb2:	4630      	mov	r0, r6
 800acb4:	f7f5 fc36 	bl	8000524 <__aeabi_i2d>
 800acb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acbc:	f7f5 fc9c 	bl	80005f8 <__aeabi_dmul>
 800acc0:	4b65      	ldr	r3, [pc, #404]	@ (800ae58 <_dtoa_r+0x590>)
 800acc2:	2200      	movs	r2, #0
 800acc4:	f7f5 fae2 	bl	800028c <__adddf3>
 800acc8:	4605      	mov	r5, r0
 800acca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800acce:	2c00      	cmp	r4, #0
 800acd0:	d16a      	bne.n	800ada8 <_dtoa_r+0x4e0>
 800acd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acd6:	4b61      	ldr	r3, [pc, #388]	@ (800ae5c <_dtoa_r+0x594>)
 800acd8:	2200      	movs	r2, #0
 800acda:	f7f5 fad5 	bl	8000288 <__aeabi_dsub>
 800acde:	4602      	mov	r2, r0
 800ace0:	460b      	mov	r3, r1
 800ace2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ace6:	462a      	mov	r2, r5
 800ace8:	4633      	mov	r3, r6
 800acea:	f7f5 ff15 	bl	8000b18 <__aeabi_dcmpgt>
 800acee:	2800      	cmp	r0, #0
 800acf0:	f040 8298 	bne.w	800b224 <_dtoa_r+0x95c>
 800acf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acf8:	462a      	mov	r2, r5
 800acfa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800acfe:	f7f5 feed 	bl	8000adc <__aeabi_dcmplt>
 800ad02:	bb38      	cbnz	r0, 800ad54 <_dtoa_r+0x48c>
 800ad04:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ad08:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ad0c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	f2c0 8157 	blt.w	800afc2 <_dtoa_r+0x6fa>
 800ad14:	2f0e      	cmp	r7, #14
 800ad16:	f300 8154 	bgt.w	800afc2 <_dtoa_r+0x6fa>
 800ad1a:	4b4b      	ldr	r3, [pc, #300]	@ (800ae48 <_dtoa_r+0x580>)
 800ad1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ad20:	ed93 7b00 	vldr	d7, [r3]
 800ad24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	ed8d 7b00 	vstr	d7, [sp]
 800ad2c:	f280 80e5 	bge.w	800aefa <_dtoa_r+0x632>
 800ad30:	9b03      	ldr	r3, [sp, #12]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	f300 80e1 	bgt.w	800aefa <_dtoa_r+0x632>
 800ad38:	d10c      	bne.n	800ad54 <_dtoa_r+0x48c>
 800ad3a:	4b48      	ldr	r3, [pc, #288]	@ (800ae5c <_dtoa_r+0x594>)
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	ec51 0b17 	vmov	r0, r1, d7
 800ad42:	f7f5 fc59 	bl	80005f8 <__aeabi_dmul>
 800ad46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad4a:	f7f5 fedb 	bl	8000b04 <__aeabi_dcmpge>
 800ad4e:	2800      	cmp	r0, #0
 800ad50:	f000 8266 	beq.w	800b220 <_dtoa_r+0x958>
 800ad54:	2400      	movs	r4, #0
 800ad56:	4625      	mov	r5, r4
 800ad58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad5a:	4656      	mov	r6, sl
 800ad5c:	ea6f 0803 	mvn.w	r8, r3
 800ad60:	2700      	movs	r7, #0
 800ad62:	4621      	mov	r1, r4
 800ad64:	4648      	mov	r0, r9
 800ad66:	f000 fcbf 	bl	800b6e8 <_Bfree>
 800ad6a:	2d00      	cmp	r5, #0
 800ad6c:	f000 80bd 	beq.w	800aeea <_dtoa_r+0x622>
 800ad70:	b12f      	cbz	r7, 800ad7e <_dtoa_r+0x4b6>
 800ad72:	42af      	cmp	r7, r5
 800ad74:	d003      	beq.n	800ad7e <_dtoa_r+0x4b6>
 800ad76:	4639      	mov	r1, r7
 800ad78:	4648      	mov	r0, r9
 800ad7a:	f000 fcb5 	bl	800b6e8 <_Bfree>
 800ad7e:	4629      	mov	r1, r5
 800ad80:	4648      	mov	r0, r9
 800ad82:	f000 fcb1 	bl	800b6e8 <_Bfree>
 800ad86:	e0b0      	b.n	800aeea <_dtoa_r+0x622>
 800ad88:	07e2      	lsls	r2, r4, #31
 800ad8a:	d505      	bpl.n	800ad98 <_dtoa_r+0x4d0>
 800ad8c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ad90:	f7f5 fc32 	bl	80005f8 <__aeabi_dmul>
 800ad94:	3601      	adds	r6, #1
 800ad96:	2301      	movs	r3, #1
 800ad98:	1064      	asrs	r4, r4, #1
 800ad9a:	3508      	adds	r5, #8
 800ad9c:	e762      	b.n	800ac64 <_dtoa_r+0x39c>
 800ad9e:	2602      	movs	r6, #2
 800ada0:	e765      	b.n	800ac6e <_dtoa_r+0x3a6>
 800ada2:	9c03      	ldr	r4, [sp, #12]
 800ada4:	46b8      	mov	r8, r7
 800ada6:	e784      	b.n	800acb2 <_dtoa_r+0x3ea>
 800ada8:	4b27      	ldr	r3, [pc, #156]	@ (800ae48 <_dtoa_r+0x580>)
 800adaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800adac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800adb0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800adb4:	4454      	add	r4, sl
 800adb6:	2900      	cmp	r1, #0
 800adb8:	d054      	beq.n	800ae64 <_dtoa_r+0x59c>
 800adba:	4929      	ldr	r1, [pc, #164]	@ (800ae60 <_dtoa_r+0x598>)
 800adbc:	2000      	movs	r0, #0
 800adbe:	f7f5 fd45 	bl	800084c <__aeabi_ddiv>
 800adc2:	4633      	mov	r3, r6
 800adc4:	462a      	mov	r2, r5
 800adc6:	f7f5 fa5f 	bl	8000288 <__aeabi_dsub>
 800adca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800adce:	4656      	mov	r6, sl
 800add0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800add4:	f7f5 fec0 	bl	8000b58 <__aeabi_d2iz>
 800add8:	4605      	mov	r5, r0
 800adda:	f7f5 fba3 	bl	8000524 <__aeabi_i2d>
 800adde:	4602      	mov	r2, r0
 800ade0:	460b      	mov	r3, r1
 800ade2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ade6:	f7f5 fa4f 	bl	8000288 <__aeabi_dsub>
 800adea:	3530      	adds	r5, #48	@ 0x30
 800adec:	4602      	mov	r2, r0
 800adee:	460b      	mov	r3, r1
 800adf0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800adf4:	f806 5b01 	strb.w	r5, [r6], #1
 800adf8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800adfc:	f7f5 fe6e 	bl	8000adc <__aeabi_dcmplt>
 800ae00:	2800      	cmp	r0, #0
 800ae02:	d172      	bne.n	800aeea <_dtoa_r+0x622>
 800ae04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae08:	4911      	ldr	r1, [pc, #68]	@ (800ae50 <_dtoa_r+0x588>)
 800ae0a:	2000      	movs	r0, #0
 800ae0c:	f7f5 fa3c 	bl	8000288 <__aeabi_dsub>
 800ae10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ae14:	f7f5 fe62 	bl	8000adc <__aeabi_dcmplt>
 800ae18:	2800      	cmp	r0, #0
 800ae1a:	f040 80b4 	bne.w	800af86 <_dtoa_r+0x6be>
 800ae1e:	42a6      	cmp	r6, r4
 800ae20:	f43f af70 	beq.w	800ad04 <_dtoa_r+0x43c>
 800ae24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ae28:	4b0a      	ldr	r3, [pc, #40]	@ (800ae54 <_dtoa_r+0x58c>)
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	f7f5 fbe4 	bl	80005f8 <__aeabi_dmul>
 800ae30:	4b08      	ldr	r3, [pc, #32]	@ (800ae54 <_dtoa_r+0x58c>)
 800ae32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ae36:	2200      	movs	r2, #0
 800ae38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae3c:	f7f5 fbdc 	bl	80005f8 <__aeabi_dmul>
 800ae40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae44:	e7c4      	b.n	800add0 <_dtoa_r+0x508>
 800ae46:	bf00      	nop
 800ae48:	0800f568 	.word	0x0800f568
 800ae4c:	0800f540 	.word	0x0800f540
 800ae50:	3ff00000 	.word	0x3ff00000
 800ae54:	40240000 	.word	0x40240000
 800ae58:	401c0000 	.word	0x401c0000
 800ae5c:	40140000 	.word	0x40140000
 800ae60:	3fe00000 	.word	0x3fe00000
 800ae64:	4631      	mov	r1, r6
 800ae66:	4628      	mov	r0, r5
 800ae68:	f7f5 fbc6 	bl	80005f8 <__aeabi_dmul>
 800ae6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ae70:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ae72:	4656      	mov	r6, sl
 800ae74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae78:	f7f5 fe6e 	bl	8000b58 <__aeabi_d2iz>
 800ae7c:	4605      	mov	r5, r0
 800ae7e:	f7f5 fb51 	bl	8000524 <__aeabi_i2d>
 800ae82:	4602      	mov	r2, r0
 800ae84:	460b      	mov	r3, r1
 800ae86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae8a:	f7f5 f9fd 	bl	8000288 <__aeabi_dsub>
 800ae8e:	3530      	adds	r5, #48	@ 0x30
 800ae90:	f806 5b01 	strb.w	r5, [r6], #1
 800ae94:	4602      	mov	r2, r0
 800ae96:	460b      	mov	r3, r1
 800ae98:	42a6      	cmp	r6, r4
 800ae9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ae9e:	f04f 0200 	mov.w	r2, #0
 800aea2:	d124      	bne.n	800aeee <_dtoa_r+0x626>
 800aea4:	4baf      	ldr	r3, [pc, #700]	@ (800b164 <_dtoa_r+0x89c>)
 800aea6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aeaa:	f7f5 f9ef 	bl	800028c <__adddf3>
 800aeae:	4602      	mov	r2, r0
 800aeb0:	460b      	mov	r3, r1
 800aeb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aeb6:	f7f5 fe2f 	bl	8000b18 <__aeabi_dcmpgt>
 800aeba:	2800      	cmp	r0, #0
 800aebc:	d163      	bne.n	800af86 <_dtoa_r+0x6be>
 800aebe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aec2:	49a8      	ldr	r1, [pc, #672]	@ (800b164 <_dtoa_r+0x89c>)
 800aec4:	2000      	movs	r0, #0
 800aec6:	f7f5 f9df 	bl	8000288 <__aeabi_dsub>
 800aeca:	4602      	mov	r2, r0
 800aecc:	460b      	mov	r3, r1
 800aece:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aed2:	f7f5 fe03 	bl	8000adc <__aeabi_dcmplt>
 800aed6:	2800      	cmp	r0, #0
 800aed8:	f43f af14 	beq.w	800ad04 <_dtoa_r+0x43c>
 800aedc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800aede:	1e73      	subs	r3, r6, #1
 800aee0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aee2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800aee6:	2b30      	cmp	r3, #48	@ 0x30
 800aee8:	d0f8      	beq.n	800aedc <_dtoa_r+0x614>
 800aeea:	4647      	mov	r7, r8
 800aeec:	e03b      	b.n	800af66 <_dtoa_r+0x69e>
 800aeee:	4b9e      	ldr	r3, [pc, #632]	@ (800b168 <_dtoa_r+0x8a0>)
 800aef0:	f7f5 fb82 	bl	80005f8 <__aeabi_dmul>
 800aef4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aef8:	e7bc      	b.n	800ae74 <_dtoa_r+0x5ac>
 800aefa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aefe:	4656      	mov	r6, sl
 800af00:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af04:	4620      	mov	r0, r4
 800af06:	4629      	mov	r1, r5
 800af08:	f7f5 fca0 	bl	800084c <__aeabi_ddiv>
 800af0c:	f7f5 fe24 	bl	8000b58 <__aeabi_d2iz>
 800af10:	4680      	mov	r8, r0
 800af12:	f7f5 fb07 	bl	8000524 <__aeabi_i2d>
 800af16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af1a:	f7f5 fb6d 	bl	80005f8 <__aeabi_dmul>
 800af1e:	4602      	mov	r2, r0
 800af20:	460b      	mov	r3, r1
 800af22:	4620      	mov	r0, r4
 800af24:	4629      	mov	r1, r5
 800af26:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800af2a:	f7f5 f9ad 	bl	8000288 <__aeabi_dsub>
 800af2e:	f806 4b01 	strb.w	r4, [r6], #1
 800af32:	9d03      	ldr	r5, [sp, #12]
 800af34:	eba6 040a 	sub.w	r4, r6, sl
 800af38:	42a5      	cmp	r5, r4
 800af3a:	4602      	mov	r2, r0
 800af3c:	460b      	mov	r3, r1
 800af3e:	d133      	bne.n	800afa8 <_dtoa_r+0x6e0>
 800af40:	f7f5 f9a4 	bl	800028c <__adddf3>
 800af44:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af48:	4604      	mov	r4, r0
 800af4a:	460d      	mov	r5, r1
 800af4c:	f7f5 fde4 	bl	8000b18 <__aeabi_dcmpgt>
 800af50:	b9c0      	cbnz	r0, 800af84 <_dtoa_r+0x6bc>
 800af52:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af56:	4620      	mov	r0, r4
 800af58:	4629      	mov	r1, r5
 800af5a:	f7f5 fdb5 	bl	8000ac8 <__aeabi_dcmpeq>
 800af5e:	b110      	cbz	r0, 800af66 <_dtoa_r+0x69e>
 800af60:	f018 0f01 	tst.w	r8, #1
 800af64:	d10e      	bne.n	800af84 <_dtoa_r+0x6bc>
 800af66:	9902      	ldr	r1, [sp, #8]
 800af68:	4648      	mov	r0, r9
 800af6a:	f000 fbbd 	bl	800b6e8 <_Bfree>
 800af6e:	2300      	movs	r3, #0
 800af70:	7033      	strb	r3, [r6, #0]
 800af72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800af74:	3701      	adds	r7, #1
 800af76:	601f      	str	r7, [r3, #0]
 800af78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	f000 824b 	beq.w	800b416 <_dtoa_r+0xb4e>
 800af80:	601e      	str	r6, [r3, #0]
 800af82:	e248      	b.n	800b416 <_dtoa_r+0xb4e>
 800af84:	46b8      	mov	r8, r7
 800af86:	4633      	mov	r3, r6
 800af88:	461e      	mov	r6, r3
 800af8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800af8e:	2a39      	cmp	r2, #57	@ 0x39
 800af90:	d106      	bne.n	800afa0 <_dtoa_r+0x6d8>
 800af92:	459a      	cmp	sl, r3
 800af94:	d1f8      	bne.n	800af88 <_dtoa_r+0x6c0>
 800af96:	2230      	movs	r2, #48	@ 0x30
 800af98:	f108 0801 	add.w	r8, r8, #1
 800af9c:	f88a 2000 	strb.w	r2, [sl]
 800afa0:	781a      	ldrb	r2, [r3, #0]
 800afa2:	3201      	adds	r2, #1
 800afa4:	701a      	strb	r2, [r3, #0]
 800afa6:	e7a0      	b.n	800aeea <_dtoa_r+0x622>
 800afa8:	4b6f      	ldr	r3, [pc, #444]	@ (800b168 <_dtoa_r+0x8a0>)
 800afaa:	2200      	movs	r2, #0
 800afac:	f7f5 fb24 	bl	80005f8 <__aeabi_dmul>
 800afb0:	2200      	movs	r2, #0
 800afb2:	2300      	movs	r3, #0
 800afb4:	4604      	mov	r4, r0
 800afb6:	460d      	mov	r5, r1
 800afb8:	f7f5 fd86 	bl	8000ac8 <__aeabi_dcmpeq>
 800afbc:	2800      	cmp	r0, #0
 800afbe:	d09f      	beq.n	800af00 <_dtoa_r+0x638>
 800afc0:	e7d1      	b.n	800af66 <_dtoa_r+0x69e>
 800afc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800afc4:	2a00      	cmp	r2, #0
 800afc6:	f000 80ea 	beq.w	800b19e <_dtoa_r+0x8d6>
 800afca:	9a07      	ldr	r2, [sp, #28]
 800afcc:	2a01      	cmp	r2, #1
 800afce:	f300 80cd 	bgt.w	800b16c <_dtoa_r+0x8a4>
 800afd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800afd4:	2a00      	cmp	r2, #0
 800afd6:	f000 80c1 	beq.w	800b15c <_dtoa_r+0x894>
 800afda:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800afde:	9c08      	ldr	r4, [sp, #32]
 800afe0:	9e00      	ldr	r6, [sp, #0]
 800afe2:	9a00      	ldr	r2, [sp, #0]
 800afe4:	441a      	add	r2, r3
 800afe6:	9200      	str	r2, [sp, #0]
 800afe8:	9a06      	ldr	r2, [sp, #24]
 800afea:	2101      	movs	r1, #1
 800afec:	441a      	add	r2, r3
 800afee:	4648      	mov	r0, r9
 800aff0:	9206      	str	r2, [sp, #24]
 800aff2:	f000 fc2d 	bl	800b850 <__i2b>
 800aff6:	4605      	mov	r5, r0
 800aff8:	b166      	cbz	r6, 800b014 <_dtoa_r+0x74c>
 800affa:	9b06      	ldr	r3, [sp, #24]
 800affc:	2b00      	cmp	r3, #0
 800affe:	dd09      	ble.n	800b014 <_dtoa_r+0x74c>
 800b000:	42b3      	cmp	r3, r6
 800b002:	9a00      	ldr	r2, [sp, #0]
 800b004:	bfa8      	it	ge
 800b006:	4633      	movge	r3, r6
 800b008:	1ad2      	subs	r2, r2, r3
 800b00a:	9200      	str	r2, [sp, #0]
 800b00c:	9a06      	ldr	r2, [sp, #24]
 800b00e:	1af6      	subs	r6, r6, r3
 800b010:	1ad3      	subs	r3, r2, r3
 800b012:	9306      	str	r3, [sp, #24]
 800b014:	9b08      	ldr	r3, [sp, #32]
 800b016:	b30b      	cbz	r3, 800b05c <_dtoa_r+0x794>
 800b018:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	f000 80c6 	beq.w	800b1ac <_dtoa_r+0x8e4>
 800b020:	2c00      	cmp	r4, #0
 800b022:	f000 80c0 	beq.w	800b1a6 <_dtoa_r+0x8de>
 800b026:	4629      	mov	r1, r5
 800b028:	4622      	mov	r2, r4
 800b02a:	4648      	mov	r0, r9
 800b02c:	f000 fcc8 	bl	800b9c0 <__pow5mult>
 800b030:	9a02      	ldr	r2, [sp, #8]
 800b032:	4601      	mov	r1, r0
 800b034:	4605      	mov	r5, r0
 800b036:	4648      	mov	r0, r9
 800b038:	f000 fc20 	bl	800b87c <__multiply>
 800b03c:	9902      	ldr	r1, [sp, #8]
 800b03e:	4680      	mov	r8, r0
 800b040:	4648      	mov	r0, r9
 800b042:	f000 fb51 	bl	800b6e8 <_Bfree>
 800b046:	9b08      	ldr	r3, [sp, #32]
 800b048:	1b1b      	subs	r3, r3, r4
 800b04a:	9308      	str	r3, [sp, #32]
 800b04c:	f000 80b1 	beq.w	800b1b2 <_dtoa_r+0x8ea>
 800b050:	9a08      	ldr	r2, [sp, #32]
 800b052:	4641      	mov	r1, r8
 800b054:	4648      	mov	r0, r9
 800b056:	f000 fcb3 	bl	800b9c0 <__pow5mult>
 800b05a:	9002      	str	r0, [sp, #8]
 800b05c:	2101      	movs	r1, #1
 800b05e:	4648      	mov	r0, r9
 800b060:	f000 fbf6 	bl	800b850 <__i2b>
 800b064:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b066:	4604      	mov	r4, r0
 800b068:	2b00      	cmp	r3, #0
 800b06a:	f000 81d8 	beq.w	800b41e <_dtoa_r+0xb56>
 800b06e:	461a      	mov	r2, r3
 800b070:	4601      	mov	r1, r0
 800b072:	4648      	mov	r0, r9
 800b074:	f000 fca4 	bl	800b9c0 <__pow5mult>
 800b078:	9b07      	ldr	r3, [sp, #28]
 800b07a:	2b01      	cmp	r3, #1
 800b07c:	4604      	mov	r4, r0
 800b07e:	f300 809f 	bgt.w	800b1c0 <_dtoa_r+0x8f8>
 800b082:	9b04      	ldr	r3, [sp, #16]
 800b084:	2b00      	cmp	r3, #0
 800b086:	f040 8097 	bne.w	800b1b8 <_dtoa_r+0x8f0>
 800b08a:	9b05      	ldr	r3, [sp, #20]
 800b08c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b090:	2b00      	cmp	r3, #0
 800b092:	f040 8093 	bne.w	800b1bc <_dtoa_r+0x8f4>
 800b096:	9b05      	ldr	r3, [sp, #20]
 800b098:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b09c:	0d1b      	lsrs	r3, r3, #20
 800b09e:	051b      	lsls	r3, r3, #20
 800b0a0:	b133      	cbz	r3, 800b0b0 <_dtoa_r+0x7e8>
 800b0a2:	9b00      	ldr	r3, [sp, #0]
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	9300      	str	r3, [sp, #0]
 800b0a8:	9b06      	ldr	r3, [sp, #24]
 800b0aa:	3301      	adds	r3, #1
 800b0ac:	9306      	str	r3, [sp, #24]
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	9308      	str	r3, [sp, #32]
 800b0b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	f000 81b8 	beq.w	800b42a <_dtoa_r+0xb62>
 800b0ba:	6923      	ldr	r3, [r4, #16]
 800b0bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b0c0:	6918      	ldr	r0, [r3, #16]
 800b0c2:	f000 fb79 	bl	800b7b8 <__hi0bits>
 800b0c6:	f1c0 0020 	rsb	r0, r0, #32
 800b0ca:	9b06      	ldr	r3, [sp, #24]
 800b0cc:	4418      	add	r0, r3
 800b0ce:	f010 001f 	ands.w	r0, r0, #31
 800b0d2:	f000 8082 	beq.w	800b1da <_dtoa_r+0x912>
 800b0d6:	f1c0 0320 	rsb	r3, r0, #32
 800b0da:	2b04      	cmp	r3, #4
 800b0dc:	dd73      	ble.n	800b1c6 <_dtoa_r+0x8fe>
 800b0de:	9b00      	ldr	r3, [sp, #0]
 800b0e0:	f1c0 001c 	rsb	r0, r0, #28
 800b0e4:	4403      	add	r3, r0
 800b0e6:	9300      	str	r3, [sp, #0]
 800b0e8:	9b06      	ldr	r3, [sp, #24]
 800b0ea:	4403      	add	r3, r0
 800b0ec:	4406      	add	r6, r0
 800b0ee:	9306      	str	r3, [sp, #24]
 800b0f0:	9b00      	ldr	r3, [sp, #0]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	dd05      	ble.n	800b102 <_dtoa_r+0x83a>
 800b0f6:	9902      	ldr	r1, [sp, #8]
 800b0f8:	461a      	mov	r2, r3
 800b0fa:	4648      	mov	r0, r9
 800b0fc:	f000 fcba 	bl	800ba74 <__lshift>
 800b100:	9002      	str	r0, [sp, #8]
 800b102:	9b06      	ldr	r3, [sp, #24]
 800b104:	2b00      	cmp	r3, #0
 800b106:	dd05      	ble.n	800b114 <_dtoa_r+0x84c>
 800b108:	4621      	mov	r1, r4
 800b10a:	461a      	mov	r2, r3
 800b10c:	4648      	mov	r0, r9
 800b10e:	f000 fcb1 	bl	800ba74 <__lshift>
 800b112:	4604      	mov	r4, r0
 800b114:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b116:	2b00      	cmp	r3, #0
 800b118:	d061      	beq.n	800b1de <_dtoa_r+0x916>
 800b11a:	9802      	ldr	r0, [sp, #8]
 800b11c:	4621      	mov	r1, r4
 800b11e:	f000 fd15 	bl	800bb4c <__mcmp>
 800b122:	2800      	cmp	r0, #0
 800b124:	da5b      	bge.n	800b1de <_dtoa_r+0x916>
 800b126:	2300      	movs	r3, #0
 800b128:	9902      	ldr	r1, [sp, #8]
 800b12a:	220a      	movs	r2, #10
 800b12c:	4648      	mov	r0, r9
 800b12e:	f000 fafd 	bl	800b72c <__multadd>
 800b132:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b134:	9002      	str	r0, [sp, #8]
 800b136:	f107 38ff 	add.w	r8, r7, #4294967295
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	f000 8177 	beq.w	800b42e <_dtoa_r+0xb66>
 800b140:	4629      	mov	r1, r5
 800b142:	2300      	movs	r3, #0
 800b144:	220a      	movs	r2, #10
 800b146:	4648      	mov	r0, r9
 800b148:	f000 faf0 	bl	800b72c <__multadd>
 800b14c:	f1bb 0f00 	cmp.w	fp, #0
 800b150:	4605      	mov	r5, r0
 800b152:	dc6f      	bgt.n	800b234 <_dtoa_r+0x96c>
 800b154:	9b07      	ldr	r3, [sp, #28]
 800b156:	2b02      	cmp	r3, #2
 800b158:	dc49      	bgt.n	800b1ee <_dtoa_r+0x926>
 800b15a:	e06b      	b.n	800b234 <_dtoa_r+0x96c>
 800b15c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b15e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b162:	e73c      	b.n	800afde <_dtoa_r+0x716>
 800b164:	3fe00000 	.word	0x3fe00000
 800b168:	40240000 	.word	0x40240000
 800b16c:	9b03      	ldr	r3, [sp, #12]
 800b16e:	1e5c      	subs	r4, r3, #1
 800b170:	9b08      	ldr	r3, [sp, #32]
 800b172:	42a3      	cmp	r3, r4
 800b174:	db09      	blt.n	800b18a <_dtoa_r+0x8c2>
 800b176:	1b1c      	subs	r4, r3, r4
 800b178:	9b03      	ldr	r3, [sp, #12]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	f6bf af30 	bge.w	800afe0 <_dtoa_r+0x718>
 800b180:	9b00      	ldr	r3, [sp, #0]
 800b182:	9a03      	ldr	r2, [sp, #12]
 800b184:	1a9e      	subs	r6, r3, r2
 800b186:	2300      	movs	r3, #0
 800b188:	e72b      	b.n	800afe2 <_dtoa_r+0x71a>
 800b18a:	9b08      	ldr	r3, [sp, #32]
 800b18c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b18e:	9408      	str	r4, [sp, #32]
 800b190:	1ae3      	subs	r3, r4, r3
 800b192:	441a      	add	r2, r3
 800b194:	9e00      	ldr	r6, [sp, #0]
 800b196:	9b03      	ldr	r3, [sp, #12]
 800b198:	920d      	str	r2, [sp, #52]	@ 0x34
 800b19a:	2400      	movs	r4, #0
 800b19c:	e721      	b.n	800afe2 <_dtoa_r+0x71a>
 800b19e:	9c08      	ldr	r4, [sp, #32]
 800b1a0:	9e00      	ldr	r6, [sp, #0]
 800b1a2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b1a4:	e728      	b.n	800aff8 <_dtoa_r+0x730>
 800b1a6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b1aa:	e751      	b.n	800b050 <_dtoa_r+0x788>
 800b1ac:	9a08      	ldr	r2, [sp, #32]
 800b1ae:	9902      	ldr	r1, [sp, #8]
 800b1b0:	e750      	b.n	800b054 <_dtoa_r+0x78c>
 800b1b2:	f8cd 8008 	str.w	r8, [sp, #8]
 800b1b6:	e751      	b.n	800b05c <_dtoa_r+0x794>
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	e779      	b.n	800b0b0 <_dtoa_r+0x7e8>
 800b1bc:	9b04      	ldr	r3, [sp, #16]
 800b1be:	e777      	b.n	800b0b0 <_dtoa_r+0x7e8>
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	9308      	str	r3, [sp, #32]
 800b1c4:	e779      	b.n	800b0ba <_dtoa_r+0x7f2>
 800b1c6:	d093      	beq.n	800b0f0 <_dtoa_r+0x828>
 800b1c8:	9a00      	ldr	r2, [sp, #0]
 800b1ca:	331c      	adds	r3, #28
 800b1cc:	441a      	add	r2, r3
 800b1ce:	9200      	str	r2, [sp, #0]
 800b1d0:	9a06      	ldr	r2, [sp, #24]
 800b1d2:	441a      	add	r2, r3
 800b1d4:	441e      	add	r6, r3
 800b1d6:	9206      	str	r2, [sp, #24]
 800b1d8:	e78a      	b.n	800b0f0 <_dtoa_r+0x828>
 800b1da:	4603      	mov	r3, r0
 800b1dc:	e7f4      	b.n	800b1c8 <_dtoa_r+0x900>
 800b1de:	9b03      	ldr	r3, [sp, #12]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	46b8      	mov	r8, r7
 800b1e4:	dc20      	bgt.n	800b228 <_dtoa_r+0x960>
 800b1e6:	469b      	mov	fp, r3
 800b1e8:	9b07      	ldr	r3, [sp, #28]
 800b1ea:	2b02      	cmp	r3, #2
 800b1ec:	dd1e      	ble.n	800b22c <_dtoa_r+0x964>
 800b1ee:	f1bb 0f00 	cmp.w	fp, #0
 800b1f2:	f47f adb1 	bne.w	800ad58 <_dtoa_r+0x490>
 800b1f6:	4621      	mov	r1, r4
 800b1f8:	465b      	mov	r3, fp
 800b1fa:	2205      	movs	r2, #5
 800b1fc:	4648      	mov	r0, r9
 800b1fe:	f000 fa95 	bl	800b72c <__multadd>
 800b202:	4601      	mov	r1, r0
 800b204:	4604      	mov	r4, r0
 800b206:	9802      	ldr	r0, [sp, #8]
 800b208:	f000 fca0 	bl	800bb4c <__mcmp>
 800b20c:	2800      	cmp	r0, #0
 800b20e:	f77f ada3 	ble.w	800ad58 <_dtoa_r+0x490>
 800b212:	4656      	mov	r6, sl
 800b214:	2331      	movs	r3, #49	@ 0x31
 800b216:	f806 3b01 	strb.w	r3, [r6], #1
 800b21a:	f108 0801 	add.w	r8, r8, #1
 800b21e:	e59f      	b.n	800ad60 <_dtoa_r+0x498>
 800b220:	9c03      	ldr	r4, [sp, #12]
 800b222:	46b8      	mov	r8, r7
 800b224:	4625      	mov	r5, r4
 800b226:	e7f4      	b.n	800b212 <_dtoa_r+0x94a>
 800b228:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b22c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b22e:	2b00      	cmp	r3, #0
 800b230:	f000 8101 	beq.w	800b436 <_dtoa_r+0xb6e>
 800b234:	2e00      	cmp	r6, #0
 800b236:	dd05      	ble.n	800b244 <_dtoa_r+0x97c>
 800b238:	4629      	mov	r1, r5
 800b23a:	4632      	mov	r2, r6
 800b23c:	4648      	mov	r0, r9
 800b23e:	f000 fc19 	bl	800ba74 <__lshift>
 800b242:	4605      	mov	r5, r0
 800b244:	9b08      	ldr	r3, [sp, #32]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d05c      	beq.n	800b304 <_dtoa_r+0xa3c>
 800b24a:	6869      	ldr	r1, [r5, #4]
 800b24c:	4648      	mov	r0, r9
 800b24e:	f000 fa0b 	bl	800b668 <_Balloc>
 800b252:	4606      	mov	r6, r0
 800b254:	b928      	cbnz	r0, 800b262 <_dtoa_r+0x99a>
 800b256:	4b82      	ldr	r3, [pc, #520]	@ (800b460 <_dtoa_r+0xb98>)
 800b258:	4602      	mov	r2, r0
 800b25a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b25e:	f7ff bb4a 	b.w	800a8f6 <_dtoa_r+0x2e>
 800b262:	692a      	ldr	r2, [r5, #16]
 800b264:	3202      	adds	r2, #2
 800b266:	0092      	lsls	r2, r2, #2
 800b268:	f105 010c 	add.w	r1, r5, #12
 800b26c:	300c      	adds	r0, #12
 800b26e:	f7ff fa92 	bl	800a796 <memcpy>
 800b272:	2201      	movs	r2, #1
 800b274:	4631      	mov	r1, r6
 800b276:	4648      	mov	r0, r9
 800b278:	f000 fbfc 	bl	800ba74 <__lshift>
 800b27c:	f10a 0301 	add.w	r3, sl, #1
 800b280:	9300      	str	r3, [sp, #0]
 800b282:	eb0a 030b 	add.w	r3, sl, fp
 800b286:	9308      	str	r3, [sp, #32]
 800b288:	9b04      	ldr	r3, [sp, #16]
 800b28a:	f003 0301 	and.w	r3, r3, #1
 800b28e:	462f      	mov	r7, r5
 800b290:	9306      	str	r3, [sp, #24]
 800b292:	4605      	mov	r5, r0
 800b294:	9b00      	ldr	r3, [sp, #0]
 800b296:	9802      	ldr	r0, [sp, #8]
 800b298:	4621      	mov	r1, r4
 800b29a:	f103 3bff 	add.w	fp, r3, #4294967295
 800b29e:	f7ff fa88 	bl	800a7b2 <quorem>
 800b2a2:	4603      	mov	r3, r0
 800b2a4:	3330      	adds	r3, #48	@ 0x30
 800b2a6:	9003      	str	r0, [sp, #12]
 800b2a8:	4639      	mov	r1, r7
 800b2aa:	9802      	ldr	r0, [sp, #8]
 800b2ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2ae:	f000 fc4d 	bl	800bb4c <__mcmp>
 800b2b2:	462a      	mov	r2, r5
 800b2b4:	9004      	str	r0, [sp, #16]
 800b2b6:	4621      	mov	r1, r4
 800b2b8:	4648      	mov	r0, r9
 800b2ba:	f000 fc63 	bl	800bb84 <__mdiff>
 800b2be:	68c2      	ldr	r2, [r0, #12]
 800b2c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2c2:	4606      	mov	r6, r0
 800b2c4:	bb02      	cbnz	r2, 800b308 <_dtoa_r+0xa40>
 800b2c6:	4601      	mov	r1, r0
 800b2c8:	9802      	ldr	r0, [sp, #8]
 800b2ca:	f000 fc3f 	bl	800bb4c <__mcmp>
 800b2ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2d0:	4602      	mov	r2, r0
 800b2d2:	4631      	mov	r1, r6
 800b2d4:	4648      	mov	r0, r9
 800b2d6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b2d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2da:	f000 fa05 	bl	800b6e8 <_Bfree>
 800b2de:	9b07      	ldr	r3, [sp, #28]
 800b2e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b2e2:	9e00      	ldr	r6, [sp, #0]
 800b2e4:	ea42 0103 	orr.w	r1, r2, r3
 800b2e8:	9b06      	ldr	r3, [sp, #24]
 800b2ea:	4319      	orrs	r1, r3
 800b2ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2ee:	d10d      	bne.n	800b30c <_dtoa_r+0xa44>
 800b2f0:	2b39      	cmp	r3, #57	@ 0x39
 800b2f2:	d027      	beq.n	800b344 <_dtoa_r+0xa7c>
 800b2f4:	9a04      	ldr	r2, [sp, #16]
 800b2f6:	2a00      	cmp	r2, #0
 800b2f8:	dd01      	ble.n	800b2fe <_dtoa_r+0xa36>
 800b2fa:	9b03      	ldr	r3, [sp, #12]
 800b2fc:	3331      	adds	r3, #49	@ 0x31
 800b2fe:	f88b 3000 	strb.w	r3, [fp]
 800b302:	e52e      	b.n	800ad62 <_dtoa_r+0x49a>
 800b304:	4628      	mov	r0, r5
 800b306:	e7b9      	b.n	800b27c <_dtoa_r+0x9b4>
 800b308:	2201      	movs	r2, #1
 800b30a:	e7e2      	b.n	800b2d2 <_dtoa_r+0xa0a>
 800b30c:	9904      	ldr	r1, [sp, #16]
 800b30e:	2900      	cmp	r1, #0
 800b310:	db04      	blt.n	800b31c <_dtoa_r+0xa54>
 800b312:	9807      	ldr	r0, [sp, #28]
 800b314:	4301      	orrs	r1, r0
 800b316:	9806      	ldr	r0, [sp, #24]
 800b318:	4301      	orrs	r1, r0
 800b31a:	d120      	bne.n	800b35e <_dtoa_r+0xa96>
 800b31c:	2a00      	cmp	r2, #0
 800b31e:	ddee      	ble.n	800b2fe <_dtoa_r+0xa36>
 800b320:	9902      	ldr	r1, [sp, #8]
 800b322:	9300      	str	r3, [sp, #0]
 800b324:	2201      	movs	r2, #1
 800b326:	4648      	mov	r0, r9
 800b328:	f000 fba4 	bl	800ba74 <__lshift>
 800b32c:	4621      	mov	r1, r4
 800b32e:	9002      	str	r0, [sp, #8]
 800b330:	f000 fc0c 	bl	800bb4c <__mcmp>
 800b334:	2800      	cmp	r0, #0
 800b336:	9b00      	ldr	r3, [sp, #0]
 800b338:	dc02      	bgt.n	800b340 <_dtoa_r+0xa78>
 800b33a:	d1e0      	bne.n	800b2fe <_dtoa_r+0xa36>
 800b33c:	07da      	lsls	r2, r3, #31
 800b33e:	d5de      	bpl.n	800b2fe <_dtoa_r+0xa36>
 800b340:	2b39      	cmp	r3, #57	@ 0x39
 800b342:	d1da      	bne.n	800b2fa <_dtoa_r+0xa32>
 800b344:	2339      	movs	r3, #57	@ 0x39
 800b346:	f88b 3000 	strb.w	r3, [fp]
 800b34a:	4633      	mov	r3, r6
 800b34c:	461e      	mov	r6, r3
 800b34e:	3b01      	subs	r3, #1
 800b350:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b354:	2a39      	cmp	r2, #57	@ 0x39
 800b356:	d04e      	beq.n	800b3f6 <_dtoa_r+0xb2e>
 800b358:	3201      	adds	r2, #1
 800b35a:	701a      	strb	r2, [r3, #0]
 800b35c:	e501      	b.n	800ad62 <_dtoa_r+0x49a>
 800b35e:	2a00      	cmp	r2, #0
 800b360:	dd03      	ble.n	800b36a <_dtoa_r+0xaa2>
 800b362:	2b39      	cmp	r3, #57	@ 0x39
 800b364:	d0ee      	beq.n	800b344 <_dtoa_r+0xa7c>
 800b366:	3301      	adds	r3, #1
 800b368:	e7c9      	b.n	800b2fe <_dtoa_r+0xa36>
 800b36a:	9a00      	ldr	r2, [sp, #0]
 800b36c:	9908      	ldr	r1, [sp, #32]
 800b36e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b372:	428a      	cmp	r2, r1
 800b374:	d028      	beq.n	800b3c8 <_dtoa_r+0xb00>
 800b376:	9902      	ldr	r1, [sp, #8]
 800b378:	2300      	movs	r3, #0
 800b37a:	220a      	movs	r2, #10
 800b37c:	4648      	mov	r0, r9
 800b37e:	f000 f9d5 	bl	800b72c <__multadd>
 800b382:	42af      	cmp	r7, r5
 800b384:	9002      	str	r0, [sp, #8]
 800b386:	f04f 0300 	mov.w	r3, #0
 800b38a:	f04f 020a 	mov.w	r2, #10
 800b38e:	4639      	mov	r1, r7
 800b390:	4648      	mov	r0, r9
 800b392:	d107      	bne.n	800b3a4 <_dtoa_r+0xadc>
 800b394:	f000 f9ca 	bl	800b72c <__multadd>
 800b398:	4607      	mov	r7, r0
 800b39a:	4605      	mov	r5, r0
 800b39c:	9b00      	ldr	r3, [sp, #0]
 800b39e:	3301      	adds	r3, #1
 800b3a0:	9300      	str	r3, [sp, #0]
 800b3a2:	e777      	b.n	800b294 <_dtoa_r+0x9cc>
 800b3a4:	f000 f9c2 	bl	800b72c <__multadd>
 800b3a8:	4629      	mov	r1, r5
 800b3aa:	4607      	mov	r7, r0
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	220a      	movs	r2, #10
 800b3b0:	4648      	mov	r0, r9
 800b3b2:	f000 f9bb 	bl	800b72c <__multadd>
 800b3b6:	4605      	mov	r5, r0
 800b3b8:	e7f0      	b.n	800b39c <_dtoa_r+0xad4>
 800b3ba:	f1bb 0f00 	cmp.w	fp, #0
 800b3be:	bfcc      	ite	gt
 800b3c0:	465e      	movgt	r6, fp
 800b3c2:	2601      	movle	r6, #1
 800b3c4:	4456      	add	r6, sl
 800b3c6:	2700      	movs	r7, #0
 800b3c8:	9902      	ldr	r1, [sp, #8]
 800b3ca:	9300      	str	r3, [sp, #0]
 800b3cc:	2201      	movs	r2, #1
 800b3ce:	4648      	mov	r0, r9
 800b3d0:	f000 fb50 	bl	800ba74 <__lshift>
 800b3d4:	4621      	mov	r1, r4
 800b3d6:	9002      	str	r0, [sp, #8]
 800b3d8:	f000 fbb8 	bl	800bb4c <__mcmp>
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	dcb4      	bgt.n	800b34a <_dtoa_r+0xa82>
 800b3e0:	d102      	bne.n	800b3e8 <_dtoa_r+0xb20>
 800b3e2:	9b00      	ldr	r3, [sp, #0]
 800b3e4:	07db      	lsls	r3, r3, #31
 800b3e6:	d4b0      	bmi.n	800b34a <_dtoa_r+0xa82>
 800b3e8:	4633      	mov	r3, r6
 800b3ea:	461e      	mov	r6, r3
 800b3ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b3f0:	2a30      	cmp	r2, #48	@ 0x30
 800b3f2:	d0fa      	beq.n	800b3ea <_dtoa_r+0xb22>
 800b3f4:	e4b5      	b.n	800ad62 <_dtoa_r+0x49a>
 800b3f6:	459a      	cmp	sl, r3
 800b3f8:	d1a8      	bne.n	800b34c <_dtoa_r+0xa84>
 800b3fa:	2331      	movs	r3, #49	@ 0x31
 800b3fc:	f108 0801 	add.w	r8, r8, #1
 800b400:	f88a 3000 	strb.w	r3, [sl]
 800b404:	e4ad      	b.n	800ad62 <_dtoa_r+0x49a>
 800b406:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b408:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b464 <_dtoa_r+0xb9c>
 800b40c:	b11b      	cbz	r3, 800b416 <_dtoa_r+0xb4e>
 800b40e:	f10a 0308 	add.w	r3, sl, #8
 800b412:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b414:	6013      	str	r3, [r2, #0]
 800b416:	4650      	mov	r0, sl
 800b418:	b017      	add	sp, #92	@ 0x5c
 800b41a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b41e:	9b07      	ldr	r3, [sp, #28]
 800b420:	2b01      	cmp	r3, #1
 800b422:	f77f ae2e 	ble.w	800b082 <_dtoa_r+0x7ba>
 800b426:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b428:	9308      	str	r3, [sp, #32]
 800b42a:	2001      	movs	r0, #1
 800b42c:	e64d      	b.n	800b0ca <_dtoa_r+0x802>
 800b42e:	f1bb 0f00 	cmp.w	fp, #0
 800b432:	f77f aed9 	ble.w	800b1e8 <_dtoa_r+0x920>
 800b436:	4656      	mov	r6, sl
 800b438:	9802      	ldr	r0, [sp, #8]
 800b43a:	4621      	mov	r1, r4
 800b43c:	f7ff f9b9 	bl	800a7b2 <quorem>
 800b440:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b444:	f806 3b01 	strb.w	r3, [r6], #1
 800b448:	eba6 020a 	sub.w	r2, r6, sl
 800b44c:	4593      	cmp	fp, r2
 800b44e:	ddb4      	ble.n	800b3ba <_dtoa_r+0xaf2>
 800b450:	9902      	ldr	r1, [sp, #8]
 800b452:	2300      	movs	r3, #0
 800b454:	220a      	movs	r2, #10
 800b456:	4648      	mov	r0, r9
 800b458:	f000 f968 	bl	800b72c <__multadd>
 800b45c:	9002      	str	r0, [sp, #8]
 800b45e:	e7eb      	b.n	800b438 <_dtoa_r+0xb70>
 800b460:	0800f470 	.word	0x0800f470
 800b464:	0800f3f4 	.word	0x0800f3f4

0800b468 <_free_r>:
 800b468:	b538      	push	{r3, r4, r5, lr}
 800b46a:	4605      	mov	r5, r0
 800b46c:	2900      	cmp	r1, #0
 800b46e:	d041      	beq.n	800b4f4 <_free_r+0x8c>
 800b470:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b474:	1f0c      	subs	r4, r1, #4
 800b476:	2b00      	cmp	r3, #0
 800b478:	bfb8      	it	lt
 800b47a:	18e4      	addlt	r4, r4, r3
 800b47c:	f000 f8e8 	bl	800b650 <__malloc_lock>
 800b480:	4a1d      	ldr	r2, [pc, #116]	@ (800b4f8 <_free_r+0x90>)
 800b482:	6813      	ldr	r3, [r2, #0]
 800b484:	b933      	cbnz	r3, 800b494 <_free_r+0x2c>
 800b486:	6063      	str	r3, [r4, #4]
 800b488:	6014      	str	r4, [r2, #0]
 800b48a:	4628      	mov	r0, r5
 800b48c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b490:	f000 b8e4 	b.w	800b65c <__malloc_unlock>
 800b494:	42a3      	cmp	r3, r4
 800b496:	d908      	bls.n	800b4aa <_free_r+0x42>
 800b498:	6820      	ldr	r0, [r4, #0]
 800b49a:	1821      	adds	r1, r4, r0
 800b49c:	428b      	cmp	r3, r1
 800b49e:	bf01      	itttt	eq
 800b4a0:	6819      	ldreq	r1, [r3, #0]
 800b4a2:	685b      	ldreq	r3, [r3, #4]
 800b4a4:	1809      	addeq	r1, r1, r0
 800b4a6:	6021      	streq	r1, [r4, #0]
 800b4a8:	e7ed      	b.n	800b486 <_free_r+0x1e>
 800b4aa:	461a      	mov	r2, r3
 800b4ac:	685b      	ldr	r3, [r3, #4]
 800b4ae:	b10b      	cbz	r3, 800b4b4 <_free_r+0x4c>
 800b4b0:	42a3      	cmp	r3, r4
 800b4b2:	d9fa      	bls.n	800b4aa <_free_r+0x42>
 800b4b4:	6811      	ldr	r1, [r2, #0]
 800b4b6:	1850      	adds	r0, r2, r1
 800b4b8:	42a0      	cmp	r0, r4
 800b4ba:	d10b      	bne.n	800b4d4 <_free_r+0x6c>
 800b4bc:	6820      	ldr	r0, [r4, #0]
 800b4be:	4401      	add	r1, r0
 800b4c0:	1850      	adds	r0, r2, r1
 800b4c2:	4283      	cmp	r3, r0
 800b4c4:	6011      	str	r1, [r2, #0]
 800b4c6:	d1e0      	bne.n	800b48a <_free_r+0x22>
 800b4c8:	6818      	ldr	r0, [r3, #0]
 800b4ca:	685b      	ldr	r3, [r3, #4]
 800b4cc:	6053      	str	r3, [r2, #4]
 800b4ce:	4408      	add	r0, r1
 800b4d0:	6010      	str	r0, [r2, #0]
 800b4d2:	e7da      	b.n	800b48a <_free_r+0x22>
 800b4d4:	d902      	bls.n	800b4dc <_free_r+0x74>
 800b4d6:	230c      	movs	r3, #12
 800b4d8:	602b      	str	r3, [r5, #0]
 800b4da:	e7d6      	b.n	800b48a <_free_r+0x22>
 800b4dc:	6820      	ldr	r0, [r4, #0]
 800b4de:	1821      	adds	r1, r4, r0
 800b4e0:	428b      	cmp	r3, r1
 800b4e2:	bf04      	itt	eq
 800b4e4:	6819      	ldreq	r1, [r3, #0]
 800b4e6:	685b      	ldreq	r3, [r3, #4]
 800b4e8:	6063      	str	r3, [r4, #4]
 800b4ea:	bf04      	itt	eq
 800b4ec:	1809      	addeq	r1, r1, r0
 800b4ee:	6021      	streq	r1, [r4, #0]
 800b4f0:	6054      	str	r4, [r2, #4]
 800b4f2:	e7ca      	b.n	800b48a <_free_r+0x22>
 800b4f4:	bd38      	pop	{r3, r4, r5, pc}
 800b4f6:	bf00      	nop
 800b4f8:	20002094 	.word	0x20002094

0800b4fc <malloc>:
 800b4fc:	4b02      	ldr	r3, [pc, #8]	@ (800b508 <malloc+0xc>)
 800b4fe:	4601      	mov	r1, r0
 800b500:	6818      	ldr	r0, [r3, #0]
 800b502:	f000 b825 	b.w	800b550 <_malloc_r>
 800b506:	bf00      	nop
 800b508:	20000024 	.word	0x20000024

0800b50c <sbrk_aligned>:
 800b50c:	b570      	push	{r4, r5, r6, lr}
 800b50e:	4e0f      	ldr	r6, [pc, #60]	@ (800b54c <sbrk_aligned+0x40>)
 800b510:	460c      	mov	r4, r1
 800b512:	6831      	ldr	r1, [r6, #0]
 800b514:	4605      	mov	r5, r0
 800b516:	b911      	cbnz	r1, 800b51e <sbrk_aligned+0x12>
 800b518:	f000 fe24 	bl	800c164 <_sbrk_r>
 800b51c:	6030      	str	r0, [r6, #0]
 800b51e:	4621      	mov	r1, r4
 800b520:	4628      	mov	r0, r5
 800b522:	f000 fe1f 	bl	800c164 <_sbrk_r>
 800b526:	1c43      	adds	r3, r0, #1
 800b528:	d103      	bne.n	800b532 <sbrk_aligned+0x26>
 800b52a:	f04f 34ff 	mov.w	r4, #4294967295
 800b52e:	4620      	mov	r0, r4
 800b530:	bd70      	pop	{r4, r5, r6, pc}
 800b532:	1cc4      	adds	r4, r0, #3
 800b534:	f024 0403 	bic.w	r4, r4, #3
 800b538:	42a0      	cmp	r0, r4
 800b53a:	d0f8      	beq.n	800b52e <sbrk_aligned+0x22>
 800b53c:	1a21      	subs	r1, r4, r0
 800b53e:	4628      	mov	r0, r5
 800b540:	f000 fe10 	bl	800c164 <_sbrk_r>
 800b544:	3001      	adds	r0, #1
 800b546:	d1f2      	bne.n	800b52e <sbrk_aligned+0x22>
 800b548:	e7ef      	b.n	800b52a <sbrk_aligned+0x1e>
 800b54a:	bf00      	nop
 800b54c:	20002090 	.word	0x20002090

0800b550 <_malloc_r>:
 800b550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b554:	1ccd      	adds	r5, r1, #3
 800b556:	f025 0503 	bic.w	r5, r5, #3
 800b55a:	3508      	adds	r5, #8
 800b55c:	2d0c      	cmp	r5, #12
 800b55e:	bf38      	it	cc
 800b560:	250c      	movcc	r5, #12
 800b562:	2d00      	cmp	r5, #0
 800b564:	4606      	mov	r6, r0
 800b566:	db01      	blt.n	800b56c <_malloc_r+0x1c>
 800b568:	42a9      	cmp	r1, r5
 800b56a:	d904      	bls.n	800b576 <_malloc_r+0x26>
 800b56c:	230c      	movs	r3, #12
 800b56e:	6033      	str	r3, [r6, #0]
 800b570:	2000      	movs	r0, #0
 800b572:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b576:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b64c <_malloc_r+0xfc>
 800b57a:	f000 f869 	bl	800b650 <__malloc_lock>
 800b57e:	f8d8 3000 	ldr.w	r3, [r8]
 800b582:	461c      	mov	r4, r3
 800b584:	bb44      	cbnz	r4, 800b5d8 <_malloc_r+0x88>
 800b586:	4629      	mov	r1, r5
 800b588:	4630      	mov	r0, r6
 800b58a:	f7ff ffbf 	bl	800b50c <sbrk_aligned>
 800b58e:	1c43      	adds	r3, r0, #1
 800b590:	4604      	mov	r4, r0
 800b592:	d158      	bne.n	800b646 <_malloc_r+0xf6>
 800b594:	f8d8 4000 	ldr.w	r4, [r8]
 800b598:	4627      	mov	r7, r4
 800b59a:	2f00      	cmp	r7, #0
 800b59c:	d143      	bne.n	800b626 <_malloc_r+0xd6>
 800b59e:	2c00      	cmp	r4, #0
 800b5a0:	d04b      	beq.n	800b63a <_malloc_r+0xea>
 800b5a2:	6823      	ldr	r3, [r4, #0]
 800b5a4:	4639      	mov	r1, r7
 800b5a6:	4630      	mov	r0, r6
 800b5a8:	eb04 0903 	add.w	r9, r4, r3
 800b5ac:	f000 fdda 	bl	800c164 <_sbrk_r>
 800b5b0:	4581      	cmp	r9, r0
 800b5b2:	d142      	bne.n	800b63a <_malloc_r+0xea>
 800b5b4:	6821      	ldr	r1, [r4, #0]
 800b5b6:	1a6d      	subs	r5, r5, r1
 800b5b8:	4629      	mov	r1, r5
 800b5ba:	4630      	mov	r0, r6
 800b5bc:	f7ff ffa6 	bl	800b50c <sbrk_aligned>
 800b5c0:	3001      	adds	r0, #1
 800b5c2:	d03a      	beq.n	800b63a <_malloc_r+0xea>
 800b5c4:	6823      	ldr	r3, [r4, #0]
 800b5c6:	442b      	add	r3, r5
 800b5c8:	6023      	str	r3, [r4, #0]
 800b5ca:	f8d8 3000 	ldr.w	r3, [r8]
 800b5ce:	685a      	ldr	r2, [r3, #4]
 800b5d0:	bb62      	cbnz	r2, 800b62c <_malloc_r+0xdc>
 800b5d2:	f8c8 7000 	str.w	r7, [r8]
 800b5d6:	e00f      	b.n	800b5f8 <_malloc_r+0xa8>
 800b5d8:	6822      	ldr	r2, [r4, #0]
 800b5da:	1b52      	subs	r2, r2, r5
 800b5dc:	d420      	bmi.n	800b620 <_malloc_r+0xd0>
 800b5de:	2a0b      	cmp	r2, #11
 800b5e0:	d917      	bls.n	800b612 <_malloc_r+0xc2>
 800b5e2:	1961      	adds	r1, r4, r5
 800b5e4:	42a3      	cmp	r3, r4
 800b5e6:	6025      	str	r5, [r4, #0]
 800b5e8:	bf18      	it	ne
 800b5ea:	6059      	strne	r1, [r3, #4]
 800b5ec:	6863      	ldr	r3, [r4, #4]
 800b5ee:	bf08      	it	eq
 800b5f0:	f8c8 1000 	streq.w	r1, [r8]
 800b5f4:	5162      	str	r2, [r4, r5]
 800b5f6:	604b      	str	r3, [r1, #4]
 800b5f8:	4630      	mov	r0, r6
 800b5fa:	f000 f82f 	bl	800b65c <__malloc_unlock>
 800b5fe:	f104 000b 	add.w	r0, r4, #11
 800b602:	1d23      	adds	r3, r4, #4
 800b604:	f020 0007 	bic.w	r0, r0, #7
 800b608:	1ac2      	subs	r2, r0, r3
 800b60a:	bf1c      	itt	ne
 800b60c:	1a1b      	subne	r3, r3, r0
 800b60e:	50a3      	strne	r3, [r4, r2]
 800b610:	e7af      	b.n	800b572 <_malloc_r+0x22>
 800b612:	6862      	ldr	r2, [r4, #4]
 800b614:	42a3      	cmp	r3, r4
 800b616:	bf0c      	ite	eq
 800b618:	f8c8 2000 	streq.w	r2, [r8]
 800b61c:	605a      	strne	r2, [r3, #4]
 800b61e:	e7eb      	b.n	800b5f8 <_malloc_r+0xa8>
 800b620:	4623      	mov	r3, r4
 800b622:	6864      	ldr	r4, [r4, #4]
 800b624:	e7ae      	b.n	800b584 <_malloc_r+0x34>
 800b626:	463c      	mov	r4, r7
 800b628:	687f      	ldr	r7, [r7, #4]
 800b62a:	e7b6      	b.n	800b59a <_malloc_r+0x4a>
 800b62c:	461a      	mov	r2, r3
 800b62e:	685b      	ldr	r3, [r3, #4]
 800b630:	42a3      	cmp	r3, r4
 800b632:	d1fb      	bne.n	800b62c <_malloc_r+0xdc>
 800b634:	2300      	movs	r3, #0
 800b636:	6053      	str	r3, [r2, #4]
 800b638:	e7de      	b.n	800b5f8 <_malloc_r+0xa8>
 800b63a:	230c      	movs	r3, #12
 800b63c:	6033      	str	r3, [r6, #0]
 800b63e:	4630      	mov	r0, r6
 800b640:	f000 f80c 	bl	800b65c <__malloc_unlock>
 800b644:	e794      	b.n	800b570 <_malloc_r+0x20>
 800b646:	6005      	str	r5, [r0, #0]
 800b648:	e7d6      	b.n	800b5f8 <_malloc_r+0xa8>
 800b64a:	bf00      	nop
 800b64c:	20002094 	.word	0x20002094

0800b650 <__malloc_lock>:
 800b650:	4801      	ldr	r0, [pc, #4]	@ (800b658 <__malloc_lock+0x8>)
 800b652:	f7ff b89e 	b.w	800a792 <__retarget_lock_acquire_recursive>
 800b656:	bf00      	nop
 800b658:	2000208c 	.word	0x2000208c

0800b65c <__malloc_unlock>:
 800b65c:	4801      	ldr	r0, [pc, #4]	@ (800b664 <__malloc_unlock+0x8>)
 800b65e:	f7ff b899 	b.w	800a794 <__retarget_lock_release_recursive>
 800b662:	bf00      	nop
 800b664:	2000208c 	.word	0x2000208c

0800b668 <_Balloc>:
 800b668:	b570      	push	{r4, r5, r6, lr}
 800b66a:	69c6      	ldr	r6, [r0, #28]
 800b66c:	4604      	mov	r4, r0
 800b66e:	460d      	mov	r5, r1
 800b670:	b976      	cbnz	r6, 800b690 <_Balloc+0x28>
 800b672:	2010      	movs	r0, #16
 800b674:	f7ff ff42 	bl	800b4fc <malloc>
 800b678:	4602      	mov	r2, r0
 800b67a:	61e0      	str	r0, [r4, #28]
 800b67c:	b920      	cbnz	r0, 800b688 <_Balloc+0x20>
 800b67e:	4b18      	ldr	r3, [pc, #96]	@ (800b6e0 <_Balloc+0x78>)
 800b680:	4818      	ldr	r0, [pc, #96]	@ (800b6e4 <_Balloc+0x7c>)
 800b682:	216b      	movs	r1, #107	@ 0x6b
 800b684:	f000 fd7e 	bl	800c184 <__assert_func>
 800b688:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b68c:	6006      	str	r6, [r0, #0]
 800b68e:	60c6      	str	r6, [r0, #12]
 800b690:	69e6      	ldr	r6, [r4, #28]
 800b692:	68f3      	ldr	r3, [r6, #12]
 800b694:	b183      	cbz	r3, 800b6b8 <_Balloc+0x50>
 800b696:	69e3      	ldr	r3, [r4, #28]
 800b698:	68db      	ldr	r3, [r3, #12]
 800b69a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b69e:	b9b8      	cbnz	r0, 800b6d0 <_Balloc+0x68>
 800b6a0:	2101      	movs	r1, #1
 800b6a2:	fa01 f605 	lsl.w	r6, r1, r5
 800b6a6:	1d72      	adds	r2, r6, #5
 800b6a8:	0092      	lsls	r2, r2, #2
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	f000 fd88 	bl	800c1c0 <_calloc_r>
 800b6b0:	b160      	cbz	r0, 800b6cc <_Balloc+0x64>
 800b6b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b6b6:	e00e      	b.n	800b6d6 <_Balloc+0x6e>
 800b6b8:	2221      	movs	r2, #33	@ 0x21
 800b6ba:	2104      	movs	r1, #4
 800b6bc:	4620      	mov	r0, r4
 800b6be:	f000 fd7f 	bl	800c1c0 <_calloc_r>
 800b6c2:	69e3      	ldr	r3, [r4, #28]
 800b6c4:	60f0      	str	r0, [r6, #12]
 800b6c6:	68db      	ldr	r3, [r3, #12]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d1e4      	bne.n	800b696 <_Balloc+0x2e>
 800b6cc:	2000      	movs	r0, #0
 800b6ce:	bd70      	pop	{r4, r5, r6, pc}
 800b6d0:	6802      	ldr	r2, [r0, #0]
 800b6d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b6dc:	e7f7      	b.n	800b6ce <_Balloc+0x66>
 800b6de:	bf00      	nop
 800b6e0:	0800f401 	.word	0x0800f401
 800b6e4:	0800f481 	.word	0x0800f481

0800b6e8 <_Bfree>:
 800b6e8:	b570      	push	{r4, r5, r6, lr}
 800b6ea:	69c6      	ldr	r6, [r0, #28]
 800b6ec:	4605      	mov	r5, r0
 800b6ee:	460c      	mov	r4, r1
 800b6f0:	b976      	cbnz	r6, 800b710 <_Bfree+0x28>
 800b6f2:	2010      	movs	r0, #16
 800b6f4:	f7ff ff02 	bl	800b4fc <malloc>
 800b6f8:	4602      	mov	r2, r0
 800b6fa:	61e8      	str	r0, [r5, #28]
 800b6fc:	b920      	cbnz	r0, 800b708 <_Bfree+0x20>
 800b6fe:	4b09      	ldr	r3, [pc, #36]	@ (800b724 <_Bfree+0x3c>)
 800b700:	4809      	ldr	r0, [pc, #36]	@ (800b728 <_Bfree+0x40>)
 800b702:	218f      	movs	r1, #143	@ 0x8f
 800b704:	f000 fd3e 	bl	800c184 <__assert_func>
 800b708:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b70c:	6006      	str	r6, [r0, #0]
 800b70e:	60c6      	str	r6, [r0, #12]
 800b710:	b13c      	cbz	r4, 800b722 <_Bfree+0x3a>
 800b712:	69eb      	ldr	r3, [r5, #28]
 800b714:	6862      	ldr	r2, [r4, #4]
 800b716:	68db      	ldr	r3, [r3, #12]
 800b718:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b71c:	6021      	str	r1, [r4, #0]
 800b71e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b722:	bd70      	pop	{r4, r5, r6, pc}
 800b724:	0800f401 	.word	0x0800f401
 800b728:	0800f481 	.word	0x0800f481

0800b72c <__multadd>:
 800b72c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b730:	690d      	ldr	r5, [r1, #16]
 800b732:	4607      	mov	r7, r0
 800b734:	460c      	mov	r4, r1
 800b736:	461e      	mov	r6, r3
 800b738:	f101 0c14 	add.w	ip, r1, #20
 800b73c:	2000      	movs	r0, #0
 800b73e:	f8dc 3000 	ldr.w	r3, [ip]
 800b742:	b299      	uxth	r1, r3
 800b744:	fb02 6101 	mla	r1, r2, r1, r6
 800b748:	0c1e      	lsrs	r6, r3, #16
 800b74a:	0c0b      	lsrs	r3, r1, #16
 800b74c:	fb02 3306 	mla	r3, r2, r6, r3
 800b750:	b289      	uxth	r1, r1
 800b752:	3001      	adds	r0, #1
 800b754:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b758:	4285      	cmp	r5, r0
 800b75a:	f84c 1b04 	str.w	r1, [ip], #4
 800b75e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b762:	dcec      	bgt.n	800b73e <__multadd+0x12>
 800b764:	b30e      	cbz	r6, 800b7aa <__multadd+0x7e>
 800b766:	68a3      	ldr	r3, [r4, #8]
 800b768:	42ab      	cmp	r3, r5
 800b76a:	dc19      	bgt.n	800b7a0 <__multadd+0x74>
 800b76c:	6861      	ldr	r1, [r4, #4]
 800b76e:	4638      	mov	r0, r7
 800b770:	3101      	adds	r1, #1
 800b772:	f7ff ff79 	bl	800b668 <_Balloc>
 800b776:	4680      	mov	r8, r0
 800b778:	b928      	cbnz	r0, 800b786 <__multadd+0x5a>
 800b77a:	4602      	mov	r2, r0
 800b77c:	4b0c      	ldr	r3, [pc, #48]	@ (800b7b0 <__multadd+0x84>)
 800b77e:	480d      	ldr	r0, [pc, #52]	@ (800b7b4 <__multadd+0x88>)
 800b780:	21ba      	movs	r1, #186	@ 0xba
 800b782:	f000 fcff 	bl	800c184 <__assert_func>
 800b786:	6922      	ldr	r2, [r4, #16]
 800b788:	3202      	adds	r2, #2
 800b78a:	f104 010c 	add.w	r1, r4, #12
 800b78e:	0092      	lsls	r2, r2, #2
 800b790:	300c      	adds	r0, #12
 800b792:	f7ff f800 	bl	800a796 <memcpy>
 800b796:	4621      	mov	r1, r4
 800b798:	4638      	mov	r0, r7
 800b79a:	f7ff ffa5 	bl	800b6e8 <_Bfree>
 800b79e:	4644      	mov	r4, r8
 800b7a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b7a4:	3501      	adds	r5, #1
 800b7a6:	615e      	str	r6, [r3, #20]
 800b7a8:	6125      	str	r5, [r4, #16]
 800b7aa:	4620      	mov	r0, r4
 800b7ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7b0:	0800f470 	.word	0x0800f470
 800b7b4:	0800f481 	.word	0x0800f481

0800b7b8 <__hi0bits>:
 800b7b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b7bc:	4603      	mov	r3, r0
 800b7be:	bf36      	itet	cc
 800b7c0:	0403      	lslcc	r3, r0, #16
 800b7c2:	2000      	movcs	r0, #0
 800b7c4:	2010      	movcc	r0, #16
 800b7c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b7ca:	bf3c      	itt	cc
 800b7cc:	021b      	lslcc	r3, r3, #8
 800b7ce:	3008      	addcc	r0, #8
 800b7d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b7d4:	bf3c      	itt	cc
 800b7d6:	011b      	lslcc	r3, r3, #4
 800b7d8:	3004      	addcc	r0, #4
 800b7da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7de:	bf3c      	itt	cc
 800b7e0:	009b      	lslcc	r3, r3, #2
 800b7e2:	3002      	addcc	r0, #2
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	db05      	blt.n	800b7f4 <__hi0bits+0x3c>
 800b7e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b7ec:	f100 0001 	add.w	r0, r0, #1
 800b7f0:	bf08      	it	eq
 800b7f2:	2020      	moveq	r0, #32
 800b7f4:	4770      	bx	lr

0800b7f6 <__lo0bits>:
 800b7f6:	6803      	ldr	r3, [r0, #0]
 800b7f8:	4602      	mov	r2, r0
 800b7fa:	f013 0007 	ands.w	r0, r3, #7
 800b7fe:	d00b      	beq.n	800b818 <__lo0bits+0x22>
 800b800:	07d9      	lsls	r1, r3, #31
 800b802:	d421      	bmi.n	800b848 <__lo0bits+0x52>
 800b804:	0798      	lsls	r0, r3, #30
 800b806:	bf49      	itett	mi
 800b808:	085b      	lsrmi	r3, r3, #1
 800b80a:	089b      	lsrpl	r3, r3, #2
 800b80c:	2001      	movmi	r0, #1
 800b80e:	6013      	strmi	r3, [r2, #0]
 800b810:	bf5c      	itt	pl
 800b812:	6013      	strpl	r3, [r2, #0]
 800b814:	2002      	movpl	r0, #2
 800b816:	4770      	bx	lr
 800b818:	b299      	uxth	r1, r3
 800b81a:	b909      	cbnz	r1, 800b820 <__lo0bits+0x2a>
 800b81c:	0c1b      	lsrs	r3, r3, #16
 800b81e:	2010      	movs	r0, #16
 800b820:	b2d9      	uxtb	r1, r3
 800b822:	b909      	cbnz	r1, 800b828 <__lo0bits+0x32>
 800b824:	3008      	adds	r0, #8
 800b826:	0a1b      	lsrs	r3, r3, #8
 800b828:	0719      	lsls	r1, r3, #28
 800b82a:	bf04      	itt	eq
 800b82c:	091b      	lsreq	r3, r3, #4
 800b82e:	3004      	addeq	r0, #4
 800b830:	0799      	lsls	r1, r3, #30
 800b832:	bf04      	itt	eq
 800b834:	089b      	lsreq	r3, r3, #2
 800b836:	3002      	addeq	r0, #2
 800b838:	07d9      	lsls	r1, r3, #31
 800b83a:	d403      	bmi.n	800b844 <__lo0bits+0x4e>
 800b83c:	085b      	lsrs	r3, r3, #1
 800b83e:	f100 0001 	add.w	r0, r0, #1
 800b842:	d003      	beq.n	800b84c <__lo0bits+0x56>
 800b844:	6013      	str	r3, [r2, #0]
 800b846:	4770      	bx	lr
 800b848:	2000      	movs	r0, #0
 800b84a:	4770      	bx	lr
 800b84c:	2020      	movs	r0, #32
 800b84e:	4770      	bx	lr

0800b850 <__i2b>:
 800b850:	b510      	push	{r4, lr}
 800b852:	460c      	mov	r4, r1
 800b854:	2101      	movs	r1, #1
 800b856:	f7ff ff07 	bl	800b668 <_Balloc>
 800b85a:	4602      	mov	r2, r0
 800b85c:	b928      	cbnz	r0, 800b86a <__i2b+0x1a>
 800b85e:	4b05      	ldr	r3, [pc, #20]	@ (800b874 <__i2b+0x24>)
 800b860:	4805      	ldr	r0, [pc, #20]	@ (800b878 <__i2b+0x28>)
 800b862:	f240 1145 	movw	r1, #325	@ 0x145
 800b866:	f000 fc8d 	bl	800c184 <__assert_func>
 800b86a:	2301      	movs	r3, #1
 800b86c:	6144      	str	r4, [r0, #20]
 800b86e:	6103      	str	r3, [r0, #16]
 800b870:	bd10      	pop	{r4, pc}
 800b872:	bf00      	nop
 800b874:	0800f470 	.word	0x0800f470
 800b878:	0800f481 	.word	0x0800f481

0800b87c <__multiply>:
 800b87c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b880:	4617      	mov	r7, r2
 800b882:	690a      	ldr	r2, [r1, #16]
 800b884:	693b      	ldr	r3, [r7, #16]
 800b886:	429a      	cmp	r2, r3
 800b888:	bfa8      	it	ge
 800b88a:	463b      	movge	r3, r7
 800b88c:	4689      	mov	r9, r1
 800b88e:	bfa4      	itt	ge
 800b890:	460f      	movge	r7, r1
 800b892:	4699      	movge	r9, r3
 800b894:	693d      	ldr	r5, [r7, #16]
 800b896:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b89a:	68bb      	ldr	r3, [r7, #8]
 800b89c:	6879      	ldr	r1, [r7, #4]
 800b89e:	eb05 060a 	add.w	r6, r5, sl
 800b8a2:	42b3      	cmp	r3, r6
 800b8a4:	b085      	sub	sp, #20
 800b8a6:	bfb8      	it	lt
 800b8a8:	3101      	addlt	r1, #1
 800b8aa:	f7ff fedd 	bl	800b668 <_Balloc>
 800b8ae:	b930      	cbnz	r0, 800b8be <__multiply+0x42>
 800b8b0:	4602      	mov	r2, r0
 800b8b2:	4b41      	ldr	r3, [pc, #260]	@ (800b9b8 <__multiply+0x13c>)
 800b8b4:	4841      	ldr	r0, [pc, #260]	@ (800b9bc <__multiply+0x140>)
 800b8b6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b8ba:	f000 fc63 	bl	800c184 <__assert_func>
 800b8be:	f100 0414 	add.w	r4, r0, #20
 800b8c2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b8c6:	4623      	mov	r3, r4
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	4573      	cmp	r3, lr
 800b8cc:	d320      	bcc.n	800b910 <__multiply+0x94>
 800b8ce:	f107 0814 	add.w	r8, r7, #20
 800b8d2:	f109 0114 	add.w	r1, r9, #20
 800b8d6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b8da:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b8de:	9302      	str	r3, [sp, #8]
 800b8e0:	1beb      	subs	r3, r5, r7
 800b8e2:	3b15      	subs	r3, #21
 800b8e4:	f023 0303 	bic.w	r3, r3, #3
 800b8e8:	3304      	adds	r3, #4
 800b8ea:	3715      	adds	r7, #21
 800b8ec:	42bd      	cmp	r5, r7
 800b8ee:	bf38      	it	cc
 800b8f0:	2304      	movcc	r3, #4
 800b8f2:	9301      	str	r3, [sp, #4]
 800b8f4:	9b02      	ldr	r3, [sp, #8]
 800b8f6:	9103      	str	r1, [sp, #12]
 800b8f8:	428b      	cmp	r3, r1
 800b8fa:	d80c      	bhi.n	800b916 <__multiply+0x9a>
 800b8fc:	2e00      	cmp	r6, #0
 800b8fe:	dd03      	ble.n	800b908 <__multiply+0x8c>
 800b900:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b904:	2b00      	cmp	r3, #0
 800b906:	d055      	beq.n	800b9b4 <__multiply+0x138>
 800b908:	6106      	str	r6, [r0, #16]
 800b90a:	b005      	add	sp, #20
 800b90c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b910:	f843 2b04 	str.w	r2, [r3], #4
 800b914:	e7d9      	b.n	800b8ca <__multiply+0x4e>
 800b916:	f8b1 a000 	ldrh.w	sl, [r1]
 800b91a:	f1ba 0f00 	cmp.w	sl, #0
 800b91e:	d01f      	beq.n	800b960 <__multiply+0xe4>
 800b920:	46c4      	mov	ip, r8
 800b922:	46a1      	mov	r9, r4
 800b924:	2700      	movs	r7, #0
 800b926:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b92a:	f8d9 3000 	ldr.w	r3, [r9]
 800b92e:	fa1f fb82 	uxth.w	fp, r2
 800b932:	b29b      	uxth	r3, r3
 800b934:	fb0a 330b 	mla	r3, sl, fp, r3
 800b938:	443b      	add	r3, r7
 800b93a:	f8d9 7000 	ldr.w	r7, [r9]
 800b93e:	0c12      	lsrs	r2, r2, #16
 800b940:	0c3f      	lsrs	r7, r7, #16
 800b942:	fb0a 7202 	mla	r2, sl, r2, r7
 800b946:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b94a:	b29b      	uxth	r3, r3
 800b94c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b950:	4565      	cmp	r5, ip
 800b952:	f849 3b04 	str.w	r3, [r9], #4
 800b956:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b95a:	d8e4      	bhi.n	800b926 <__multiply+0xaa>
 800b95c:	9b01      	ldr	r3, [sp, #4]
 800b95e:	50e7      	str	r7, [r4, r3]
 800b960:	9b03      	ldr	r3, [sp, #12]
 800b962:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b966:	3104      	adds	r1, #4
 800b968:	f1b9 0f00 	cmp.w	r9, #0
 800b96c:	d020      	beq.n	800b9b0 <__multiply+0x134>
 800b96e:	6823      	ldr	r3, [r4, #0]
 800b970:	4647      	mov	r7, r8
 800b972:	46a4      	mov	ip, r4
 800b974:	f04f 0a00 	mov.w	sl, #0
 800b978:	f8b7 b000 	ldrh.w	fp, [r7]
 800b97c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b980:	fb09 220b 	mla	r2, r9, fp, r2
 800b984:	4452      	add	r2, sl
 800b986:	b29b      	uxth	r3, r3
 800b988:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b98c:	f84c 3b04 	str.w	r3, [ip], #4
 800b990:	f857 3b04 	ldr.w	r3, [r7], #4
 800b994:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b998:	f8bc 3000 	ldrh.w	r3, [ip]
 800b99c:	fb09 330a 	mla	r3, r9, sl, r3
 800b9a0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b9a4:	42bd      	cmp	r5, r7
 800b9a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b9aa:	d8e5      	bhi.n	800b978 <__multiply+0xfc>
 800b9ac:	9a01      	ldr	r2, [sp, #4]
 800b9ae:	50a3      	str	r3, [r4, r2]
 800b9b0:	3404      	adds	r4, #4
 800b9b2:	e79f      	b.n	800b8f4 <__multiply+0x78>
 800b9b4:	3e01      	subs	r6, #1
 800b9b6:	e7a1      	b.n	800b8fc <__multiply+0x80>
 800b9b8:	0800f470 	.word	0x0800f470
 800b9bc:	0800f481 	.word	0x0800f481

0800b9c0 <__pow5mult>:
 800b9c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9c4:	4615      	mov	r5, r2
 800b9c6:	f012 0203 	ands.w	r2, r2, #3
 800b9ca:	4607      	mov	r7, r0
 800b9cc:	460e      	mov	r6, r1
 800b9ce:	d007      	beq.n	800b9e0 <__pow5mult+0x20>
 800b9d0:	4c25      	ldr	r4, [pc, #148]	@ (800ba68 <__pow5mult+0xa8>)
 800b9d2:	3a01      	subs	r2, #1
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b9da:	f7ff fea7 	bl	800b72c <__multadd>
 800b9de:	4606      	mov	r6, r0
 800b9e0:	10ad      	asrs	r5, r5, #2
 800b9e2:	d03d      	beq.n	800ba60 <__pow5mult+0xa0>
 800b9e4:	69fc      	ldr	r4, [r7, #28]
 800b9e6:	b97c      	cbnz	r4, 800ba08 <__pow5mult+0x48>
 800b9e8:	2010      	movs	r0, #16
 800b9ea:	f7ff fd87 	bl	800b4fc <malloc>
 800b9ee:	4602      	mov	r2, r0
 800b9f0:	61f8      	str	r0, [r7, #28]
 800b9f2:	b928      	cbnz	r0, 800ba00 <__pow5mult+0x40>
 800b9f4:	4b1d      	ldr	r3, [pc, #116]	@ (800ba6c <__pow5mult+0xac>)
 800b9f6:	481e      	ldr	r0, [pc, #120]	@ (800ba70 <__pow5mult+0xb0>)
 800b9f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b9fc:	f000 fbc2 	bl	800c184 <__assert_func>
 800ba00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba04:	6004      	str	r4, [r0, #0]
 800ba06:	60c4      	str	r4, [r0, #12]
 800ba08:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ba0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ba10:	b94c      	cbnz	r4, 800ba26 <__pow5mult+0x66>
 800ba12:	f240 2171 	movw	r1, #625	@ 0x271
 800ba16:	4638      	mov	r0, r7
 800ba18:	f7ff ff1a 	bl	800b850 <__i2b>
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ba22:	4604      	mov	r4, r0
 800ba24:	6003      	str	r3, [r0, #0]
 800ba26:	f04f 0900 	mov.w	r9, #0
 800ba2a:	07eb      	lsls	r3, r5, #31
 800ba2c:	d50a      	bpl.n	800ba44 <__pow5mult+0x84>
 800ba2e:	4631      	mov	r1, r6
 800ba30:	4622      	mov	r2, r4
 800ba32:	4638      	mov	r0, r7
 800ba34:	f7ff ff22 	bl	800b87c <__multiply>
 800ba38:	4631      	mov	r1, r6
 800ba3a:	4680      	mov	r8, r0
 800ba3c:	4638      	mov	r0, r7
 800ba3e:	f7ff fe53 	bl	800b6e8 <_Bfree>
 800ba42:	4646      	mov	r6, r8
 800ba44:	106d      	asrs	r5, r5, #1
 800ba46:	d00b      	beq.n	800ba60 <__pow5mult+0xa0>
 800ba48:	6820      	ldr	r0, [r4, #0]
 800ba4a:	b938      	cbnz	r0, 800ba5c <__pow5mult+0x9c>
 800ba4c:	4622      	mov	r2, r4
 800ba4e:	4621      	mov	r1, r4
 800ba50:	4638      	mov	r0, r7
 800ba52:	f7ff ff13 	bl	800b87c <__multiply>
 800ba56:	6020      	str	r0, [r4, #0]
 800ba58:	f8c0 9000 	str.w	r9, [r0]
 800ba5c:	4604      	mov	r4, r0
 800ba5e:	e7e4      	b.n	800ba2a <__pow5mult+0x6a>
 800ba60:	4630      	mov	r0, r6
 800ba62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba66:	bf00      	nop
 800ba68:	0800f534 	.word	0x0800f534
 800ba6c:	0800f401 	.word	0x0800f401
 800ba70:	0800f481 	.word	0x0800f481

0800ba74 <__lshift>:
 800ba74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba78:	460c      	mov	r4, r1
 800ba7a:	6849      	ldr	r1, [r1, #4]
 800ba7c:	6923      	ldr	r3, [r4, #16]
 800ba7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ba82:	68a3      	ldr	r3, [r4, #8]
 800ba84:	4607      	mov	r7, r0
 800ba86:	4691      	mov	r9, r2
 800ba88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ba8c:	f108 0601 	add.w	r6, r8, #1
 800ba90:	42b3      	cmp	r3, r6
 800ba92:	db0b      	blt.n	800baac <__lshift+0x38>
 800ba94:	4638      	mov	r0, r7
 800ba96:	f7ff fde7 	bl	800b668 <_Balloc>
 800ba9a:	4605      	mov	r5, r0
 800ba9c:	b948      	cbnz	r0, 800bab2 <__lshift+0x3e>
 800ba9e:	4602      	mov	r2, r0
 800baa0:	4b28      	ldr	r3, [pc, #160]	@ (800bb44 <__lshift+0xd0>)
 800baa2:	4829      	ldr	r0, [pc, #164]	@ (800bb48 <__lshift+0xd4>)
 800baa4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800baa8:	f000 fb6c 	bl	800c184 <__assert_func>
 800baac:	3101      	adds	r1, #1
 800baae:	005b      	lsls	r3, r3, #1
 800bab0:	e7ee      	b.n	800ba90 <__lshift+0x1c>
 800bab2:	2300      	movs	r3, #0
 800bab4:	f100 0114 	add.w	r1, r0, #20
 800bab8:	f100 0210 	add.w	r2, r0, #16
 800babc:	4618      	mov	r0, r3
 800babe:	4553      	cmp	r3, sl
 800bac0:	db33      	blt.n	800bb2a <__lshift+0xb6>
 800bac2:	6920      	ldr	r0, [r4, #16]
 800bac4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bac8:	f104 0314 	add.w	r3, r4, #20
 800bacc:	f019 091f 	ands.w	r9, r9, #31
 800bad0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bad4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bad8:	d02b      	beq.n	800bb32 <__lshift+0xbe>
 800bada:	f1c9 0e20 	rsb	lr, r9, #32
 800bade:	468a      	mov	sl, r1
 800bae0:	2200      	movs	r2, #0
 800bae2:	6818      	ldr	r0, [r3, #0]
 800bae4:	fa00 f009 	lsl.w	r0, r0, r9
 800bae8:	4310      	orrs	r0, r2
 800baea:	f84a 0b04 	str.w	r0, [sl], #4
 800baee:	f853 2b04 	ldr.w	r2, [r3], #4
 800baf2:	459c      	cmp	ip, r3
 800baf4:	fa22 f20e 	lsr.w	r2, r2, lr
 800baf8:	d8f3      	bhi.n	800bae2 <__lshift+0x6e>
 800bafa:	ebac 0304 	sub.w	r3, ip, r4
 800bafe:	3b15      	subs	r3, #21
 800bb00:	f023 0303 	bic.w	r3, r3, #3
 800bb04:	3304      	adds	r3, #4
 800bb06:	f104 0015 	add.w	r0, r4, #21
 800bb0a:	4560      	cmp	r0, ip
 800bb0c:	bf88      	it	hi
 800bb0e:	2304      	movhi	r3, #4
 800bb10:	50ca      	str	r2, [r1, r3]
 800bb12:	b10a      	cbz	r2, 800bb18 <__lshift+0xa4>
 800bb14:	f108 0602 	add.w	r6, r8, #2
 800bb18:	3e01      	subs	r6, #1
 800bb1a:	4638      	mov	r0, r7
 800bb1c:	612e      	str	r6, [r5, #16]
 800bb1e:	4621      	mov	r1, r4
 800bb20:	f7ff fde2 	bl	800b6e8 <_Bfree>
 800bb24:	4628      	mov	r0, r5
 800bb26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb2a:	f842 0f04 	str.w	r0, [r2, #4]!
 800bb2e:	3301      	adds	r3, #1
 800bb30:	e7c5      	b.n	800babe <__lshift+0x4a>
 800bb32:	3904      	subs	r1, #4
 800bb34:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb38:	f841 2f04 	str.w	r2, [r1, #4]!
 800bb3c:	459c      	cmp	ip, r3
 800bb3e:	d8f9      	bhi.n	800bb34 <__lshift+0xc0>
 800bb40:	e7ea      	b.n	800bb18 <__lshift+0xa4>
 800bb42:	bf00      	nop
 800bb44:	0800f470 	.word	0x0800f470
 800bb48:	0800f481 	.word	0x0800f481

0800bb4c <__mcmp>:
 800bb4c:	690a      	ldr	r2, [r1, #16]
 800bb4e:	4603      	mov	r3, r0
 800bb50:	6900      	ldr	r0, [r0, #16]
 800bb52:	1a80      	subs	r0, r0, r2
 800bb54:	b530      	push	{r4, r5, lr}
 800bb56:	d10e      	bne.n	800bb76 <__mcmp+0x2a>
 800bb58:	3314      	adds	r3, #20
 800bb5a:	3114      	adds	r1, #20
 800bb5c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bb60:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bb64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bb68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bb6c:	4295      	cmp	r5, r2
 800bb6e:	d003      	beq.n	800bb78 <__mcmp+0x2c>
 800bb70:	d205      	bcs.n	800bb7e <__mcmp+0x32>
 800bb72:	f04f 30ff 	mov.w	r0, #4294967295
 800bb76:	bd30      	pop	{r4, r5, pc}
 800bb78:	42a3      	cmp	r3, r4
 800bb7a:	d3f3      	bcc.n	800bb64 <__mcmp+0x18>
 800bb7c:	e7fb      	b.n	800bb76 <__mcmp+0x2a>
 800bb7e:	2001      	movs	r0, #1
 800bb80:	e7f9      	b.n	800bb76 <__mcmp+0x2a>
	...

0800bb84 <__mdiff>:
 800bb84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb88:	4689      	mov	r9, r1
 800bb8a:	4606      	mov	r6, r0
 800bb8c:	4611      	mov	r1, r2
 800bb8e:	4648      	mov	r0, r9
 800bb90:	4614      	mov	r4, r2
 800bb92:	f7ff ffdb 	bl	800bb4c <__mcmp>
 800bb96:	1e05      	subs	r5, r0, #0
 800bb98:	d112      	bne.n	800bbc0 <__mdiff+0x3c>
 800bb9a:	4629      	mov	r1, r5
 800bb9c:	4630      	mov	r0, r6
 800bb9e:	f7ff fd63 	bl	800b668 <_Balloc>
 800bba2:	4602      	mov	r2, r0
 800bba4:	b928      	cbnz	r0, 800bbb2 <__mdiff+0x2e>
 800bba6:	4b3f      	ldr	r3, [pc, #252]	@ (800bca4 <__mdiff+0x120>)
 800bba8:	f240 2137 	movw	r1, #567	@ 0x237
 800bbac:	483e      	ldr	r0, [pc, #248]	@ (800bca8 <__mdiff+0x124>)
 800bbae:	f000 fae9 	bl	800c184 <__assert_func>
 800bbb2:	2301      	movs	r3, #1
 800bbb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bbb8:	4610      	mov	r0, r2
 800bbba:	b003      	add	sp, #12
 800bbbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbc0:	bfbc      	itt	lt
 800bbc2:	464b      	movlt	r3, r9
 800bbc4:	46a1      	movlt	r9, r4
 800bbc6:	4630      	mov	r0, r6
 800bbc8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bbcc:	bfba      	itte	lt
 800bbce:	461c      	movlt	r4, r3
 800bbd0:	2501      	movlt	r5, #1
 800bbd2:	2500      	movge	r5, #0
 800bbd4:	f7ff fd48 	bl	800b668 <_Balloc>
 800bbd8:	4602      	mov	r2, r0
 800bbda:	b918      	cbnz	r0, 800bbe4 <__mdiff+0x60>
 800bbdc:	4b31      	ldr	r3, [pc, #196]	@ (800bca4 <__mdiff+0x120>)
 800bbde:	f240 2145 	movw	r1, #581	@ 0x245
 800bbe2:	e7e3      	b.n	800bbac <__mdiff+0x28>
 800bbe4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bbe8:	6926      	ldr	r6, [r4, #16]
 800bbea:	60c5      	str	r5, [r0, #12]
 800bbec:	f109 0310 	add.w	r3, r9, #16
 800bbf0:	f109 0514 	add.w	r5, r9, #20
 800bbf4:	f104 0e14 	add.w	lr, r4, #20
 800bbf8:	f100 0b14 	add.w	fp, r0, #20
 800bbfc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bc00:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bc04:	9301      	str	r3, [sp, #4]
 800bc06:	46d9      	mov	r9, fp
 800bc08:	f04f 0c00 	mov.w	ip, #0
 800bc0c:	9b01      	ldr	r3, [sp, #4]
 800bc0e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bc12:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bc16:	9301      	str	r3, [sp, #4]
 800bc18:	fa1f f38a 	uxth.w	r3, sl
 800bc1c:	4619      	mov	r1, r3
 800bc1e:	b283      	uxth	r3, r0
 800bc20:	1acb      	subs	r3, r1, r3
 800bc22:	0c00      	lsrs	r0, r0, #16
 800bc24:	4463      	add	r3, ip
 800bc26:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bc2a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bc2e:	b29b      	uxth	r3, r3
 800bc30:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bc34:	4576      	cmp	r6, lr
 800bc36:	f849 3b04 	str.w	r3, [r9], #4
 800bc3a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bc3e:	d8e5      	bhi.n	800bc0c <__mdiff+0x88>
 800bc40:	1b33      	subs	r3, r6, r4
 800bc42:	3b15      	subs	r3, #21
 800bc44:	f023 0303 	bic.w	r3, r3, #3
 800bc48:	3415      	adds	r4, #21
 800bc4a:	3304      	adds	r3, #4
 800bc4c:	42a6      	cmp	r6, r4
 800bc4e:	bf38      	it	cc
 800bc50:	2304      	movcc	r3, #4
 800bc52:	441d      	add	r5, r3
 800bc54:	445b      	add	r3, fp
 800bc56:	461e      	mov	r6, r3
 800bc58:	462c      	mov	r4, r5
 800bc5a:	4544      	cmp	r4, r8
 800bc5c:	d30e      	bcc.n	800bc7c <__mdiff+0xf8>
 800bc5e:	f108 0103 	add.w	r1, r8, #3
 800bc62:	1b49      	subs	r1, r1, r5
 800bc64:	f021 0103 	bic.w	r1, r1, #3
 800bc68:	3d03      	subs	r5, #3
 800bc6a:	45a8      	cmp	r8, r5
 800bc6c:	bf38      	it	cc
 800bc6e:	2100      	movcc	r1, #0
 800bc70:	440b      	add	r3, r1
 800bc72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bc76:	b191      	cbz	r1, 800bc9e <__mdiff+0x11a>
 800bc78:	6117      	str	r7, [r2, #16]
 800bc7a:	e79d      	b.n	800bbb8 <__mdiff+0x34>
 800bc7c:	f854 1b04 	ldr.w	r1, [r4], #4
 800bc80:	46e6      	mov	lr, ip
 800bc82:	0c08      	lsrs	r0, r1, #16
 800bc84:	fa1c fc81 	uxtah	ip, ip, r1
 800bc88:	4471      	add	r1, lr
 800bc8a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bc8e:	b289      	uxth	r1, r1
 800bc90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bc94:	f846 1b04 	str.w	r1, [r6], #4
 800bc98:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bc9c:	e7dd      	b.n	800bc5a <__mdiff+0xd6>
 800bc9e:	3f01      	subs	r7, #1
 800bca0:	e7e7      	b.n	800bc72 <__mdiff+0xee>
 800bca2:	bf00      	nop
 800bca4:	0800f470 	.word	0x0800f470
 800bca8:	0800f481 	.word	0x0800f481

0800bcac <__d2b>:
 800bcac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bcb0:	460f      	mov	r7, r1
 800bcb2:	2101      	movs	r1, #1
 800bcb4:	ec59 8b10 	vmov	r8, r9, d0
 800bcb8:	4616      	mov	r6, r2
 800bcba:	f7ff fcd5 	bl	800b668 <_Balloc>
 800bcbe:	4604      	mov	r4, r0
 800bcc0:	b930      	cbnz	r0, 800bcd0 <__d2b+0x24>
 800bcc2:	4602      	mov	r2, r0
 800bcc4:	4b23      	ldr	r3, [pc, #140]	@ (800bd54 <__d2b+0xa8>)
 800bcc6:	4824      	ldr	r0, [pc, #144]	@ (800bd58 <__d2b+0xac>)
 800bcc8:	f240 310f 	movw	r1, #783	@ 0x30f
 800bccc:	f000 fa5a 	bl	800c184 <__assert_func>
 800bcd0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bcd4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bcd8:	b10d      	cbz	r5, 800bcde <__d2b+0x32>
 800bcda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bcde:	9301      	str	r3, [sp, #4]
 800bce0:	f1b8 0300 	subs.w	r3, r8, #0
 800bce4:	d023      	beq.n	800bd2e <__d2b+0x82>
 800bce6:	4668      	mov	r0, sp
 800bce8:	9300      	str	r3, [sp, #0]
 800bcea:	f7ff fd84 	bl	800b7f6 <__lo0bits>
 800bcee:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bcf2:	b1d0      	cbz	r0, 800bd2a <__d2b+0x7e>
 800bcf4:	f1c0 0320 	rsb	r3, r0, #32
 800bcf8:	fa02 f303 	lsl.w	r3, r2, r3
 800bcfc:	430b      	orrs	r3, r1
 800bcfe:	40c2      	lsrs	r2, r0
 800bd00:	6163      	str	r3, [r4, #20]
 800bd02:	9201      	str	r2, [sp, #4]
 800bd04:	9b01      	ldr	r3, [sp, #4]
 800bd06:	61a3      	str	r3, [r4, #24]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	bf0c      	ite	eq
 800bd0c:	2201      	moveq	r2, #1
 800bd0e:	2202      	movne	r2, #2
 800bd10:	6122      	str	r2, [r4, #16]
 800bd12:	b1a5      	cbz	r5, 800bd3e <__d2b+0x92>
 800bd14:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bd18:	4405      	add	r5, r0
 800bd1a:	603d      	str	r5, [r7, #0]
 800bd1c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bd20:	6030      	str	r0, [r6, #0]
 800bd22:	4620      	mov	r0, r4
 800bd24:	b003      	add	sp, #12
 800bd26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd2a:	6161      	str	r1, [r4, #20]
 800bd2c:	e7ea      	b.n	800bd04 <__d2b+0x58>
 800bd2e:	a801      	add	r0, sp, #4
 800bd30:	f7ff fd61 	bl	800b7f6 <__lo0bits>
 800bd34:	9b01      	ldr	r3, [sp, #4]
 800bd36:	6163      	str	r3, [r4, #20]
 800bd38:	3020      	adds	r0, #32
 800bd3a:	2201      	movs	r2, #1
 800bd3c:	e7e8      	b.n	800bd10 <__d2b+0x64>
 800bd3e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bd42:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bd46:	6038      	str	r0, [r7, #0]
 800bd48:	6918      	ldr	r0, [r3, #16]
 800bd4a:	f7ff fd35 	bl	800b7b8 <__hi0bits>
 800bd4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bd52:	e7e5      	b.n	800bd20 <__d2b+0x74>
 800bd54:	0800f470 	.word	0x0800f470
 800bd58:	0800f481 	.word	0x0800f481

0800bd5c <__ssputs_r>:
 800bd5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd60:	688e      	ldr	r6, [r1, #8]
 800bd62:	461f      	mov	r7, r3
 800bd64:	42be      	cmp	r6, r7
 800bd66:	680b      	ldr	r3, [r1, #0]
 800bd68:	4682      	mov	sl, r0
 800bd6a:	460c      	mov	r4, r1
 800bd6c:	4690      	mov	r8, r2
 800bd6e:	d82d      	bhi.n	800bdcc <__ssputs_r+0x70>
 800bd70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bd74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bd78:	d026      	beq.n	800bdc8 <__ssputs_r+0x6c>
 800bd7a:	6965      	ldr	r5, [r4, #20]
 800bd7c:	6909      	ldr	r1, [r1, #16]
 800bd7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd82:	eba3 0901 	sub.w	r9, r3, r1
 800bd86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd8a:	1c7b      	adds	r3, r7, #1
 800bd8c:	444b      	add	r3, r9
 800bd8e:	106d      	asrs	r5, r5, #1
 800bd90:	429d      	cmp	r5, r3
 800bd92:	bf38      	it	cc
 800bd94:	461d      	movcc	r5, r3
 800bd96:	0553      	lsls	r3, r2, #21
 800bd98:	d527      	bpl.n	800bdea <__ssputs_r+0x8e>
 800bd9a:	4629      	mov	r1, r5
 800bd9c:	f7ff fbd8 	bl	800b550 <_malloc_r>
 800bda0:	4606      	mov	r6, r0
 800bda2:	b360      	cbz	r0, 800bdfe <__ssputs_r+0xa2>
 800bda4:	6921      	ldr	r1, [r4, #16]
 800bda6:	464a      	mov	r2, r9
 800bda8:	f7fe fcf5 	bl	800a796 <memcpy>
 800bdac:	89a3      	ldrh	r3, [r4, #12]
 800bdae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bdb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdb6:	81a3      	strh	r3, [r4, #12]
 800bdb8:	6126      	str	r6, [r4, #16]
 800bdba:	6165      	str	r5, [r4, #20]
 800bdbc:	444e      	add	r6, r9
 800bdbe:	eba5 0509 	sub.w	r5, r5, r9
 800bdc2:	6026      	str	r6, [r4, #0]
 800bdc4:	60a5      	str	r5, [r4, #8]
 800bdc6:	463e      	mov	r6, r7
 800bdc8:	42be      	cmp	r6, r7
 800bdca:	d900      	bls.n	800bdce <__ssputs_r+0x72>
 800bdcc:	463e      	mov	r6, r7
 800bdce:	6820      	ldr	r0, [r4, #0]
 800bdd0:	4632      	mov	r2, r6
 800bdd2:	4641      	mov	r1, r8
 800bdd4:	f7fe fc46 	bl	800a664 <memmove>
 800bdd8:	68a3      	ldr	r3, [r4, #8]
 800bdda:	1b9b      	subs	r3, r3, r6
 800bddc:	60a3      	str	r3, [r4, #8]
 800bdde:	6823      	ldr	r3, [r4, #0]
 800bde0:	4433      	add	r3, r6
 800bde2:	6023      	str	r3, [r4, #0]
 800bde4:	2000      	movs	r0, #0
 800bde6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdea:	462a      	mov	r2, r5
 800bdec:	f000 fa0e 	bl	800c20c <_realloc_r>
 800bdf0:	4606      	mov	r6, r0
 800bdf2:	2800      	cmp	r0, #0
 800bdf4:	d1e0      	bne.n	800bdb8 <__ssputs_r+0x5c>
 800bdf6:	6921      	ldr	r1, [r4, #16]
 800bdf8:	4650      	mov	r0, sl
 800bdfa:	f7ff fb35 	bl	800b468 <_free_r>
 800bdfe:	230c      	movs	r3, #12
 800be00:	f8ca 3000 	str.w	r3, [sl]
 800be04:	89a3      	ldrh	r3, [r4, #12]
 800be06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be0a:	81a3      	strh	r3, [r4, #12]
 800be0c:	f04f 30ff 	mov.w	r0, #4294967295
 800be10:	e7e9      	b.n	800bde6 <__ssputs_r+0x8a>
	...

0800be14 <_svfiprintf_r>:
 800be14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be18:	4698      	mov	r8, r3
 800be1a:	898b      	ldrh	r3, [r1, #12]
 800be1c:	061b      	lsls	r3, r3, #24
 800be1e:	b09d      	sub	sp, #116	@ 0x74
 800be20:	4607      	mov	r7, r0
 800be22:	460d      	mov	r5, r1
 800be24:	4614      	mov	r4, r2
 800be26:	d510      	bpl.n	800be4a <_svfiprintf_r+0x36>
 800be28:	690b      	ldr	r3, [r1, #16]
 800be2a:	b973      	cbnz	r3, 800be4a <_svfiprintf_r+0x36>
 800be2c:	2140      	movs	r1, #64	@ 0x40
 800be2e:	f7ff fb8f 	bl	800b550 <_malloc_r>
 800be32:	6028      	str	r0, [r5, #0]
 800be34:	6128      	str	r0, [r5, #16]
 800be36:	b930      	cbnz	r0, 800be46 <_svfiprintf_r+0x32>
 800be38:	230c      	movs	r3, #12
 800be3a:	603b      	str	r3, [r7, #0]
 800be3c:	f04f 30ff 	mov.w	r0, #4294967295
 800be40:	b01d      	add	sp, #116	@ 0x74
 800be42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be46:	2340      	movs	r3, #64	@ 0x40
 800be48:	616b      	str	r3, [r5, #20]
 800be4a:	2300      	movs	r3, #0
 800be4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800be4e:	2320      	movs	r3, #32
 800be50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800be54:	f8cd 800c 	str.w	r8, [sp, #12]
 800be58:	2330      	movs	r3, #48	@ 0x30
 800be5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bff8 <_svfiprintf_r+0x1e4>
 800be5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800be62:	f04f 0901 	mov.w	r9, #1
 800be66:	4623      	mov	r3, r4
 800be68:	469a      	mov	sl, r3
 800be6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be6e:	b10a      	cbz	r2, 800be74 <_svfiprintf_r+0x60>
 800be70:	2a25      	cmp	r2, #37	@ 0x25
 800be72:	d1f9      	bne.n	800be68 <_svfiprintf_r+0x54>
 800be74:	ebba 0b04 	subs.w	fp, sl, r4
 800be78:	d00b      	beq.n	800be92 <_svfiprintf_r+0x7e>
 800be7a:	465b      	mov	r3, fp
 800be7c:	4622      	mov	r2, r4
 800be7e:	4629      	mov	r1, r5
 800be80:	4638      	mov	r0, r7
 800be82:	f7ff ff6b 	bl	800bd5c <__ssputs_r>
 800be86:	3001      	adds	r0, #1
 800be88:	f000 80a7 	beq.w	800bfda <_svfiprintf_r+0x1c6>
 800be8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be8e:	445a      	add	r2, fp
 800be90:	9209      	str	r2, [sp, #36]	@ 0x24
 800be92:	f89a 3000 	ldrb.w	r3, [sl]
 800be96:	2b00      	cmp	r3, #0
 800be98:	f000 809f 	beq.w	800bfda <_svfiprintf_r+0x1c6>
 800be9c:	2300      	movs	r3, #0
 800be9e:	f04f 32ff 	mov.w	r2, #4294967295
 800bea2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bea6:	f10a 0a01 	add.w	sl, sl, #1
 800beaa:	9304      	str	r3, [sp, #16]
 800beac:	9307      	str	r3, [sp, #28]
 800beae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800beb2:	931a      	str	r3, [sp, #104]	@ 0x68
 800beb4:	4654      	mov	r4, sl
 800beb6:	2205      	movs	r2, #5
 800beb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bebc:	484e      	ldr	r0, [pc, #312]	@ (800bff8 <_svfiprintf_r+0x1e4>)
 800bebe:	f7f4 f987 	bl	80001d0 <memchr>
 800bec2:	9a04      	ldr	r2, [sp, #16]
 800bec4:	b9d8      	cbnz	r0, 800befe <_svfiprintf_r+0xea>
 800bec6:	06d0      	lsls	r0, r2, #27
 800bec8:	bf44      	itt	mi
 800beca:	2320      	movmi	r3, #32
 800becc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bed0:	0711      	lsls	r1, r2, #28
 800bed2:	bf44      	itt	mi
 800bed4:	232b      	movmi	r3, #43	@ 0x2b
 800bed6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800beda:	f89a 3000 	ldrb.w	r3, [sl]
 800bede:	2b2a      	cmp	r3, #42	@ 0x2a
 800bee0:	d015      	beq.n	800bf0e <_svfiprintf_r+0xfa>
 800bee2:	9a07      	ldr	r2, [sp, #28]
 800bee4:	4654      	mov	r4, sl
 800bee6:	2000      	movs	r0, #0
 800bee8:	f04f 0c0a 	mov.w	ip, #10
 800beec:	4621      	mov	r1, r4
 800beee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bef2:	3b30      	subs	r3, #48	@ 0x30
 800bef4:	2b09      	cmp	r3, #9
 800bef6:	d94b      	bls.n	800bf90 <_svfiprintf_r+0x17c>
 800bef8:	b1b0      	cbz	r0, 800bf28 <_svfiprintf_r+0x114>
 800befa:	9207      	str	r2, [sp, #28]
 800befc:	e014      	b.n	800bf28 <_svfiprintf_r+0x114>
 800befe:	eba0 0308 	sub.w	r3, r0, r8
 800bf02:	fa09 f303 	lsl.w	r3, r9, r3
 800bf06:	4313      	orrs	r3, r2
 800bf08:	9304      	str	r3, [sp, #16]
 800bf0a:	46a2      	mov	sl, r4
 800bf0c:	e7d2      	b.n	800beb4 <_svfiprintf_r+0xa0>
 800bf0e:	9b03      	ldr	r3, [sp, #12]
 800bf10:	1d19      	adds	r1, r3, #4
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	9103      	str	r1, [sp, #12]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	bfbb      	ittet	lt
 800bf1a:	425b      	neglt	r3, r3
 800bf1c:	f042 0202 	orrlt.w	r2, r2, #2
 800bf20:	9307      	strge	r3, [sp, #28]
 800bf22:	9307      	strlt	r3, [sp, #28]
 800bf24:	bfb8      	it	lt
 800bf26:	9204      	strlt	r2, [sp, #16]
 800bf28:	7823      	ldrb	r3, [r4, #0]
 800bf2a:	2b2e      	cmp	r3, #46	@ 0x2e
 800bf2c:	d10a      	bne.n	800bf44 <_svfiprintf_r+0x130>
 800bf2e:	7863      	ldrb	r3, [r4, #1]
 800bf30:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf32:	d132      	bne.n	800bf9a <_svfiprintf_r+0x186>
 800bf34:	9b03      	ldr	r3, [sp, #12]
 800bf36:	1d1a      	adds	r2, r3, #4
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	9203      	str	r2, [sp, #12]
 800bf3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bf40:	3402      	adds	r4, #2
 800bf42:	9305      	str	r3, [sp, #20]
 800bf44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c008 <_svfiprintf_r+0x1f4>
 800bf48:	7821      	ldrb	r1, [r4, #0]
 800bf4a:	2203      	movs	r2, #3
 800bf4c:	4650      	mov	r0, sl
 800bf4e:	f7f4 f93f 	bl	80001d0 <memchr>
 800bf52:	b138      	cbz	r0, 800bf64 <_svfiprintf_r+0x150>
 800bf54:	9b04      	ldr	r3, [sp, #16]
 800bf56:	eba0 000a 	sub.w	r0, r0, sl
 800bf5a:	2240      	movs	r2, #64	@ 0x40
 800bf5c:	4082      	lsls	r2, r0
 800bf5e:	4313      	orrs	r3, r2
 800bf60:	3401      	adds	r4, #1
 800bf62:	9304      	str	r3, [sp, #16]
 800bf64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf68:	4824      	ldr	r0, [pc, #144]	@ (800bffc <_svfiprintf_r+0x1e8>)
 800bf6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bf6e:	2206      	movs	r2, #6
 800bf70:	f7f4 f92e 	bl	80001d0 <memchr>
 800bf74:	2800      	cmp	r0, #0
 800bf76:	d036      	beq.n	800bfe6 <_svfiprintf_r+0x1d2>
 800bf78:	4b21      	ldr	r3, [pc, #132]	@ (800c000 <_svfiprintf_r+0x1ec>)
 800bf7a:	bb1b      	cbnz	r3, 800bfc4 <_svfiprintf_r+0x1b0>
 800bf7c:	9b03      	ldr	r3, [sp, #12]
 800bf7e:	3307      	adds	r3, #7
 800bf80:	f023 0307 	bic.w	r3, r3, #7
 800bf84:	3308      	adds	r3, #8
 800bf86:	9303      	str	r3, [sp, #12]
 800bf88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf8a:	4433      	add	r3, r6
 800bf8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf8e:	e76a      	b.n	800be66 <_svfiprintf_r+0x52>
 800bf90:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf94:	460c      	mov	r4, r1
 800bf96:	2001      	movs	r0, #1
 800bf98:	e7a8      	b.n	800beec <_svfiprintf_r+0xd8>
 800bf9a:	2300      	movs	r3, #0
 800bf9c:	3401      	adds	r4, #1
 800bf9e:	9305      	str	r3, [sp, #20]
 800bfa0:	4619      	mov	r1, r3
 800bfa2:	f04f 0c0a 	mov.w	ip, #10
 800bfa6:	4620      	mov	r0, r4
 800bfa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bfac:	3a30      	subs	r2, #48	@ 0x30
 800bfae:	2a09      	cmp	r2, #9
 800bfb0:	d903      	bls.n	800bfba <_svfiprintf_r+0x1a6>
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d0c6      	beq.n	800bf44 <_svfiprintf_r+0x130>
 800bfb6:	9105      	str	r1, [sp, #20]
 800bfb8:	e7c4      	b.n	800bf44 <_svfiprintf_r+0x130>
 800bfba:	fb0c 2101 	mla	r1, ip, r1, r2
 800bfbe:	4604      	mov	r4, r0
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	e7f0      	b.n	800bfa6 <_svfiprintf_r+0x192>
 800bfc4:	ab03      	add	r3, sp, #12
 800bfc6:	9300      	str	r3, [sp, #0]
 800bfc8:	462a      	mov	r2, r5
 800bfca:	4b0e      	ldr	r3, [pc, #56]	@ (800c004 <_svfiprintf_r+0x1f0>)
 800bfcc:	a904      	add	r1, sp, #16
 800bfce:	4638      	mov	r0, r7
 800bfd0:	f7fd fe1a 	bl	8009c08 <_printf_float>
 800bfd4:	1c42      	adds	r2, r0, #1
 800bfd6:	4606      	mov	r6, r0
 800bfd8:	d1d6      	bne.n	800bf88 <_svfiprintf_r+0x174>
 800bfda:	89ab      	ldrh	r3, [r5, #12]
 800bfdc:	065b      	lsls	r3, r3, #25
 800bfde:	f53f af2d 	bmi.w	800be3c <_svfiprintf_r+0x28>
 800bfe2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bfe4:	e72c      	b.n	800be40 <_svfiprintf_r+0x2c>
 800bfe6:	ab03      	add	r3, sp, #12
 800bfe8:	9300      	str	r3, [sp, #0]
 800bfea:	462a      	mov	r2, r5
 800bfec:	4b05      	ldr	r3, [pc, #20]	@ (800c004 <_svfiprintf_r+0x1f0>)
 800bfee:	a904      	add	r1, sp, #16
 800bff0:	4638      	mov	r0, r7
 800bff2:	f7fe f8a1 	bl	800a138 <_printf_i>
 800bff6:	e7ed      	b.n	800bfd4 <_svfiprintf_r+0x1c0>
 800bff8:	0800f4da 	.word	0x0800f4da
 800bffc:	0800f4e4 	.word	0x0800f4e4
 800c000:	08009c09 	.word	0x08009c09
 800c004:	0800bd5d 	.word	0x0800bd5d
 800c008:	0800f4e0 	.word	0x0800f4e0

0800c00c <__sflush_r>:
 800c00c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c014:	0716      	lsls	r6, r2, #28
 800c016:	4605      	mov	r5, r0
 800c018:	460c      	mov	r4, r1
 800c01a:	d454      	bmi.n	800c0c6 <__sflush_r+0xba>
 800c01c:	684b      	ldr	r3, [r1, #4]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	dc02      	bgt.n	800c028 <__sflush_r+0x1c>
 800c022:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c024:	2b00      	cmp	r3, #0
 800c026:	dd48      	ble.n	800c0ba <__sflush_r+0xae>
 800c028:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c02a:	2e00      	cmp	r6, #0
 800c02c:	d045      	beq.n	800c0ba <__sflush_r+0xae>
 800c02e:	2300      	movs	r3, #0
 800c030:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c034:	682f      	ldr	r7, [r5, #0]
 800c036:	6a21      	ldr	r1, [r4, #32]
 800c038:	602b      	str	r3, [r5, #0]
 800c03a:	d030      	beq.n	800c09e <__sflush_r+0x92>
 800c03c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c03e:	89a3      	ldrh	r3, [r4, #12]
 800c040:	0759      	lsls	r1, r3, #29
 800c042:	d505      	bpl.n	800c050 <__sflush_r+0x44>
 800c044:	6863      	ldr	r3, [r4, #4]
 800c046:	1ad2      	subs	r2, r2, r3
 800c048:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c04a:	b10b      	cbz	r3, 800c050 <__sflush_r+0x44>
 800c04c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c04e:	1ad2      	subs	r2, r2, r3
 800c050:	2300      	movs	r3, #0
 800c052:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c054:	6a21      	ldr	r1, [r4, #32]
 800c056:	4628      	mov	r0, r5
 800c058:	47b0      	blx	r6
 800c05a:	1c43      	adds	r3, r0, #1
 800c05c:	89a3      	ldrh	r3, [r4, #12]
 800c05e:	d106      	bne.n	800c06e <__sflush_r+0x62>
 800c060:	6829      	ldr	r1, [r5, #0]
 800c062:	291d      	cmp	r1, #29
 800c064:	d82b      	bhi.n	800c0be <__sflush_r+0xb2>
 800c066:	4a2a      	ldr	r2, [pc, #168]	@ (800c110 <__sflush_r+0x104>)
 800c068:	40ca      	lsrs	r2, r1
 800c06a:	07d6      	lsls	r6, r2, #31
 800c06c:	d527      	bpl.n	800c0be <__sflush_r+0xb2>
 800c06e:	2200      	movs	r2, #0
 800c070:	6062      	str	r2, [r4, #4]
 800c072:	04d9      	lsls	r1, r3, #19
 800c074:	6922      	ldr	r2, [r4, #16]
 800c076:	6022      	str	r2, [r4, #0]
 800c078:	d504      	bpl.n	800c084 <__sflush_r+0x78>
 800c07a:	1c42      	adds	r2, r0, #1
 800c07c:	d101      	bne.n	800c082 <__sflush_r+0x76>
 800c07e:	682b      	ldr	r3, [r5, #0]
 800c080:	b903      	cbnz	r3, 800c084 <__sflush_r+0x78>
 800c082:	6560      	str	r0, [r4, #84]	@ 0x54
 800c084:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c086:	602f      	str	r7, [r5, #0]
 800c088:	b1b9      	cbz	r1, 800c0ba <__sflush_r+0xae>
 800c08a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c08e:	4299      	cmp	r1, r3
 800c090:	d002      	beq.n	800c098 <__sflush_r+0x8c>
 800c092:	4628      	mov	r0, r5
 800c094:	f7ff f9e8 	bl	800b468 <_free_r>
 800c098:	2300      	movs	r3, #0
 800c09a:	6363      	str	r3, [r4, #52]	@ 0x34
 800c09c:	e00d      	b.n	800c0ba <__sflush_r+0xae>
 800c09e:	2301      	movs	r3, #1
 800c0a0:	4628      	mov	r0, r5
 800c0a2:	47b0      	blx	r6
 800c0a4:	4602      	mov	r2, r0
 800c0a6:	1c50      	adds	r0, r2, #1
 800c0a8:	d1c9      	bne.n	800c03e <__sflush_r+0x32>
 800c0aa:	682b      	ldr	r3, [r5, #0]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d0c6      	beq.n	800c03e <__sflush_r+0x32>
 800c0b0:	2b1d      	cmp	r3, #29
 800c0b2:	d001      	beq.n	800c0b8 <__sflush_r+0xac>
 800c0b4:	2b16      	cmp	r3, #22
 800c0b6:	d11e      	bne.n	800c0f6 <__sflush_r+0xea>
 800c0b8:	602f      	str	r7, [r5, #0]
 800c0ba:	2000      	movs	r0, #0
 800c0bc:	e022      	b.n	800c104 <__sflush_r+0xf8>
 800c0be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0c2:	b21b      	sxth	r3, r3
 800c0c4:	e01b      	b.n	800c0fe <__sflush_r+0xf2>
 800c0c6:	690f      	ldr	r7, [r1, #16]
 800c0c8:	2f00      	cmp	r7, #0
 800c0ca:	d0f6      	beq.n	800c0ba <__sflush_r+0xae>
 800c0cc:	0793      	lsls	r3, r2, #30
 800c0ce:	680e      	ldr	r6, [r1, #0]
 800c0d0:	bf08      	it	eq
 800c0d2:	694b      	ldreq	r3, [r1, #20]
 800c0d4:	600f      	str	r7, [r1, #0]
 800c0d6:	bf18      	it	ne
 800c0d8:	2300      	movne	r3, #0
 800c0da:	eba6 0807 	sub.w	r8, r6, r7
 800c0de:	608b      	str	r3, [r1, #8]
 800c0e0:	f1b8 0f00 	cmp.w	r8, #0
 800c0e4:	dde9      	ble.n	800c0ba <__sflush_r+0xae>
 800c0e6:	6a21      	ldr	r1, [r4, #32]
 800c0e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c0ea:	4643      	mov	r3, r8
 800c0ec:	463a      	mov	r2, r7
 800c0ee:	4628      	mov	r0, r5
 800c0f0:	47b0      	blx	r6
 800c0f2:	2800      	cmp	r0, #0
 800c0f4:	dc08      	bgt.n	800c108 <__sflush_r+0xfc>
 800c0f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0fe:	81a3      	strh	r3, [r4, #12]
 800c100:	f04f 30ff 	mov.w	r0, #4294967295
 800c104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c108:	4407      	add	r7, r0
 800c10a:	eba8 0800 	sub.w	r8, r8, r0
 800c10e:	e7e7      	b.n	800c0e0 <__sflush_r+0xd4>
 800c110:	20400001 	.word	0x20400001

0800c114 <_fflush_r>:
 800c114:	b538      	push	{r3, r4, r5, lr}
 800c116:	690b      	ldr	r3, [r1, #16]
 800c118:	4605      	mov	r5, r0
 800c11a:	460c      	mov	r4, r1
 800c11c:	b913      	cbnz	r3, 800c124 <_fflush_r+0x10>
 800c11e:	2500      	movs	r5, #0
 800c120:	4628      	mov	r0, r5
 800c122:	bd38      	pop	{r3, r4, r5, pc}
 800c124:	b118      	cbz	r0, 800c12e <_fflush_r+0x1a>
 800c126:	6a03      	ldr	r3, [r0, #32]
 800c128:	b90b      	cbnz	r3, 800c12e <_fflush_r+0x1a>
 800c12a:	f7fe f9af 	bl	800a48c <__sinit>
 800c12e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c132:	2b00      	cmp	r3, #0
 800c134:	d0f3      	beq.n	800c11e <_fflush_r+0xa>
 800c136:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c138:	07d0      	lsls	r0, r2, #31
 800c13a:	d404      	bmi.n	800c146 <_fflush_r+0x32>
 800c13c:	0599      	lsls	r1, r3, #22
 800c13e:	d402      	bmi.n	800c146 <_fflush_r+0x32>
 800c140:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c142:	f7fe fb26 	bl	800a792 <__retarget_lock_acquire_recursive>
 800c146:	4628      	mov	r0, r5
 800c148:	4621      	mov	r1, r4
 800c14a:	f7ff ff5f 	bl	800c00c <__sflush_r>
 800c14e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c150:	07da      	lsls	r2, r3, #31
 800c152:	4605      	mov	r5, r0
 800c154:	d4e4      	bmi.n	800c120 <_fflush_r+0xc>
 800c156:	89a3      	ldrh	r3, [r4, #12]
 800c158:	059b      	lsls	r3, r3, #22
 800c15a:	d4e1      	bmi.n	800c120 <_fflush_r+0xc>
 800c15c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c15e:	f7fe fb19 	bl	800a794 <__retarget_lock_release_recursive>
 800c162:	e7dd      	b.n	800c120 <_fflush_r+0xc>

0800c164 <_sbrk_r>:
 800c164:	b538      	push	{r3, r4, r5, lr}
 800c166:	4d06      	ldr	r5, [pc, #24]	@ (800c180 <_sbrk_r+0x1c>)
 800c168:	2300      	movs	r3, #0
 800c16a:	4604      	mov	r4, r0
 800c16c:	4608      	mov	r0, r1
 800c16e:	602b      	str	r3, [r5, #0]
 800c170:	f7f9 fcce 	bl	8005b10 <_sbrk>
 800c174:	1c43      	adds	r3, r0, #1
 800c176:	d102      	bne.n	800c17e <_sbrk_r+0x1a>
 800c178:	682b      	ldr	r3, [r5, #0]
 800c17a:	b103      	cbz	r3, 800c17e <_sbrk_r+0x1a>
 800c17c:	6023      	str	r3, [r4, #0]
 800c17e:	bd38      	pop	{r3, r4, r5, pc}
 800c180:	20002088 	.word	0x20002088

0800c184 <__assert_func>:
 800c184:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c186:	4614      	mov	r4, r2
 800c188:	461a      	mov	r2, r3
 800c18a:	4b09      	ldr	r3, [pc, #36]	@ (800c1b0 <__assert_func+0x2c>)
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	4605      	mov	r5, r0
 800c190:	68d8      	ldr	r0, [r3, #12]
 800c192:	b14c      	cbz	r4, 800c1a8 <__assert_func+0x24>
 800c194:	4b07      	ldr	r3, [pc, #28]	@ (800c1b4 <__assert_func+0x30>)
 800c196:	9100      	str	r1, [sp, #0]
 800c198:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c19c:	4906      	ldr	r1, [pc, #24]	@ (800c1b8 <__assert_func+0x34>)
 800c19e:	462b      	mov	r3, r5
 800c1a0:	f000 f870 	bl	800c284 <fiprintf>
 800c1a4:	f000 f880 	bl	800c2a8 <abort>
 800c1a8:	4b04      	ldr	r3, [pc, #16]	@ (800c1bc <__assert_func+0x38>)
 800c1aa:	461c      	mov	r4, r3
 800c1ac:	e7f3      	b.n	800c196 <__assert_func+0x12>
 800c1ae:	bf00      	nop
 800c1b0:	20000024 	.word	0x20000024
 800c1b4:	0800f4f5 	.word	0x0800f4f5
 800c1b8:	0800f502 	.word	0x0800f502
 800c1bc:	0800f530 	.word	0x0800f530

0800c1c0 <_calloc_r>:
 800c1c0:	b570      	push	{r4, r5, r6, lr}
 800c1c2:	fba1 5402 	umull	r5, r4, r1, r2
 800c1c6:	b934      	cbnz	r4, 800c1d6 <_calloc_r+0x16>
 800c1c8:	4629      	mov	r1, r5
 800c1ca:	f7ff f9c1 	bl	800b550 <_malloc_r>
 800c1ce:	4606      	mov	r6, r0
 800c1d0:	b928      	cbnz	r0, 800c1de <_calloc_r+0x1e>
 800c1d2:	4630      	mov	r0, r6
 800c1d4:	bd70      	pop	{r4, r5, r6, pc}
 800c1d6:	220c      	movs	r2, #12
 800c1d8:	6002      	str	r2, [r0, #0]
 800c1da:	2600      	movs	r6, #0
 800c1dc:	e7f9      	b.n	800c1d2 <_calloc_r+0x12>
 800c1de:	462a      	mov	r2, r5
 800c1e0:	4621      	mov	r1, r4
 800c1e2:	f7fe fa59 	bl	800a698 <memset>
 800c1e6:	e7f4      	b.n	800c1d2 <_calloc_r+0x12>

0800c1e8 <__ascii_mbtowc>:
 800c1e8:	b082      	sub	sp, #8
 800c1ea:	b901      	cbnz	r1, 800c1ee <__ascii_mbtowc+0x6>
 800c1ec:	a901      	add	r1, sp, #4
 800c1ee:	b142      	cbz	r2, 800c202 <__ascii_mbtowc+0x1a>
 800c1f0:	b14b      	cbz	r3, 800c206 <__ascii_mbtowc+0x1e>
 800c1f2:	7813      	ldrb	r3, [r2, #0]
 800c1f4:	600b      	str	r3, [r1, #0]
 800c1f6:	7812      	ldrb	r2, [r2, #0]
 800c1f8:	1e10      	subs	r0, r2, #0
 800c1fa:	bf18      	it	ne
 800c1fc:	2001      	movne	r0, #1
 800c1fe:	b002      	add	sp, #8
 800c200:	4770      	bx	lr
 800c202:	4610      	mov	r0, r2
 800c204:	e7fb      	b.n	800c1fe <__ascii_mbtowc+0x16>
 800c206:	f06f 0001 	mvn.w	r0, #1
 800c20a:	e7f8      	b.n	800c1fe <__ascii_mbtowc+0x16>

0800c20c <_realloc_r>:
 800c20c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c210:	4607      	mov	r7, r0
 800c212:	4614      	mov	r4, r2
 800c214:	460d      	mov	r5, r1
 800c216:	b921      	cbnz	r1, 800c222 <_realloc_r+0x16>
 800c218:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c21c:	4611      	mov	r1, r2
 800c21e:	f7ff b997 	b.w	800b550 <_malloc_r>
 800c222:	b92a      	cbnz	r2, 800c230 <_realloc_r+0x24>
 800c224:	f7ff f920 	bl	800b468 <_free_r>
 800c228:	4625      	mov	r5, r4
 800c22a:	4628      	mov	r0, r5
 800c22c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c230:	f000 f841 	bl	800c2b6 <_malloc_usable_size_r>
 800c234:	4284      	cmp	r4, r0
 800c236:	4606      	mov	r6, r0
 800c238:	d802      	bhi.n	800c240 <_realloc_r+0x34>
 800c23a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c23e:	d8f4      	bhi.n	800c22a <_realloc_r+0x1e>
 800c240:	4621      	mov	r1, r4
 800c242:	4638      	mov	r0, r7
 800c244:	f7ff f984 	bl	800b550 <_malloc_r>
 800c248:	4680      	mov	r8, r0
 800c24a:	b908      	cbnz	r0, 800c250 <_realloc_r+0x44>
 800c24c:	4645      	mov	r5, r8
 800c24e:	e7ec      	b.n	800c22a <_realloc_r+0x1e>
 800c250:	42b4      	cmp	r4, r6
 800c252:	4622      	mov	r2, r4
 800c254:	4629      	mov	r1, r5
 800c256:	bf28      	it	cs
 800c258:	4632      	movcs	r2, r6
 800c25a:	f7fe fa9c 	bl	800a796 <memcpy>
 800c25e:	4629      	mov	r1, r5
 800c260:	4638      	mov	r0, r7
 800c262:	f7ff f901 	bl	800b468 <_free_r>
 800c266:	e7f1      	b.n	800c24c <_realloc_r+0x40>

0800c268 <__ascii_wctomb>:
 800c268:	4603      	mov	r3, r0
 800c26a:	4608      	mov	r0, r1
 800c26c:	b141      	cbz	r1, 800c280 <__ascii_wctomb+0x18>
 800c26e:	2aff      	cmp	r2, #255	@ 0xff
 800c270:	d904      	bls.n	800c27c <__ascii_wctomb+0x14>
 800c272:	228a      	movs	r2, #138	@ 0x8a
 800c274:	601a      	str	r2, [r3, #0]
 800c276:	f04f 30ff 	mov.w	r0, #4294967295
 800c27a:	4770      	bx	lr
 800c27c:	700a      	strb	r2, [r1, #0]
 800c27e:	2001      	movs	r0, #1
 800c280:	4770      	bx	lr
	...

0800c284 <fiprintf>:
 800c284:	b40e      	push	{r1, r2, r3}
 800c286:	b503      	push	{r0, r1, lr}
 800c288:	4601      	mov	r1, r0
 800c28a:	ab03      	add	r3, sp, #12
 800c28c:	4805      	ldr	r0, [pc, #20]	@ (800c2a4 <fiprintf+0x20>)
 800c28e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c292:	6800      	ldr	r0, [r0, #0]
 800c294:	9301      	str	r3, [sp, #4]
 800c296:	f000 f83f 	bl	800c318 <_vfiprintf_r>
 800c29a:	b002      	add	sp, #8
 800c29c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c2a0:	b003      	add	sp, #12
 800c2a2:	4770      	bx	lr
 800c2a4:	20000024 	.word	0x20000024

0800c2a8 <abort>:
 800c2a8:	b508      	push	{r3, lr}
 800c2aa:	2006      	movs	r0, #6
 800c2ac:	f000 fa08 	bl	800c6c0 <raise>
 800c2b0:	2001      	movs	r0, #1
 800c2b2:	f7f9 fbb5 	bl	8005a20 <_exit>

0800c2b6 <_malloc_usable_size_r>:
 800c2b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2ba:	1f18      	subs	r0, r3, #4
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	bfbc      	itt	lt
 800c2c0:	580b      	ldrlt	r3, [r1, r0]
 800c2c2:	18c0      	addlt	r0, r0, r3
 800c2c4:	4770      	bx	lr

0800c2c6 <__sfputc_r>:
 800c2c6:	6893      	ldr	r3, [r2, #8]
 800c2c8:	3b01      	subs	r3, #1
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	b410      	push	{r4}
 800c2ce:	6093      	str	r3, [r2, #8]
 800c2d0:	da08      	bge.n	800c2e4 <__sfputc_r+0x1e>
 800c2d2:	6994      	ldr	r4, [r2, #24]
 800c2d4:	42a3      	cmp	r3, r4
 800c2d6:	db01      	blt.n	800c2dc <__sfputc_r+0x16>
 800c2d8:	290a      	cmp	r1, #10
 800c2da:	d103      	bne.n	800c2e4 <__sfputc_r+0x1e>
 800c2dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c2e0:	f000 b932 	b.w	800c548 <__swbuf_r>
 800c2e4:	6813      	ldr	r3, [r2, #0]
 800c2e6:	1c58      	adds	r0, r3, #1
 800c2e8:	6010      	str	r0, [r2, #0]
 800c2ea:	7019      	strb	r1, [r3, #0]
 800c2ec:	4608      	mov	r0, r1
 800c2ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c2f2:	4770      	bx	lr

0800c2f4 <__sfputs_r>:
 800c2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2f6:	4606      	mov	r6, r0
 800c2f8:	460f      	mov	r7, r1
 800c2fa:	4614      	mov	r4, r2
 800c2fc:	18d5      	adds	r5, r2, r3
 800c2fe:	42ac      	cmp	r4, r5
 800c300:	d101      	bne.n	800c306 <__sfputs_r+0x12>
 800c302:	2000      	movs	r0, #0
 800c304:	e007      	b.n	800c316 <__sfputs_r+0x22>
 800c306:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c30a:	463a      	mov	r2, r7
 800c30c:	4630      	mov	r0, r6
 800c30e:	f7ff ffda 	bl	800c2c6 <__sfputc_r>
 800c312:	1c43      	adds	r3, r0, #1
 800c314:	d1f3      	bne.n	800c2fe <__sfputs_r+0xa>
 800c316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c318 <_vfiprintf_r>:
 800c318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c31c:	460d      	mov	r5, r1
 800c31e:	b09d      	sub	sp, #116	@ 0x74
 800c320:	4614      	mov	r4, r2
 800c322:	4698      	mov	r8, r3
 800c324:	4606      	mov	r6, r0
 800c326:	b118      	cbz	r0, 800c330 <_vfiprintf_r+0x18>
 800c328:	6a03      	ldr	r3, [r0, #32]
 800c32a:	b90b      	cbnz	r3, 800c330 <_vfiprintf_r+0x18>
 800c32c:	f7fe f8ae 	bl	800a48c <__sinit>
 800c330:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c332:	07d9      	lsls	r1, r3, #31
 800c334:	d405      	bmi.n	800c342 <_vfiprintf_r+0x2a>
 800c336:	89ab      	ldrh	r3, [r5, #12]
 800c338:	059a      	lsls	r2, r3, #22
 800c33a:	d402      	bmi.n	800c342 <_vfiprintf_r+0x2a>
 800c33c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c33e:	f7fe fa28 	bl	800a792 <__retarget_lock_acquire_recursive>
 800c342:	89ab      	ldrh	r3, [r5, #12]
 800c344:	071b      	lsls	r3, r3, #28
 800c346:	d501      	bpl.n	800c34c <_vfiprintf_r+0x34>
 800c348:	692b      	ldr	r3, [r5, #16]
 800c34a:	b99b      	cbnz	r3, 800c374 <_vfiprintf_r+0x5c>
 800c34c:	4629      	mov	r1, r5
 800c34e:	4630      	mov	r0, r6
 800c350:	f000 f938 	bl	800c5c4 <__swsetup_r>
 800c354:	b170      	cbz	r0, 800c374 <_vfiprintf_r+0x5c>
 800c356:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c358:	07dc      	lsls	r4, r3, #31
 800c35a:	d504      	bpl.n	800c366 <_vfiprintf_r+0x4e>
 800c35c:	f04f 30ff 	mov.w	r0, #4294967295
 800c360:	b01d      	add	sp, #116	@ 0x74
 800c362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c366:	89ab      	ldrh	r3, [r5, #12]
 800c368:	0598      	lsls	r0, r3, #22
 800c36a:	d4f7      	bmi.n	800c35c <_vfiprintf_r+0x44>
 800c36c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c36e:	f7fe fa11 	bl	800a794 <__retarget_lock_release_recursive>
 800c372:	e7f3      	b.n	800c35c <_vfiprintf_r+0x44>
 800c374:	2300      	movs	r3, #0
 800c376:	9309      	str	r3, [sp, #36]	@ 0x24
 800c378:	2320      	movs	r3, #32
 800c37a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c37e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c382:	2330      	movs	r3, #48	@ 0x30
 800c384:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c534 <_vfiprintf_r+0x21c>
 800c388:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c38c:	f04f 0901 	mov.w	r9, #1
 800c390:	4623      	mov	r3, r4
 800c392:	469a      	mov	sl, r3
 800c394:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c398:	b10a      	cbz	r2, 800c39e <_vfiprintf_r+0x86>
 800c39a:	2a25      	cmp	r2, #37	@ 0x25
 800c39c:	d1f9      	bne.n	800c392 <_vfiprintf_r+0x7a>
 800c39e:	ebba 0b04 	subs.w	fp, sl, r4
 800c3a2:	d00b      	beq.n	800c3bc <_vfiprintf_r+0xa4>
 800c3a4:	465b      	mov	r3, fp
 800c3a6:	4622      	mov	r2, r4
 800c3a8:	4629      	mov	r1, r5
 800c3aa:	4630      	mov	r0, r6
 800c3ac:	f7ff ffa2 	bl	800c2f4 <__sfputs_r>
 800c3b0:	3001      	adds	r0, #1
 800c3b2:	f000 80a7 	beq.w	800c504 <_vfiprintf_r+0x1ec>
 800c3b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c3b8:	445a      	add	r2, fp
 800c3ba:	9209      	str	r2, [sp, #36]	@ 0x24
 800c3bc:	f89a 3000 	ldrb.w	r3, [sl]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	f000 809f 	beq.w	800c504 <_vfiprintf_r+0x1ec>
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c3cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3d0:	f10a 0a01 	add.w	sl, sl, #1
 800c3d4:	9304      	str	r3, [sp, #16]
 800c3d6:	9307      	str	r3, [sp, #28]
 800c3d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3dc:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3de:	4654      	mov	r4, sl
 800c3e0:	2205      	movs	r2, #5
 800c3e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3e6:	4853      	ldr	r0, [pc, #332]	@ (800c534 <_vfiprintf_r+0x21c>)
 800c3e8:	f7f3 fef2 	bl	80001d0 <memchr>
 800c3ec:	9a04      	ldr	r2, [sp, #16]
 800c3ee:	b9d8      	cbnz	r0, 800c428 <_vfiprintf_r+0x110>
 800c3f0:	06d1      	lsls	r1, r2, #27
 800c3f2:	bf44      	itt	mi
 800c3f4:	2320      	movmi	r3, #32
 800c3f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3fa:	0713      	lsls	r3, r2, #28
 800c3fc:	bf44      	itt	mi
 800c3fe:	232b      	movmi	r3, #43	@ 0x2b
 800c400:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c404:	f89a 3000 	ldrb.w	r3, [sl]
 800c408:	2b2a      	cmp	r3, #42	@ 0x2a
 800c40a:	d015      	beq.n	800c438 <_vfiprintf_r+0x120>
 800c40c:	9a07      	ldr	r2, [sp, #28]
 800c40e:	4654      	mov	r4, sl
 800c410:	2000      	movs	r0, #0
 800c412:	f04f 0c0a 	mov.w	ip, #10
 800c416:	4621      	mov	r1, r4
 800c418:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c41c:	3b30      	subs	r3, #48	@ 0x30
 800c41e:	2b09      	cmp	r3, #9
 800c420:	d94b      	bls.n	800c4ba <_vfiprintf_r+0x1a2>
 800c422:	b1b0      	cbz	r0, 800c452 <_vfiprintf_r+0x13a>
 800c424:	9207      	str	r2, [sp, #28]
 800c426:	e014      	b.n	800c452 <_vfiprintf_r+0x13a>
 800c428:	eba0 0308 	sub.w	r3, r0, r8
 800c42c:	fa09 f303 	lsl.w	r3, r9, r3
 800c430:	4313      	orrs	r3, r2
 800c432:	9304      	str	r3, [sp, #16]
 800c434:	46a2      	mov	sl, r4
 800c436:	e7d2      	b.n	800c3de <_vfiprintf_r+0xc6>
 800c438:	9b03      	ldr	r3, [sp, #12]
 800c43a:	1d19      	adds	r1, r3, #4
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	9103      	str	r1, [sp, #12]
 800c440:	2b00      	cmp	r3, #0
 800c442:	bfbb      	ittet	lt
 800c444:	425b      	neglt	r3, r3
 800c446:	f042 0202 	orrlt.w	r2, r2, #2
 800c44a:	9307      	strge	r3, [sp, #28]
 800c44c:	9307      	strlt	r3, [sp, #28]
 800c44e:	bfb8      	it	lt
 800c450:	9204      	strlt	r2, [sp, #16]
 800c452:	7823      	ldrb	r3, [r4, #0]
 800c454:	2b2e      	cmp	r3, #46	@ 0x2e
 800c456:	d10a      	bne.n	800c46e <_vfiprintf_r+0x156>
 800c458:	7863      	ldrb	r3, [r4, #1]
 800c45a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c45c:	d132      	bne.n	800c4c4 <_vfiprintf_r+0x1ac>
 800c45e:	9b03      	ldr	r3, [sp, #12]
 800c460:	1d1a      	adds	r2, r3, #4
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	9203      	str	r2, [sp, #12]
 800c466:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c46a:	3402      	adds	r4, #2
 800c46c:	9305      	str	r3, [sp, #20]
 800c46e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c544 <_vfiprintf_r+0x22c>
 800c472:	7821      	ldrb	r1, [r4, #0]
 800c474:	2203      	movs	r2, #3
 800c476:	4650      	mov	r0, sl
 800c478:	f7f3 feaa 	bl	80001d0 <memchr>
 800c47c:	b138      	cbz	r0, 800c48e <_vfiprintf_r+0x176>
 800c47e:	9b04      	ldr	r3, [sp, #16]
 800c480:	eba0 000a 	sub.w	r0, r0, sl
 800c484:	2240      	movs	r2, #64	@ 0x40
 800c486:	4082      	lsls	r2, r0
 800c488:	4313      	orrs	r3, r2
 800c48a:	3401      	adds	r4, #1
 800c48c:	9304      	str	r3, [sp, #16]
 800c48e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c492:	4829      	ldr	r0, [pc, #164]	@ (800c538 <_vfiprintf_r+0x220>)
 800c494:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c498:	2206      	movs	r2, #6
 800c49a:	f7f3 fe99 	bl	80001d0 <memchr>
 800c49e:	2800      	cmp	r0, #0
 800c4a0:	d03f      	beq.n	800c522 <_vfiprintf_r+0x20a>
 800c4a2:	4b26      	ldr	r3, [pc, #152]	@ (800c53c <_vfiprintf_r+0x224>)
 800c4a4:	bb1b      	cbnz	r3, 800c4ee <_vfiprintf_r+0x1d6>
 800c4a6:	9b03      	ldr	r3, [sp, #12]
 800c4a8:	3307      	adds	r3, #7
 800c4aa:	f023 0307 	bic.w	r3, r3, #7
 800c4ae:	3308      	adds	r3, #8
 800c4b0:	9303      	str	r3, [sp, #12]
 800c4b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4b4:	443b      	add	r3, r7
 800c4b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4b8:	e76a      	b.n	800c390 <_vfiprintf_r+0x78>
 800c4ba:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4be:	460c      	mov	r4, r1
 800c4c0:	2001      	movs	r0, #1
 800c4c2:	e7a8      	b.n	800c416 <_vfiprintf_r+0xfe>
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	3401      	adds	r4, #1
 800c4c8:	9305      	str	r3, [sp, #20]
 800c4ca:	4619      	mov	r1, r3
 800c4cc:	f04f 0c0a 	mov.w	ip, #10
 800c4d0:	4620      	mov	r0, r4
 800c4d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4d6:	3a30      	subs	r2, #48	@ 0x30
 800c4d8:	2a09      	cmp	r2, #9
 800c4da:	d903      	bls.n	800c4e4 <_vfiprintf_r+0x1cc>
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d0c6      	beq.n	800c46e <_vfiprintf_r+0x156>
 800c4e0:	9105      	str	r1, [sp, #20]
 800c4e2:	e7c4      	b.n	800c46e <_vfiprintf_r+0x156>
 800c4e4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4e8:	4604      	mov	r4, r0
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	e7f0      	b.n	800c4d0 <_vfiprintf_r+0x1b8>
 800c4ee:	ab03      	add	r3, sp, #12
 800c4f0:	9300      	str	r3, [sp, #0]
 800c4f2:	462a      	mov	r2, r5
 800c4f4:	4b12      	ldr	r3, [pc, #72]	@ (800c540 <_vfiprintf_r+0x228>)
 800c4f6:	a904      	add	r1, sp, #16
 800c4f8:	4630      	mov	r0, r6
 800c4fa:	f7fd fb85 	bl	8009c08 <_printf_float>
 800c4fe:	4607      	mov	r7, r0
 800c500:	1c78      	adds	r0, r7, #1
 800c502:	d1d6      	bne.n	800c4b2 <_vfiprintf_r+0x19a>
 800c504:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c506:	07d9      	lsls	r1, r3, #31
 800c508:	d405      	bmi.n	800c516 <_vfiprintf_r+0x1fe>
 800c50a:	89ab      	ldrh	r3, [r5, #12]
 800c50c:	059a      	lsls	r2, r3, #22
 800c50e:	d402      	bmi.n	800c516 <_vfiprintf_r+0x1fe>
 800c510:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c512:	f7fe f93f 	bl	800a794 <__retarget_lock_release_recursive>
 800c516:	89ab      	ldrh	r3, [r5, #12]
 800c518:	065b      	lsls	r3, r3, #25
 800c51a:	f53f af1f 	bmi.w	800c35c <_vfiprintf_r+0x44>
 800c51e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c520:	e71e      	b.n	800c360 <_vfiprintf_r+0x48>
 800c522:	ab03      	add	r3, sp, #12
 800c524:	9300      	str	r3, [sp, #0]
 800c526:	462a      	mov	r2, r5
 800c528:	4b05      	ldr	r3, [pc, #20]	@ (800c540 <_vfiprintf_r+0x228>)
 800c52a:	a904      	add	r1, sp, #16
 800c52c:	4630      	mov	r0, r6
 800c52e:	f7fd fe03 	bl	800a138 <_printf_i>
 800c532:	e7e4      	b.n	800c4fe <_vfiprintf_r+0x1e6>
 800c534:	0800f4da 	.word	0x0800f4da
 800c538:	0800f4e4 	.word	0x0800f4e4
 800c53c:	08009c09 	.word	0x08009c09
 800c540:	0800c2f5 	.word	0x0800c2f5
 800c544:	0800f4e0 	.word	0x0800f4e0

0800c548 <__swbuf_r>:
 800c548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c54a:	460e      	mov	r6, r1
 800c54c:	4614      	mov	r4, r2
 800c54e:	4605      	mov	r5, r0
 800c550:	b118      	cbz	r0, 800c55a <__swbuf_r+0x12>
 800c552:	6a03      	ldr	r3, [r0, #32]
 800c554:	b90b      	cbnz	r3, 800c55a <__swbuf_r+0x12>
 800c556:	f7fd ff99 	bl	800a48c <__sinit>
 800c55a:	69a3      	ldr	r3, [r4, #24]
 800c55c:	60a3      	str	r3, [r4, #8]
 800c55e:	89a3      	ldrh	r3, [r4, #12]
 800c560:	071a      	lsls	r2, r3, #28
 800c562:	d501      	bpl.n	800c568 <__swbuf_r+0x20>
 800c564:	6923      	ldr	r3, [r4, #16]
 800c566:	b943      	cbnz	r3, 800c57a <__swbuf_r+0x32>
 800c568:	4621      	mov	r1, r4
 800c56a:	4628      	mov	r0, r5
 800c56c:	f000 f82a 	bl	800c5c4 <__swsetup_r>
 800c570:	b118      	cbz	r0, 800c57a <__swbuf_r+0x32>
 800c572:	f04f 37ff 	mov.w	r7, #4294967295
 800c576:	4638      	mov	r0, r7
 800c578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c57a:	6823      	ldr	r3, [r4, #0]
 800c57c:	6922      	ldr	r2, [r4, #16]
 800c57e:	1a98      	subs	r0, r3, r2
 800c580:	6963      	ldr	r3, [r4, #20]
 800c582:	b2f6      	uxtb	r6, r6
 800c584:	4283      	cmp	r3, r0
 800c586:	4637      	mov	r7, r6
 800c588:	dc05      	bgt.n	800c596 <__swbuf_r+0x4e>
 800c58a:	4621      	mov	r1, r4
 800c58c:	4628      	mov	r0, r5
 800c58e:	f7ff fdc1 	bl	800c114 <_fflush_r>
 800c592:	2800      	cmp	r0, #0
 800c594:	d1ed      	bne.n	800c572 <__swbuf_r+0x2a>
 800c596:	68a3      	ldr	r3, [r4, #8]
 800c598:	3b01      	subs	r3, #1
 800c59a:	60a3      	str	r3, [r4, #8]
 800c59c:	6823      	ldr	r3, [r4, #0]
 800c59e:	1c5a      	adds	r2, r3, #1
 800c5a0:	6022      	str	r2, [r4, #0]
 800c5a2:	701e      	strb	r6, [r3, #0]
 800c5a4:	6962      	ldr	r2, [r4, #20]
 800c5a6:	1c43      	adds	r3, r0, #1
 800c5a8:	429a      	cmp	r2, r3
 800c5aa:	d004      	beq.n	800c5b6 <__swbuf_r+0x6e>
 800c5ac:	89a3      	ldrh	r3, [r4, #12]
 800c5ae:	07db      	lsls	r3, r3, #31
 800c5b0:	d5e1      	bpl.n	800c576 <__swbuf_r+0x2e>
 800c5b2:	2e0a      	cmp	r6, #10
 800c5b4:	d1df      	bne.n	800c576 <__swbuf_r+0x2e>
 800c5b6:	4621      	mov	r1, r4
 800c5b8:	4628      	mov	r0, r5
 800c5ba:	f7ff fdab 	bl	800c114 <_fflush_r>
 800c5be:	2800      	cmp	r0, #0
 800c5c0:	d0d9      	beq.n	800c576 <__swbuf_r+0x2e>
 800c5c2:	e7d6      	b.n	800c572 <__swbuf_r+0x2a>

0800c5c4 <__swsetup_r>:
 800c5c4:	b538      	push	{r3, r4, r5, lr}
 800c5c6:	4b29      	ldr	r3, [pc, #164]	@ (800c66c <__swsetup_r+0xa8>)
 800c5c8:	4605      	mov	r5, r0
 800c5ca:	6818      	ldr	r0, [r3, #0]
 800c5cc:	460c      	mov	r4, r1
 800c5ce:	b118      	cbz	r0, 800c5d8 <__swsetup_r+0x14>
 800c5d0:	6a03      	ldr	r3, [r0, #32]
 800c5d2:	b90b      	cbnz	r3, 800c5d8 <__swsetup_r+0x14>
 800c5d4:	f7fd ff5a 	bl	800a48c <__sinit>
 800c5d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5dc:	0719      	lsls	r1, r3, #28
 800c5de:	d422      	bmi.n	800c626 <__swsetup_r+0x62>
 800c5e0:	06da      	lsls	r2, r3, #27
 800c5e2:	d407      	bmi.n	800c5f4 <__swsetup_r+0x30>
 800c5e4:	2209      	movs	r2, #9
 800c5e6:	602a      	str	r2, [r5, #0]
 800c5e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5ec:	81a3      	strh	r3, [r4, #12]
 800c5ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c5f2:	e033      	b.n	800c65c <__swsetup_r+0x98>
 800c5f4:	0758      	lsls	r0, r3, #29
 800c5f6:	d512      	bpl.n	800c61e <__swsetup_r+0x5a>
 800c5f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c5fa:	b141      	cbz	r1, 800c60e <__swsetup_r+0x4a>
 800c5fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c600:	4299      	cmp	r1, r3
 800c602:	d002      	beq.n	800c60a <__swsetup_r+0x46>
 800c604:	4628      	mov	r0, r5
 800c606:	f7fe ff2f 	bl	800b468 <_free_r>
 800c60a:	2300      	movs	r3, #0
 800c60c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c60e:	89a3      	ldrh	r3, [r4, #12]
 800c610:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c614:	81a3      	strh	r3, [r4, #12]
 800c616:	2300      	movs	r3, #0
 800c618:	6063      	str	r3, [r4, #4]
 800c61a:	6923      	ldr	r3, [r4, #16]
 800c61c:	6023      	str	r3, [r4, #0]
 800c61e:	89a3      	ldrh	r3, [r4, #12]
 800c620:	f043 0308 	orr.w	r3, r3, #8
 800c624:	81a3      	strh	r3, [r4, #12]
 800c626:	6923      	ldr	r3, [r4, #16]
 800c628:	b94b      	cbnz	r3, 800c63e <__swsetup_r+0x7a>
 800c62a:	89a3      	ldrh	r3, [r4, #12]
 800c62c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c634:	d003      	beq.n	800c63e <__swsetup_r+0x7a>
 800c636:	4621      	mov	r1, r4
 800c638:	4628      	mov	r0, r5
 800c63a:	f000 f883 	bl	800c744 <__smakebuf_r>
 800c63e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c642:	f013 0201 	ands.w	r2, r3, #1
 800c646:	d00a      	beq.n	800c65e <__swsetup_r+0x9a>
 800c648:	2200      	movs	r2, #0
 800c64a:	60a2      	str	r2, [r4, #8]
 800c64c:	6962      	ldr	r2, [r4, #20]
 800c64e:	4252      	negs	r2, r2
 800c650:	61a2      	str	r2, [r4, #24]
 800c652:	6922      	ldr	r2, [r4, #16]
 800c654:	b942      	cbnz	r2, 800c668 <__swsetup_r+0xa4>
 800c656:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c65a:	d1c5      	bne.n	800c5e8 <__swsetup_r+0x24>
 800c65c:	bd38      	pop	{r3, r4, r5, pc}
 800c65e:	0799      	lsls	r1, r3, #30
 800c660:	bf58      	it	pl
 800c662:	6962      	ldrpl	r2, [r4, #20]
 800c664:	60a2      	str	r2, [r4, #8]
 800c666:	e7f4      	b.n	800c652 <__swsetup_r+0x8e>
 800c668:	2000      	movs	r0, #0
 800c66a:	e7f7      	b.n	800c65c <__swsetup_r+0x98>
 800c66c:	20000024 	.word	0x20000024

0800c670 <_raise_r>:
 800c670:	291f      	cmp	r1, #31
 800c672:	b538      	push	{r3, r4, r5, lr}
 800c674:	4605      	mov	r5, r0
 800c676:	460c      	mov	r4, r1
 800c678:	d904      	bls.n	800c684 <_raise_r+0x14>
 800c67a:	2316      	movs	r3, #22
 800c67c:	6003      	str	r3, [r0, #0]
 800c67e:	f04f 30ff 	mov.w	r0, #4294967295
 800c682:	bd38      	pop	{r3, r4, r5, pc}
 800c684:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c686:	b112      	cbz	r2, 800c68e <_raise_r+0x1e>
 800c688:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c68c:	b94b      	cbnz	r3, 800c6a2 <_raise_r+0x32>
 800c68e:	4628      	mov	r0, r5
 800c690:	f000 f830 	bl	800c6f4 <_getpid_r>
 800c694:	4622      	mov	r2, r4
 800c696:	4601      	mov	r1, r0
 800c698:	4628      	mov	r0, r5
 800c69a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c69e:	f000 b817 	b.w	800c6d0 <_kill_r>
 800c6a2:	2b01      	cmp	r3, #1
 800c6a4:	d00a      	beq.n	800c6bc <_raise_r+0x4c>
 800c6a6:	1c59      	adds	r1, r3, #1
 800c6a8:	d103      	bne.n	800c6b2 <_raise_r+0x42>
 800c6aa:	2316      	movs	r3, #22
 800c6ac:	6003      	str	r3, [r0, #0]
 800c6ae:	2001      	movs	r0, #1
 800c6b0:	e7e7      	b.n	800c682 <_raise_r+0x12>
 800c6b2:	2100      	movs	r1, #0
 800c6b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c6b8:	4620      	mov	r0, r4
 800c6ba:	4798      	blx	r3
 800c6bc:	2000      	movs	r0, #0
 800c6be:	e7e0      	b.n	800c682 <_raise_r+0x12>

0800c6c0 <raise>:
 800c6c0:	4b02      	ldr	r3, [pc, #8]	@ (800c6cc <raise+0xc>)
 800c6c2:	4601      	mov	r1, r0
 800c6c4:	6818      	ldr	r0, [r3, #0]
 800c6c6:	f7ff bfd3 	b.w	800c670 <_raise_r>
 800c6ca:	bf00      	nop
 800c6cc:	20000024 	.word	0x20000024

0800c6d0 <_kill_r>:
 800c6d0:	b538      	push	{r3, r4, r5, lr}
 800c6d2:	4d07      	ldr	r5, [pc, #28]	@ (800c6f0 <_kill_r+0x20>)
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	4604      	mov	r4, r0
 800c6d8:	4608      	mov	r0, r1
 800c6da:	4611      	mov	r1, r2
 800c6dc:	602b      	str	r3, [r5, #0]
 800c6de:	f7f9 f98f 	bl	8005a00 <_kill>
 800c6e2:	1c43      	adds	r3, r0, #1
 800c6e4:	d102      	bne.n	800c6ec <_kill_r+0x1c>
 800c6e6:	682b      	ldr	r3, [r5, #0]
 800c6e8:	b103      	cbz	r3, 800c6ec <_kill_r+0x1c>
 800c6ea:	6023      	str	r3, [r4, #0]
 800c6ec:	bd38      	pop	{r3, r4, r5, pc}
 800c6ee:	bf00      	nop
 800c6f0:	20002088 	.word	0x20002088

0800c6f4 <_getpid_r>:
 800c6f4:	f7f9 b97c 	b.w	80059f0 <_getpid>

0800c6f8 <__swhatbuf_r>:
 800c6f8:	b570      	push	{r4, r5, r6, lr}
 800c6fa:	460c      	mov	r4, r1
 800c6fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c700:	2900      	cmp	r1, #0
 800c702:	b096      	sub	sp, #88	@ 0x58
 800c704:	4615      	mov	r5, r2
 800c706:	461e      	mov	r6, r3
 800c708:	da0d      	bge.n	800c726 <__swhatbuf_r+0x2e>
 800c70a:	89a3      	ldrh	r3, [r4, #12]
 800c70c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c710:	f04f 0100 	mov.w	r1, #0
 800c714:	bf14      	ite	ne
 800c716:	2340      	movne	r3, #64	@ 0x40
 800c718:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c71c:	2000      	movs	r0, #0
 800c71e:	6031      	str	r1, [r6, #0]
 800c720:	602b      	str	r3, [r5, #0]
 800c722:	b016      	add	sp, #88	@ 0x58
 800c724:	bd70      	pop	{r4, r5, r6, pc}
 800c726:	466a      	mov	r2, sp
 800c728:	f000 f848 	bl	800c7bc <_fstat_r>
 800c72c:	2800      	cmp	r0, #0
 800c72e:	dbec      	blt.n	800c70a <__swhatbuf_r+0x12>
 800c730:	9901      	ldr	r1, [sp, #4]
 800c732:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c736:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c73a:	4259      	negs	r1, r3
 800c73c:	4159      	adcs	r1, r3
 800c73e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c742:	e7eb      	b.n	800c71c <__swhatbuf_r+0x24>

0800c744 <__smakebuf_r>:
 800c744:	898b      	ldrh	r3, [r1, #12]
 800c746:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c748:	079d      	lsls	r5, r3, #30
 800c74a:	4606      	mov	r6, r0
 800c74c:	460c      	mov	r4, r1
 800c74e:	d507      	bpl.n	800c760 <__smakebuf_r+0x1c>
 800c750:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c754:	6023      	str	r3, [r4, #0]
 800c756:	6123      	str	r3, [r4, #16]
 800c758:	2301      	movs	r3, #1
 800c75a:	6163      	str	r3, [r4, #20]
 800c75c:	b003      	add	sp, #12
 800c75e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c760:	ab01      	add	r3, sp, #4
 800c762:	466a      	mov	r2, sp
 800c764:	f7ff ffc8 	bl	800c6f8 <__swhatbuf_r>
 800c768:	9f00      	ldr	r7, [sp, #0]
 800c76a:	4605      	mov	r5, r0
 800c76c:	4639      	mov	r1, r7
 800c76e:	4630      	mov	r0, r6
 800c770:	f7fe feee 	bl	800b550 <_malloc_r>
 800c774:	b948      	cbnz	r0, 800c78a <__smakebuf_r+0x46>
 800c776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c77a:	059a      	lsls	r2, r3, #22
 800c77c:	d4ee      	bmi.n	800c75c <__smakebuf_r+0x18>
 800c77e:	f023 0303 	bic.w	r3, r3, #3
 800c782:	f043 0302 	orr.w	r3, r3, #2
 800c786:	81a3      	strh	r3, [r4, #12]
 800c788:	e7e2      	b.n	800c750 <__smakebuf_r+0xc>
 800c78a:	89a3      	ldrh	r3, [r4, #12]
 800c78c:	6020      	str	r0, [r4, #0]
 800c78e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c792:	81a3      	strh	r3, [r4, #12]
 800c794:	9b01      	ldr	r3, [sp, #4]
 800c796:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c79a:	b15b      	cbz	r3, 800c7b4 <__smakebuf_r+0x70>
 800c79c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7a0:	4630      	mov	r0, r6
 800c7a2:	f000 f81d 	bl	800c7e0 <_isatty_r>
 800c7a6:	b128      	cbz	r0, 800c7b4 <__smakebuf_r+0x70>
 800c7a8:	89a3      	ldrh	r3, [r4, #12]
 800c7aa:	f023 0303 	bic.w	r3, r3, #3
 800c7ae:	f043 0301 	orr.w	r3, r3, #1
 800c7b2:	81a3      	strh	r3, [r4, #12]
 800c7b4:	89a3      	ldrh	r3, [r4, #12]
 800c7b6:	431d      	orrs	r5, r3
 800c7b8:	81a5      	strh	r5, [r4, #12]
 800c7ba:	e7cf      	b.n	800c75c <__smakebuf_r+0x18>

0800c7bc <_fstat_r>:
 800c7bc:	b538      	push	{r3, r4, r5, lr}
 800c7be:	4d07      	ldr	r5, [pc, #28]	@ (800c7dc <_fstat_r+0x20>)
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	4604      	mov	r4, r0
 800c7c4:	4608      	mov	r0, r1
 800c7c6:	4611      	mov	r1, r2
 800c7c8:	602b      	str	r3, [r5, #0]
 800c7ca:	f7f9 f979 	bl	8005ac0 <_fstat>
 800c7ce:	1c43      	adds	r3, r0, #1
 800c7d0:	d102      	bne.n	800c7d8 <_fstat_r+0x1c>
 800c7d2:	682b      	ldr	r3, [r5, #0]
 800c7d4:	b103      	cbz	r3, 800c7d8 <_fstat_r+0x1c>
 800c7d6:	6023      	str	r3, [r4, #0]
 800c7d8:	bd38      	pop	{r3, r4, r5, pc}
 800c7da:	bf00      	nop
 800c7dc:	20002088 	.word	0x20002088

0800c7e0 <_isatty_r>:
 800c7e0:	b538      	push	{r3, r4, r5, lr}
 800c7e2:	4d06      	ldr	r5, [pc, #24]	@ (800c7fc <_isatty_r+0x1c>)
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	4604      	mov	r4, r0
 800c7e8:	4608      	mov	r0, r1
 800c7ea:	602b      	str	r3, [r5, #0]
 800c7ec:	f7f9 f978 	bl	8005ae0 <_isatty>
 800c7f0:	1c43      	adds	r3, r0, #1
 800c7f2:	d102      	bne.n	800c7fa <_isatty_r+0x1a>
 800c7f4:	682b      	ldr	r3, [r5, #0]
 800c7f6:	b103      	cbz	r3, 800c7fa <_isatty_r+0x1a>
 800c7f8:	6023      	str	r3, [r4, #0]
 800c7fa:	bd38      	pop	{r3, r4, r5, pc}
 800c7fc:	20002088 	.word	0x20002088

0800c800 <atan2f>:
 800c800:	f000 b8b8 	b.w	800c974 <__ieee754_atan2f>

0800c804 <logf>:
 800c804:	b508      	push	{r3, lr}
 800c806:	ed2d 8b02 	vpush	{d8}
 800c80a:	eeb0 8a40 	vmov.f32	s16, s0
 800c80e:	f000 f951 	bl	800cab4 <__ieee754_logf>
 800c812:	eeb4 8a48 	vcmp.f32	s16, s16
 800c816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c81a:	d60f      	bvs.n	800c83c <logf+0x38>
 800c81c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c824:	dc0a      	bgt.n	800c83c <logf+0x38>
 800c826:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c82a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c82e:	d108      	bne.n	800c842 <logf+0x3e>
 800c830:	f7fd ff84 	bl	800a73c <__errno>
 800c834:	2322      	movs	r3, #34	@ 0x22
 800c836:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800c858 <logf+0x54>
 800c83a:	6003      	str	r3, [r0, #0]
 800c83c:	ecbd 8b02 	vpop	{d8}
 800c840:	bd08      	pop	{r3, pc}
 800c842:	f7fd ff7b 	bl	800a73c <__errno>
 800c846:	ecbd 8b02 	vpop	{d8}
 800c84a:	2321      	movs	r3, #33	@ 0x21
 800c84c:	6003      	str	r3, [r0, #0]
 800c84e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800c852:	4802      	ldr	r0, [pc, #8]	@ (800c85c <logf+0x58>)
 800c854:	f000 b884 	b.w	800c960 <nanf>
 800c858:	ff800000 	.word	0xff800000
 800c85c:	0800f530 	.word	0x0800f530

0800c860 <powf>:
 800c860:	b508      	push	{r3, lr}
 800c862:	ed2d 8b04 	vpush	{d8-d9}
 800c866:	eeb0 8a60 	vmov.f32	s16, s1
 800c86a:	eeb0 9a40 	vmov.f32	s18, s0
 800c86e:	f000 fa13 	bl	800cc98 <__ieee754_powf>
 800c872:	eeb4 8a48 	vcmp.f32	s16, s16
 800c876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c87a:	eef0 8a40 	vmov.f32	s17, s0
 800c87e:	d63e      	bvs.n	800c8fe <powf+0x9e>
 800c880:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800c884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c888:	d112      	bne.n	800c8b0 <powf+0x50>
 800c88a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c88e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c892:	d039      	beq.n	800c908 <powf+0xa8>
 800c894:	eeb0 0a48 	vmov.f32	s0, s16
 800c898:	f000 f858 	bl	800c94c <finitef>
 800c89c:	b378      	cbz	r0, 800c8fe <powf+0x9e>
 800c89e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c8a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8a6:	d52a      	bpl.n	800c8fe <powf+0x9e>
 800c8a8:	f7fd ff48 	bl	800a73c <__errno>
 800c8ac:	2322      	movs	r3, #34	@ 0x22
 800c8ae:	e014      	b.n	800c8da <powf+0x7a>
 800c8b0:	f000 f84c 	bl	800c94c <finitef>
 800c8b4:	b998      	cbnz	r0, 800c8de <powf+0x7e>
 800c8b6:	eeb0 0a49 	vmov.f32	s0, s18
 800c8ba:	f000 f847 	bl	800c94c <finitef>
 800c8be:	b170      	cbz	r0, 800c8de <powf+0x7e>
 800c8c0:	eeb0 0a48 	vmov.f32	s0, s16
 800c8c4:	f000 f842 	bl	800c94c <finitef>
 800c8c8:	b148      	cbz	r0, 800c8de <powf+0x7e>
 800c8ca:	eef4 8a68 	vcmp.f32	s17, s17
 800c8ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8d2:	d7e9      	bvc.n	800c8a8 <powf+0x48>
 800c8d4:	f7fd ff32 	bl	800a73c <__errno>
 800c8d8:	2321      	movs	r3, #33	@ 0x21
 800c8da:	6003      	str	r3, [r0, #0]
 800c8dc:	e00f      	b.n	800c8fe <powf+0x9e>
 800c8de:	eef5 8a40 	vcmp.f32	s17, #0.0
 800c8e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8e6:	d10a      	bne.n	800c8fe <powf+0x9e>
 800c8e8:	eeb0 0a49 	vmov.f32	s0, s18
 800c8ec:	f000 f82e 	bl	800c94c <finitef>
 800c8f0:	b128      	cbz	r0, 800c8fe <powf+0x9e>
 800c8f2:	eeb0 0a48 	vmov.f32	s0, s16
 800c8f6:	f000 f829 	bl	800c94c <finitef>
 800c8fa:	2800      	cmp	r0, #0
 800c8fc:	d1d4      	bne.n	800c8a8 <powf+0x48>
 800c8fe:	eeb0 0a68 	vmov.f32	s0, s17
 800c902:	ecbd 8b04 	vpop	{d8-d9}
 800c906:	bd08      	pop	{r3, pc}
 800c908:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800c90c:	e7f7      	b.n	800c8fe <powf+0x9e>
	...

0800c910 <sqrtf>:
 800c910:	b508      	push	{r3, lr}
 800c912:	ed2d 8b02 	vpush	{d8}
 800c916:	eeb0 8a40 	vmov.f32	s16, s0
 800c91a:	f000 f827 	bl	800c96c <__ieee754_sqrtf>
 800c91e:	eeb4 8a48 	vcmp.f32	s16, s16
 800c922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c926:	d60c      	bvs.n	800c942 <sqrtf+0x32>
 800c928:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800c948 <sqrtf+0x38>
 800c92c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c934:	d505      	bpl.n	800c942 <sqrtf+0x32>
 800c936:	f7fd ff01 	bl	800a73c <__errno>
 800c93a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c93e:	2321      	movs	r3, #33	@ 0x21
 800c940:	6003      	str	r3, [r0, #0]
 800c942:	ecbd 8b02 	vpop	{d8}
 800c946:	bd08      	pop	{r3, pc}
 800c948:	00000000 	.word	0x00000000

0800c94c <finitef>:
 800c94c:	ee10 3a10 	vmov	r3, s0
 800c950:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800c954:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800c958:	bfac      	ite	ge
 800c95a:	2000      	movge	r0, #0
 800c95c:	2001      	movlt	r0, #1
 800c95e:	4770      	bx	lr

0800c960 <nanf>:
 800c960:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c968 <nanf+0x8>
 800c964:	4770      	bx	lr
 800c966:	bf00      	nop
 800c968:	7fc00000 	.word	0x7fc00000

0800c96c <__ieee754_sqrtf>:
 800c96c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c970:	4770      	bx	lr
	...

0800c974 <__ieee754_atan2f>:
 800c974:	ee10 2a90 	vmov	r2, s1
 800c978:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800c97c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c980:	b510      	push	{r4, lr}
 800c982:	eef0 7a40 	vmov.f32	s15, s0
 800c986:	d806      	bhi.n	800c996 <__ieee754_atan2f+0x22>
 800c988:	ee10 0a10 	vmov	r0, s0
 800c98c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800c990:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c994:	d904      	bls.n	800c9a0 <__ieee754_atan2f+0x2c>
 800c996:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800c99a:	eeb0 0a67 	vmov.f32	s0, s15
 800c99e:	bd10      	pop	{r4, pc}
 800c9a0:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800c9a4:	d103      	bne.n	800c9ae <__ieee754_atan2f+0x3a>
 800c9a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9aa:	f000 bc43 	b.w	800d234 <atanf>
 800c9ae:	1794      	asrs	r4, r2, #30
 800c9b0:	f004 0402 	and.w	r4, r4, #2
 800c9b4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800c9b8:	b943      	cbnz	r3, 800c9cc <__ieee754_atan2f+0x58>
 800c9ba:	2c02      	cmp	r4, #2
 800c9bc:	d05e      	beq.n	800ca7c <__ieee754_atan2f+0x108>
 800c9be:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800ca90 <__ieee754_atan2f+0x11c>
 800c9c2:	2c03      	cmp	r4, #3
 800c9c4:	bf08      	it	eq
 800c9c6:	eef0 7a47 	vmoveq.f32	s15, s14
 800c9ca:	e7e6      	b.n	800c99a <__ieee754_atan2f+0x26>
 800c9cc:	b941      	cbnz	r1, 800c9e0 <__ieee754_atan2f+0x6c>
 800c9ce:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800ca94 <__ieee754_atan2f+0x120>
 800c9d2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800ca98 <__ieee754_atan2f+0x124>
 800c9d6:	2800      	cmp	r0, #0
 800c9d8:	bfa8      	it	ge
 800c9da:	eef0 7a47 	vmovge.f32	s15, s14
 800c9de:	e7dc      	b.n	800c99a <__ieee754_atan2f+0x26>
 800c9e0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c9e4:	d110      	bne.n	800ca08 <__ieee754_atan2f+0x94>
 800c9e6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c9ea:	f104 34ff 	add.w	r4, r4, #4294967295
 800c9ee:	d107      	bne.n	800ca00 <__ieee754_atan2f+0x8c>
 800c9f0:	2c02      	cmp	r4, #2
 800c9f2:	d846      	bhi.n	800ca82 <__ieee754_atan2f+0x10e>
 800c9f4:	4b29      	ldr	r3, [pc, #164]	@ (800ca9c <__ieee754_atan2f+0x128>)
 800c9f6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c9fa:	edd3 7a00 	vldr	s15, [r3]
 800c9fe:	e7cc      	b.n	800c99a <__ieee754_atan2f+0x26>
 800ca00:	2c02      	cmp	r4, #2
 800ca02:	d841      	bhi.n	800ca88 <__ieee754_atan2f+0x114>
 800ca04:	4b26      	ldr	r3, [pc, #152]	@ (800caa0 <__ieee754_atan2f+0x12c>)
 800ca06:	e7f6      	b.n	800c9f6 <__ieee754_atan2f+0x82>
 800ca08:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ca0c:	d0df      	beq.n	800c9ce <__ieee754_atan2f+0x5a>
 800ca0e:	1a5b      	subs	r3, r3, r1
 800ca10:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800ca14:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800ca18:	da1a      	bge.n	800ca50 <__ieee754_atan2f+0xdc>
 800ca1a:	2a00      	cmp	r2, #0
 800ca1c:	da01      	bge.n	800ca22 <__ieee754_atan2f+0xae>
 800ca1e:	313c      	adds	r1, #60	@ 0x3c
 800ca20:	db19      	blt.n	800ca56 <__ieee754_atan2f+0xe2>
 800ca22:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800ca26:	f000 fcd9 	bl	800d3dc <fabsf>
 800ca2a:	f000 fc03 	bl	800d234 <atanf>
 800ca2e:	eef0 7a40 	vmov.f32	s15, s0
 800ca32:	2c01      	cmp	r4, #1
 800ca34:	d012      	beq.n	800ca5c <__ieee754_atan2f+0xe8>
 800ca36:	2c02      	cmp	r4, #2
 800ca38:	d017      	beq.n	800ca6a <__ieee754_atan2f+0xf6>
 800ca3a:	2c00      	cmp	r4, #0
 800ca3c:	d0ad      	beq.n	800c99a <__ieee754_atan2f+0x26>
 800ca3e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800caa4 <__ieee754_atan2f+0x130>
 800ca42:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ca46:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800caa8 <__ieee754_atan2f+0x134>
 800ca4a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ca4e:	e7a4      	b.n	800c99a <__ieee754_atan2f+0x26>
 800ca50:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800ca98 <__ieee754_atan2f+0x124>
 800ca54:	e7ed      	b.n	800ca32 <__ieee754_atan2f+0xbe>
 800ca56:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800caac <__ieee754_atan2f+0x138>
 800ca5a:	e7ea      	b.n	800ca32 <__ieee754_atan2f+0xbe>
 800ca5c:	ee17 3a90 	vmov	r3, s15
 800ca60:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800ca64:	ee07 3a90 	vmov	s15, r3
 800ca68:	e797      	b.n	800c99a <__ieee754_atan2f+0x26>
 800ca6a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800caa4 <__ieee754_atan2f+0x130>
 800ca6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ca72:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800caa8 <__ieee754_atan2f+0x134>
 800ca76:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ca7a:	e78e      	b.n	800c99a <__ieee754_atan2f+0x26>
 800ca7c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800caa8 <__ieee754_atan2f+0x134>
 800ca80:	e78b      	b.n	800c99a <__ieee754_atan2f+0x26>
 800ca82:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800cab0 <__ieee754_atan2f+0x13c>
 800ca86:	e788      	b.n	800c99a <__ieee754_atan2f+0x26>
 800ca88:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800caac <__ieee754_atan2f+0x138>
 800ca8c:	e785      	b.n	800c99a <__ieee754_atan2f+0x26>
 800ca8e:	bf00      	nop
 800ca90:	c0490fdb 	.word	0xc0490fdb
 800ca94:	bfc90fdb 	.word	0xbfc90fdb
 800ca98:	3fc90fdb 	.word	0x3fc90fdb
 800ca9c:	0800f740 	.word	0x0800f740
 800caa0:	0800f734 	.word	0x0800f734
 800caa4:	33bbbd2e 	.word	0x33bbbd2e
 800caa8:	40490fdb 	.word	0x40490fdb
 800caac:	00000000 	.word	0x00000000
 800cab0:	3f490fdb 	.word	0x3f490fdb

0800cab4 <__ieee754_logf>:
 800cab4:	ee10 3a10 	vmov	r3, s0
 800cab8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800cabc:	d106      	bne.n	800cacc <__ieee754_logf+0x18>
 800cabe:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800cc58 <__ieee754_logf+0x1a4>
 800cac2:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800cc5c <__ieee754_logf+0x1a8>
 800cac6:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800caca:	4770      	bx	lr
 800cacc:	2b00      	cmp	r3, #0
 800cace:	461a      	mov	r2, r3
 800cad0:	da02      	bge.n	800cad8 <__ieee754_logf+0x24>
 800cad2:	ee30 7a40 	vsub.f32	s14, s0, s0
 800cad6:	e7f4      	b.n	800cac2 <__ieee754_logf+0xe>
 800cad8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cadc:	db02      	blt.n	800cae4 <__ieee754_logf+0x30>
 800cade:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cae2:	4770      	bx	lr
 800cae4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cae8:	bfb8      	it	lt
 800caea:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800cc60 <__ieee754_logf+0x1ac>
 800caee:	485d      	ldr	r0, [pc, #372]	@ (800cc64 <__ieee754_logf+0x1b0>)
 800caf0:	bfbe      	ittt	lt
 800caf2:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800caf6:	f06f 0118 	mvnlt.w	r1, #24
 800cafa:	ee17 2a90 	vmovlt	r2, s15
 800cafe:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800cb02:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800cb06:	4410      	add	r0, r2
 800cb08:	bfa8      	it	ge
 800cb0a:	2100      	movge	r1, #0
 800cb0c:	3b7f      	subs	r3, #127	@ 0x7f
 800cb0e:	440b      	add	r3, r1
 800cb10:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800cb14:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800cb18:	4311      	orrs	r1, r2
 800cb1a:	ee00 1a10 	vmov	s0, r1
 800cb1e:	4952      	ldr	r1, [pc, #328]	@ (800cc68 <__ieee754_logf+0x1b4>)
 800cb20:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800cb24:	f102 000f 	add.w	r0, r2, #15
 800cb28:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800cb2c:	4001      	ands	r1, r0
 800cb2e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cb32:	bb89      	cbnz	r1, 800cb98 <__ieee754_logf+0xe4>
 800cb34:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800cb38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb3c:	d10f      	bne.n	800cb5e <__ieee754_logf+0xaa>
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	f000 8087 	beq.w	800cc52 <__ieee754_logf+0x19e>
 800cb44:	ee07 3a90 	vmov	s15, r3
 800cb48:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800cc6c <__ieee754_logf+0x1b8>
 800cb4c:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800cc70 <__ieee754_logf+0x1bc>
 800cb50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cb54:	ee27 0a80 	vmul.f32	s0, s15, s0
 800cb58:	eea7 0a87 	vfma.f32	s0, s15, s14
 800cb5c:	4770      	bx	lr
 800cb5e:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800cc74 <__ieee754_logf+0x1c0>
 800cb62:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cb66:	eee0 7a66 	vfms.f32	s15, s0, s13
 800cb6a:	ee20 7a00 	vmul.f32	s14, s0, s0
 800cb6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cb72:	b913      	cbnz	r3, 800cb7a <__ieee754_logf+0xc6>
 800cb74:	ee30 0a47 	vsub.f32	s0, s0, s14
 800cb78:	4770      	bx	lr
 800cb7a:	ee07 3a90 	vmov	s15, r3
 800cb7e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800cc6c <__ieee754_logf+0x1b8>
 800cb82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cb86:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800cb8a:	ee37 0a40 	vsub.f32	s0, s14, s0
 800cb8e:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800cc70 <__ieee754_logf+0x1bc>
 800cb92:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800cb96:	4770      	bx	lr
 800cb98:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800cb9c:	ee70 7a27 	vadd.f32	s15, s0, s15
 800cba0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800cc78 <__ieee754_logf+0x1c4>
 800cba4:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800cc7c <__ieee754_logf+0x1c8>
 800cba8:	4935      	ldr	r1, [pc, #212]	@ (800cc80 <__ieee754_logf+0x1cc>)
 800cbaa:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800cbae:	4411      	add	r1, r2
 800cbb0:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800cbb4:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800cbb8:	430a      	orrs	r2, r1
 800cbba:	2a00      	cmp	r2, #0
 800cbbc:	ee07 3a90 	vmov	s15, r3
 800cbc0:	ee26 5a06 	vmul.f32	s10, s12, s12
 800cbc4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800cbc8:	ee25 7a05 	vmul.f32	s14, s10, s10
 800cbcc:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800cc84 <__ieee754_logf+0x1d0>
 800cbd0:	eee7 7a25 	vfma.f32	s15, s14, s11
 800cbd4:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800cc88 <__ieee754_logf+0x1d4>
 800cbd8:	eee7 5a87 	vfma.f32	s11, s15, s14
 800cbdc:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800cc8c <__ieee754_logf+0x1d8>
 800cbe0:	eee7 7a24 	vfma.f32	s15, s14, s9
 800cbe4:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800cc90 <__ieee754_logf+0x1dc>
 800cbe8:	eee7 4a87 	vfma.f32	s9, s15, s14
 800cbec:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800cc94 <__ieee754_logf+0x1e0>
 800cbf0:	eee4 7a87 	vfma.f32	s15, s9, s14
 800cbf4:	ee67 7a85 	vmul.f32	s15, s15, s10
 800cbf8:	eee5 7a87 	vfma.f32	s15, s11, s14
 800cbfc:	dd1a      	ble.n	800cc34 <__ieee754_logf+0x180>
 800cbfe:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800cc02:	ee20 7a07 	vmul.f32	s14, s0, s14
 800cc06:	ee27 7a00 	vmul.f32	s14, s14, s0
 800cc0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cc0e:	ee67 7a86 	vmul.f32	s15, s15, s12
 800cc12:	b913      	cbnz	r3, 800cc1a <__ieee754_logf+0x166>
 800cc14:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cc18:	e7ac      	b.n	800cb74 <__ieee754_logf+0xc0>
 800cc1a:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800cc6c <__ieee754_logf+0x1b8>
 800cc1e:	eee6 7a86 	vfma.f32	s15, s13, s12
 800cc22:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cc26:	ee37 0a40 	vsub.f32	s0, s14, s0
 800cc2a:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800cc70 <__ieee754_logf+0x1bc>
 800cc2e:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800cc32:	4770      	bx	lr
 800cc34:	ee70 7a67 	vsub.f32	s15, s0, s15
 800cc38:	ee67 7a86 	vmul.f32	s15, s15, s12
 800cc3c:	b913      	cbnz	r3, 800cc44 <__ieee754_logf+0x190>
 800cc3e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cc42:	4770      	bx	lr
 800cc44:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800cc6c <__ieee754_logf+0x1b8>
 800cc48:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800cc4c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800cc50:	e7eb      	b.n	800cc2a <__ieee754_logf+0x176>
 800cc52:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800cc5c <__ieee754_logf+0x1a8>
 800cc56:	4770      	bx	lr
 800cc58:	cc000000 	.word	0xcc000000
 800cc5c:	00000000 	.word	0x00000000
 800cc60:	4c000000 	.word	0x4c000000
 800cc64:	004afb20 	.word	0x004afb20
 800cc68:	007ffff0 	.word	0x007ffff0
 800cc6c:	3717f7d1 	.word	0x3717f7d1
 800cc70:	3f317180 	.word	0x3f317180
 800cc74:	3eaaaaab 	.word	0x3eaaaaab
 800cc78:	3e1cd04f 	.word	0x3e1cd04f
 800cc7c:	3e178897 	.word	0x3e178897
 800cc80:	ffcf5c30 	.word	0xffcf5c30
 800cc84:	3e638e29 	.word	0x3e638e29
 800cc88:	3ecccccd 	.word	0x3ecccccd
 800cc8c:	3e3a3325 	.word	0x3e3a3325
 800cc90:	3e924925 	.word	0x3e924925
 800cc94:	3f2aaaab 	.word	0x3f2aaaab

0800cc98 <__ieee754_powf>:
 800cc98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc9c:	ee10 4a90 	vmov	r4, s1
 800cca0:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800cca4:	ed2d 8b02 	vpush	{d8}
 800cca8:	ee10 6a10 	vmov	r6, s0
 800ccac:	eeb0 8a40 	vmov.f32	s16, s0
 800ccb0:	eef0 8a60 	vmov.f32	s17, s1
 800ccb4:	d10c      	bne.n	800ccd0 <__ieee754_powf+0x38>
 800ccb6:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800ccba:	0076      	lsls	r6, r6, #1
 800ccbc:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800ccc0:	f240 8274 	bls.w	800d1ac <__ieee754_powf+0x514>
 800ccc4:	ee38 0a28 	vadd.f32	s0, s16, s17
 800ccc8:	ecbd 8b02 	vpop	{d8}
 800cccc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccd0:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800ccd4:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800ccd8:	d802      	bhi.n	800cce0 <__ieee754_powf+0x48>
 800ccda:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800ccde:	d908      	bls.n	800ccf2 <__ieee754_powf+0x5a>
 800cce0:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800cce4:	d1ee      	bne.n	800ccc4 <__ieee754_powf+0x2c>
 800cce6:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800ccea:	0064      	lsls	r4, r4, #1
 800ccec:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800ccf0:	e7e6      	b.n	800ccc0 <__ieee754_powf+0x28>
 800ccf2:	2e00      	cmp	r6, #0
 800ccf4:	da1f      	bge.n	800cd36 <__ieee754_powf+0x9e>
 800ccf6:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800ccfa:	f080 8260 	bcs.w	800d1be <__ieee754_powf+0x526>
 800ccfe:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800cd02:	d32f      	bcc.n	800cd64 <__ieee754_powf+0xcc>
 800cd04:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800cd08:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800cd0c:	fa49 f503 	asr.w	r5, r9, r3
 800cd10:	fa05 f303 	lsl.w	r3, r5, r3
 800cd14:	454b      	cmp	r3, r9
 800cd16:	d123      	bne.n	800cd60 <__ieee754_powf+0xc8>
 800cd18:	f005 0501 	and.w	r5, r5, #1
 800cd1c:	f1c5 0502 	rsb	r5, r5, #2
 800cd20:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800cd24:	d11f      	bne.n	800cd66 <__ieee754_powf+0xce>
 800cd26:	2c00      	cmp	r4, #0
 800cd28:	f280 8246 	bge.w	800d1b8 <__ieee754_powf+0x520>
 800cd2c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800cd30:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800cd34:	e7c8      	b.n	800ccc8 <__ieee754_powf+0x30>
 800cd36:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800cd3a:	d111      	bne.n	800cd60 <__ieee754_powf+0xc8>
 800cd3c:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800cd40:	f000 8234 	beq.w	800d1ac <__ieee754_powf+0x514>
 800cd44:	d906      	bls.n	800cd54 <__ieee754_powf+0xbc>
 800cd46:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800d05c <__ieee754_powf+0x3c4>
 800cd4a:	2c00      	cmp	r4, #0
 800cd4c:	bfa8      	it	ge
 800cd4e:	eeb0 0a68 	vmovge.f32	s0, s17
 800cd52:	e7b9      	b.n	800ccc8 <__ieee754_powf+0x30>
 800cd54:	2c00      	cmp	r4, #0
 800cd56:	f280 822c 	bge.w	800d1b2 <__ieee754_powf+0x51a>
 800cd5a:	eeb1 0a68 	vneg.f32	s0, s17
 800cd5e:	e7b3      	b.n	800ccc8 <__ieee754_powf+0x30>
 800cd60:	2500      	movs	r5, #0
 800cd62:	e7dd      	b.n	800cd20 <__ieee754_powf+0x88>
 800cd64:	2500      	movs	r5, #0
 800cd66:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800cd6a:	d102      	bne.n	800cd72 <__ieee754_powf+0xda>
 800cd6c:	ee28 0a08 	vmul.f32	s0, s16, s16
 800cd70:	e7aa      	b.n	800ccc8 <__ieee754_powf+0x30>
 800cd72:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800cd76:	f040 8227 	bne.w	800d1c8 <__ieee754_powf+0x530>
 800cd7a:	2e00      	cmp	r6, #0
 800cd7c:	f2c0 8224 	blt.w	800d1c8 <__ieee754_powf+0x530>
 800cd80:	eeb0 0a48 	vmov.f32	s0, s16
 800cd84:	ecbd 8b02 	vpop	{d8}
 800cd88:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd8c:	f7ff bdee 	b.w	800c96c <__ieee754_sqrtf>
 800cd90:	2d01      	cmp	r5, #1
 800cd92:	d199      	bne.n	800ccc8 <__ieee754_powf+0x30>
 800cd94:	eeb1 0a40 	vneg.f32	s0, s0
 800cd98:	e796      	b.n	800ccc8 <__ieee754_powf+0x30>
 800cd9a:	0ff0      	lsrs	r0, r6, #31
 800cd9c:	3801      	subs	r0, #1
 800cd9e:	ea55 0300 	orrs.w	r3, r5, r0
 800cda2:	d104      	bne.n	800cdae <__ieee754_powf+0x116>
 800cda4:	ee38 8a48 	vsub.f32	s16, s16, s16
 800cda8:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800cdac:	e78c      	b.n	800ccc8 <__ieee754_powf+0x30>
 800cdae:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800cdb2:	d96d      	bls.n	800ce90 <__ieee754_powf+0x1f8>
 800cdb4:	4baa      	ldr	r3, [pc, #680]	@ (800d060 <__ieee754_powf+0x3c8>)
 800cdb6:	4598      	cmp	r8, r3
 800cdb8:	d808      	bhi.n	800cdcc <__ieee754_powf+0x134>
 800cdba:	2c00      	cmp	r4, #0
 800cdbc:	da0b      	bge.n	800cdd6 <__ieee754_powf+0x13e>
 800cdbe:	2000      	movs	r0, #0
 800cdc0:	ecbd 8b02 	vpop	{d8}
 800cdc4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdc8:	f000 bb96 	b.w	800d4f8 <__math_oflowf>
 800cdcc:	4ba5      	ldr	r3, [pc, #660]	@ (800d064 <__ieee754_powf+0x3cc>)
 800cdce:	4598      	cmp	r8, r3
 800cdd0:	d908      	bls.n	800cde4 <__ieee754_powf+0x14c>
 800cdd2:	2c00      	cmp	r4, #0
 800cdd4:	dcf3      	bgt.n	800cdbe <__ieee754_powf+0x126>
 800cdd6:	2000      	movs	r0, #0
 800cdd8:	ecbd 8b02 	vpop	{d8}
 800cddc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cde0:	f000 bb84 	b.w	800d4ec <__math_uflowf>
 800cde4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800cde8:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cdec:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800d068 <__ieee754_powf+0x3d0>
 800cdf0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800cdf4:	eee0 6a67 	vfms.f32	s13, s0, s15
 800cdf8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cdfc:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800ce00:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ce04:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800d06c <__ieee754_powf+0x3d4>
 800ce08:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ce0c:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800d070 <__ieee754_powf+0x3d8>
 800ce10:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800ce14:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800d074 <__ieee754_powf+0x3dc>
 800ce18:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ce1c:	eeb0 7a67 	vmov.f32	s14, s15
 800ce20:	eea0 7a26 	vfma.f32	s14, s0, s13
 800ce24:	ee17 3a10 	vmov	r3, s14
 800ce28:	f36f 030b 	bfc	r3, #0, #12
 800ce2c:	ee07 3a10 	vmov	s14, r3
 800ce30:	eeb0 6a47 	vmov.f32	s12, s14
 800ce34:	eea0 6a66 	vfms.f32	s12, s0, s13
 800ce38:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ce3c:	3d01      	subs	r5, #1
 800ce3e:	4305      	orrs	r5, r0
 800ce40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ce44:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800ce48:	f36f 040b 	bfc	r4, #0, #12
 800ce4c:	bf18      	it	ne
 800ce4e:	eeb0 8a66 	vmovne.f32	s16, s13
 800ce52:	ee06 4a90 	vmov	s13, r4
 800ce56:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800ce5a:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800ce5e:	ee67 7a26 	vmul.f32	s15, s14, s13
 800ce62:	eee6 0a07 	vfma.f32	s1, s12, s14
 800ce66:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800ce6a:	ee17 1a10 	vmov	r1, s14
 800ce6e:	2900      	cmp	r1, #0
 800ce70:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ce74:	f340 80dd 	ble.w	800d032 <__ieee754_powf+0x39a>
 800ce78:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800ce7c:	f240 80ca 	bls.w	800d014 <__ieee754_powf+0x37c>
 800ce80:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ce84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce88:	bf4c      	ite	mi
 800ce8a:	2001      	movmi	r0, #1
 800ce8c:	2000      	movpl	r0, #0
 800ce8e:	e797      	b.n	800cdc0 <__ieee754_powf+0x128>
 800ce90:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800ce94:	bf01      	itttt	eq
 800ce96:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800d078 <__ieee754_powf+0x3e0>
 800ce9a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800ce9e:	f06f 0317 	mvneq.w	r3, #23
 800cea2:	ee17 7a90 	vmoveq	r7, s15
 800cea6:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800ceaa:	bf18      	it	ne
 800ceac:	2300      	movne	r3, #0
 800ceae:	3a7f      	subs	r2, #127	@ 0x7f
 800ceb0:	441a      	add	r2, r3
 800ceb2:	4b72      	ldr	r3, [pc, #456]	@ (800d07c <__ieee754_powf+0x3e4>)
 800ceb4:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800ceb8:	429f      	cmp	r7, r3
 800ceba:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800cebe:	dd06      	ble.n	800cece <__ieee754_powf+0x236>
 800cec0:	4b6f      	ldr	r3, [pc, #444]	@ (800d080 <__ieee754_powf+0x3e8>)
 800cec2:	429f      	cmp	r7, r3
 800cec4:	f340 80a4 	ble.w	800d010 <__ieee754_powf+0x378>
 800cec8:	3201      	adds	r2, #1
 800ceca:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800cece:	2600      	movs	r6, #0
 800ced0:	4b6c      	ldr	r3, [pc, #432]	@ (800d084 <__ieee754_powf+0x3ec>)
 800ced2:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800ced6:	ee07 1a10 	vmov	s14, r1
 800ceda:	edd3 5a00 	vldr	s11, [r3]
 800cede:	4b6a      	ldr	r3, [pc, #424]	@ (800d088 <__ieee754_powf+0x3f0>)
 800cee0:	ee75 7a87 	vadd.f32	s15, s11, s14
 800cee4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cee8:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800ceec:	1049      	asrs	r1, r1, #1
 800ceee:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800cef2:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800cef6:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800cefa:	ee37 6a65 	vsub.f32	s12, s14, s11
 800cefe:	ee07 1a90 	vmov	s15, r1
 800cf02:	ee26 5a24 	vmul.f32	s10, s12, s9
 800cf06:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800cf0a:	ee15 7a10 	vmov	r7, s10
 800cf0e:	401f      	ands	r7, r3
 800cf10:	ee06 7a90 	vmov	s13, r7
 800cf14:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800cf18:	ee37 7a65 	vsub.f32	s14, s14, s11
 800cf1c:	ee65 7a05 	vmul.f32	s15, s10, s10
 800cf20:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800cf24:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800d08c <__ieee754_powf+0x3f4>
 800cf28:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800d090 <__ieee754_powf+0x3f8>
 800cf2c:	eee7 5a87 	vfma.f32	s11, s15, s14
 800cf30:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800d094 <__ieee754_powf+0x3fc>
 800cf34:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800cf38:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800d068 <__ieee754_powf+0x3d0>
 800cf3c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800cf40:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800d098 <__ieee754_powf+0x400>
 800cf44:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800cf48:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800d09c <__ieee754_powf+0x404>
 800cf4c:	ee26 6a24 	vmul.f32	s12, s12, s9
 800cf50:	eee7 5a27 	vfma.f32	s11, s14, s15
 800cf54:	ee35 7a26 	vadd.f32	s14, s10, s13
 800cf58:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800cf5c:	ee27 7a06 	vmul.f32	s14, s14, s12
 800cf60:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800cf64:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800cf68:	eef0 5a67 	vmov.f32	s11, s15
 800cf6c:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800cf70:	ee75 5a87 	vadd.f32	s11, s11, s14
 800cf74:	ee15 1a90 	vmov	r1, s11
 800cf78:	4019      	ands	r1, r3
 800cf7a:	ee05 1a90 	vmov	s11, r1
 800cf7e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800cf82:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800cf86:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf8a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800cf8e:	eee6 7a25 	vfma.f32	s15, s12, s11
 800cf92:	eeb0 6a67 	vmov.f32	s12, s15
 800cf96:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800cf9a:	ee16 1a10 	vmov	r1, s12
 800cf9e:	4019      	ands	r1, r3
 800cfa0:	ee06 1a10 	vmov	s12, r1
 800cfa4:	eeb0 7a46 	vmov.f32	s14, s12
 800cfa8:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800cfac:	493c      	ldr	r1, [pc, #240]	@ (800d0a0 <__ieee754_powf+0x408>)
 800cfae:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800cfb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cfb6:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800d0a4 <__ieee754_powf+0x40c>
 800cfba:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800d0a8 <__ieee754_powf+0x410>
 800cfbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cfc2:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800d0ac <__ieee754_powf+0x414>
 800cfc6:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cfca:	ed91 7a00 	vldr	s14, [r1]
 800cfce:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cfd2:	ee07 2a10 	vmov	s14, r2
 800cfd6:	4a36      	ldr	r2, [pc, #216]	@ (800d0b0 <__ieee754_powf+0x418>)
 800cfd8:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800cfdc:	eeb0 7a67 	vmov.f32	s14, s15
 800cfe0:	eea6 7a25 	vfma.f32	s14, s12, s11
 800cfe4:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800cfe8:	ed92 5a00 	vldr	s10, [r2]
 800cfec:	ee37 7a05 	vadd.f32	s14, s14, s10
 800cff0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800cff4:	ee17 2a10 	vmov	r2, s14
 800cff8:	401a      	ands	r2, r3
 800cffa:	ee07 2a10 	vmov	s14, r2
 800cffe:	ee77 6a66 	vsub.f32	s13, s14, s13
 800d002:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800d006:	eee6 6a65 	vfms.f32	s13, s12, s11
 800d00a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d00e:	e715      	b.n	800ce3c <__ieee754_powf+0x1a4>
 800d010:	2601      	movs	r6, #1
 800d012:	e75d      	b.n	800ced0 <__ieee754_powf+0x238>
 800d014:	d152      	bne.n	800d0bc <__ieee754_powf+0x424>
 800d016:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800d0b4 <__ieee754_powf+0x41c>
 800d01a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d01e:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800d022:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d02a:	f73f af29 	bgt.w	800ce80 <__ieee754_powf+0x1e8>
 800d02e:	2386      	movs	r3, #134	@ 0x86
 800d030:	e048      	b.n	800d0c4 <__ieee754_powf+0x42c>
 800d032:	4a21      	ldr	r2, [pc, #132]	@ (800d0b8 <__ieee754_powf+0x420>)
 800d034:	4293      	cmp	r3, r2
 800d036:	d907      	bls.n	800d048 <__ieee754_powf+0x3b0>
 800d038:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d03c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d040:	bf4c      	ite	mi
 800d042:	2001      	movmi	r0, #1
 800d044:	2000      	movpl	r0, #0
 800d046:	e6c7      	b.n	800cdd8 <__ieee754_powf+0x140>
 800d048:	d138      	bne.n	800d0bc <__ieee754_powf+0x424>
 800d04a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d04e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800d052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d056:	dbea      	blt.n	800d02e <__ieee754_powf+0x396>
 800d058:	e7ee      	b.n	800d038 <__ieee754_powf+0x3a0>
 800d05a:	bf00      	nop
 800d05c:	00000000 	.word	0x00000000
 800d060:	3f7ffff3 	.word	0x3f7ffff3
 800d064:	3f800007 	.word	0x3f800007
 800d068:	3eaaaaab 	.word	0x3eaaaaab
 800d06c:	3fb8aa00 	.word	0x3fb8aa00
 800d070:	3fb8aa3b 	.word	0x3fb8aa3b
 800d074:	36eca570 	.word	0x36eca570
 800d078:	4b800000 	.word	0x4b800000
 800d07c:	001cc471 	.word	0x001cc471
 800d080:	005db3d6 	.word	0x005db3d6
 800d084:	0800f75c 	.word	0x0800f75c
 800d088:	fffff000 	.word	0xfffff000
 800d08c:	3e6c3255 	.word	0x3e6c3255
 800d090:	3e53f142 	.word	0x3e53f142
 800d094:	3e8ba305 	.word	0x3e8ba305
 800d098:	3edb6db7 	.word	0x3edb6db7
 800d09c:	3f19999a 	.word	0x3f19999a
 800d0a0:	0800f74c 	.word	0x0800f74c
 800d0a4:	3f76384f 	.word	0x3f76384f
 800d0a8:	3f763800 	.word	0x3f763800
 800d0ac:	369dc3a0 	.word	0x369dc3a0
 800d0b0:	0800f754 	.word	0x0800f754
 800d0b4:	3338aa3c 	.word	0x3338aa3c
 800d0b8:	43160000 	.word	0x43160000
 800d0bc:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800d0c0:	d96f      	bls.n	800d1a2 <__ieee754_powf+0x50a>
 800d0c2:	15db      	asrs	r3, r3, #23
 800d0c4:	3b7e      	subs	r3, #126	@ 0x7e
 800d0c6:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800d0ca:	4118      	asrs	r0, r3
 800d0cc:	4408      	add	r0, r1
 800d0ce:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800d0d2:	4a4e      	ldr	r2, [pc, #312]	@ (800d20c <__ieee754_powf+0x574>)
 800d0d4:	3b7f      	subs	r3, #127	@ 0x7f
 800d0d6:	411a      	asrs	r2, r3
 800d0d8:	4002      	ands	r2, r0
 800d0da:	ee07 2a10 	vmov	s14, r2
 800d0de:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800d0e2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800d0e6:	f1c3 0317 	rsb	r3, r3, #23
 800d0ea:	4118      	asrs	r0, r3
 800d0ec:	2900      	cmp	r1, #0
 800d0ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d0f2:	bfb8      	it	lt
 800d0f4:	4240      	neglt	r0, r0
 800d0f6:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800d0fa:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800d210 <__ieee754_powf+0x578>
 800d0fe:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800d214 <__ieee754_powf+0x57c>
 800d102:	ee16 3a90 	vmov	r3, s13
 800d106:	f36f 030b 	bfc	r3, #0, #12
 800d10a:	ee06 3a90 	vmov	s13, r3
 800d10e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d112:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d116:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800d11a:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800d218 <__ieee754_powf+0x580>
 800d11e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d122:	eee0 7a87 	vfma.f32	s15, s1, s14
 800d126:	eeb0 7a67 	vmov.f32	s14, s15
 800d12a:	eea6 7a86 	vfma.f32	s14, s13, s12
 800d12e:	eef0 5a47 	vmov.f32	s11, s14
 800d132:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800d136:	ee67 6a07 	vmul.f32	s13, s14, s14
 800d13a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800d13e:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800d21c <__ieee754_powf+0x584>
 800d142:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800d220 <__ieee754_powf+0x588>
 800d146:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800d14a:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800d224 <__ieee754_powf+0x58c>
 800d14e:	eee6 5a26 	vfma.f32	s11, s12, s13
 800d152:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800d228 <__ieee754_powf+0x590>
 800d156:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800d15a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d22c <__ieee754_powf+0x594>
 800d15e:	eee6 5a26 	vfma.f32	s11, s12, s13
 800d162:	eeb0 6a47 	vmov.f32	s12, s14
 800d166:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800d16a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800d16e:	ee67 5a06 	vmul.f32	s11, s14, s12
 800d172:	ee36 6a66 	vsub.f32	s12, s12, s13
 800d176:	eee7 7a27 	vfma.f32	s15, s14, s15
 800d17a:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800d17e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d182:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d186:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d18a:	ee10 3a10 	vmov	r3, s0
 800d18e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800d192:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d196:	da06      	bge.n	800d1a6 <__ieee754_powf+0x50e>
 800d198:	f000 f928 	bl	800d3ec <scalbnf>
 800d19c:	ee20 0a08 	vmul.f32	s0, s0, s16
 800d1a0:	e592      	b.n	800ccc8 <__ieee754_powf+0x30>
 800d1a2:	2000      	movs	r0, #0
 800d1a4:	e7a7      	b.n	800d0f6 <__ieee754_powf+0x45e>
 800d1a6:	ee00 3a10 	vmov	s0, r3
 800d1aa:	e7f7      	b.n	800d19c <__ieee754_powf+0x504>
 800d1ac:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d1b0:	e58a      	b.n	800ccc8 <__ieee754_powf+0x30>
 800d1b2:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800d230 <__ieee754_powf+0x598>
 800d1b6:	e587      	b.n	800ccc8 <__ieee754_powf+0x30>
 800d1b8:	eeb0 0a48 	vmov.f32	s0, s16
 800d1bc:	e584      	b.n	800ccc8 <__ieee754_powf+0x30>
 800d1be:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800d1c2:	f43f adbb 	beq.w	800cd3c <__ieee754_powf+0xa4>
 800d1c6:	2502      	movs	r5, #2
 800d1c8:	eeb0 0a48 	vmov.f32	s0, s16
 800d1cc:	f000 f906 	bl	800d3dc <fabsf>
 800d1d0:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800d1d4:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800d1d8:	4647      	mov	r7, r8
 800d1da:	d003      	beq.n	800d1e4 <__ieee754_powf+0x54c>
 800d1dc:	f1b8 0f00 	cmp.w	r8, #0
 800d1e0:	f47f addb 	bne.w	800cd9a <__ieee754_powf+0x102>
 800d1e4:	2c00      	cmp	r4, #0
 800d1e6:	bfbc      	itt	lt
 800d1e8:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800d1ec:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800d1f0:	2e00      	cmp	r6, #0
 800d1f2:	f6bf ad69 	bge.w	800ccc8 <__ieee754_powf+0x30>
 800d1f6:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800d1fa:	ea58 0805 	orrs.w	r8, r8, r5
 800d1fe:	f47f adc7 	bne.w	800cd90 <__ieee754_powf+0xf8>
 800d202:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d206:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800d20a:	e55d      	b.n	800ccc8 <__ieee754_powf+0x30>
 800d20c:	ff800000 	.word	0xff800000
 800d210:	3f317218 	.word	0x3f317218
 800d214:	3f317200 	.word	0x3f317200
 800d218:	35bfbe8c 	.word	0x35bfbe8c
 800d21c:	b5ddea0e 	.word	0xb5ddea0e
 800d220:	3331bb4c 	.word	0x3331bb4c
 800d224:	388ab355 	.word	0x388ab355
 800d228:	bb360b61 	.word	0xbb360b61
 800d22c:	3e2aaaab 	.word	0x3e2aaaab
 800d230:	00000000 	.word	0x00000000

0800d234 <atanf>:
 800d234:	b538      	push	{r3, r4, r5, lr}
 800d236:	ee10 5a10 	vmov	r5, s0
 800d23a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800d23e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800d242:	eef0 7a40 	vmov.f32	s15, s0
 800d246:	d310      	bcc.n	800d26a <atanf+0x36>
 800d248:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800d24c:	d904      	bls.n	800d258 <atanf+0x24>
 800d24e:	ee70 7a00 	vadd.f32	s15, s0, s0
 800d252:	eeb0 0a67 	vmov.f32	s0, s15
 800d256:	bd38      	pop	{r3, r4, r5, pc}
 800d258:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800d390 <atanf+0x15c>
 800d25c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800d394 <atanf+0x160>
 800d260:	2d00      	cmp	r5, #0
 800d262:	bfc8      	it	gt
 800d264:	eef0 7a47 	vmovgt.f32	s15, s14
 800d268:	e7f3      	b.n	800d252 <atanf+0x1e>
 800d26a:	4b4b      	ldr	r3, [pc, #300]	@ (800d398 <atanf+0x164>)
 800d26c:	429c      	cmp	r4, r3
 800d26e:	d810      	bhi.n	800d292 <atanf+0x5e>
 800d270:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800d274:	d20a      	bcs.n	800d28c <atanf+0x58>
 800d276:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800d39c <atanf+0x168>
 800d27a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800d27e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d282:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d28a:	dce2      	bgt.n	800d252 <atanf+0x1e>
 800d28c:	f04f 33ff 	mov.w	r3, #4294967295
 800d290:	e013      	b.n	800d2ba <atanf+0x86>
 800d292:	f000 f8a3 	bl	800d3dc <fabsf>
 800d296:	4b42      	ldr	r3, [pc, #264]	@ (800d3a0 <atanf+0x16c>)
 800d298:	429c      	cmp	r4, r3
 800d29a:	d84f      	bhi.n	800d33c <atanf+0x108>
 800d29c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800d2a0:	429c      	cmp	r4, r3
 800d2a2:	d841      	bhi.n	800d328 <atanf+0xf4>
 800d2a4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800d2a8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d2ac:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d2b6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d2ba:	1c5a      	adds	r2, r3, #1
 800d2bc:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800d2c0:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800d3a4 <atanf+0x170>
 800d2c4:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800d3a8 <atanf+0x174>
 800d2c8:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800d3ac <atanf+0x178>
 800d2cc:	ee66 6a06 	vmul.f32	s13, s12, s12
 800d2d0:	eee6 5a87 	vfma.f32	s11, s13, s14
 800d2d4:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800d3b0 <atanf+0x17c>
 800d2d8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d2dc:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800d3b4 <atanf+0x180>
 800d2e0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d2e4:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800d3b8 <atanf+0x184>
 800d2e8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d2ec:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800d3bc <atanf+0x188>
 800d2f0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d2f4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800d3c0 <atanf+0x18c>
 800d2f8:	eea6 5a87 	vfma.f32	s10, s13, s14
 800d2fc:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800d3c4 <atanf+0x190>
 800d300:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d304:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800d3c8 <atanf+0x194>
 800d308:	eea7 5a26 	vfma.f32	s10, s14, s13
 800d30c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800d3cc <atanf+0x198>
 800d310:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d314:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d318:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d31c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d320:	d121      	bne.n	800d366 <atanf+0x132>
 800d322:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d326:	e794      	b.n	800d252 <atanf+0x1e>
 800d328:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d32c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d330:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d334:	2301      	movs	r3, #1
 800d336:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d33a:	e7be      	b.n	800d2ba <atanf+0x86>
 800d33c:	4b24      	ldr	r3, [pc, #144]	@ (800d3d0 <atanf+0x19c>)
 800d33e:	429c      	cmp	r4, r3
 800d340:	d80b      	bhi.n	800d35a <atanf+0x126>
 800d342:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800d346:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d34a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d34e:	2302      	movs	r3, #2
 800d350:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d354:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d358:	e7af      	b.n	800d2ba <atanf+0x86>
 800d35a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d35e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d362:	2303      	movs	r3, #3
 800d364:	e7a9      	b.n	800d2ba <atanf+0x86>
 800d366:	4a1b      	ldr	r2, [pc, #108]	@ (800d3d4 <atanf+0x1a0>)
 800d368:	491b      	ldr	r1, [pc, #108]	@ (800d3d8 <atanf+0x1a4>)
 800d36a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d36e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d372:	edd3 6a00 	vldr	s13, [r3]
 800d376:	ee37 7a66 	vsub.f32	s14, s14, s13
 800d37a:	2d00      	cmp	r5, #0
 800d37c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d380:	edd2 7a00 	vldr	s15, [r2]
 800d384:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d388:	bfb8      	it	lt
 800d38a:	eef1 7a67 	vneglt.f32	s15, s15
 800d38e:	e760      	b.n	800d252 <atanf+0x1e>
 800d390:	bfc90fdb 	.word	0xbfc90fdb
 800d394:	3fc90fdb 	.word	0x3fc90fdb
 800d398:	3edfffff 	.word	0x3edfffff
 800d39c:	7149f2ca 	.word	0x7149f2ca
 800d3a0:	3f97ffff 	.word	0x3f97ffff
 800d3a4:	3c8569d7 	.word	0x3c8569d7
 800d3a8:	3d4bda59 	.word	0x3d4bda59
 800d3ac:	bd6ef16b 	.word	0xbd6ef16b
 800d3b0:	3d886b35 	.word	0x3d886b35
 800d3b4:	3dba2e6e 	.word	0x3dba2e6e
 800d3b8:	3e124925 	.word	0x3e124925
 800d3bc:	3eaaaaab 	.word	0x3eaaaaab
 800d3c0:	bd15a221 	.word	0xbd15a221
 800d3c4:	bd9d8795 	.word	0xbd9d8795
 800d3c8:	bde38e38 	.word	0xbde38e38
 800d3cc:	be4ccccd 	.word	0xbe4ccccd
 800d3d0:	401bffff 	.word	0x401bffff
 800d3d4:	0800f774 	.word	0x0800f774
 800d3d8:	0800f764 	.word	0x0800f764

0800d3dc <fabsf>:
 800d3dc:	ee10 3a10 	vmov	r3, s0
 800d3e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d3e4:	ee00 3a10 	vmov	s0, r3
 800d3e8:	4770      	bx	lr
	...

0800d3ec <scalbnf>:
 800d3ec:	ee10 3a10 	vmov	r3, s0
 800d3f0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800d3f4:	d02b      	beq.n	800d44e <scalbnf+0x62>
 800d3f6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800d3fa:	d302      	bcc.n	800d402 <scalbnf+0x16>
 800d3fc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d400:	4770      	bx	lr
 800d402:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800d406:	d123      	bne.n	800d450 <scalbnf+0x64>
 800d408:	4b24      	ldr	r3, [pc, #144]	@ (800d49c <scalbnf+0xb0>)
 800d40a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800d4a0 <scalbnf+0xb4>
 800d40e:	4298      	cmp	r0, r3
 800d410:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d414:	db17      	blt.n	800d446 <scalbnf+0x5a>
 800d416:	ee10 3a10 	vmov	r3, s0
 800d41a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d41e:	3a19      	subs	r2, #25
 800d420:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800d424:	4288      	cmp	r0, r1
 800d426:	dd15      	ble.n	800d454 <scalbnf+0x68>
 800d428:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800d4a4 <scalbnf+0xb8>
 800d42c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800d4a8 <scalbnf+0xbc>
 800d430:	ee10 3a10 	vmov	r3, s0
 800d434:	eeb0 7a67 	vmov.f32	s14, s15
 800d438:	2b00      	cmp	r3, #0
 800d43a:	bfb8      	it	lt
 800d43c:	eef0 7a66 	vmovlt.f32	s15, s13
 800d440:	ee27 0a87 	vmul.f32	s0, s15, s14
 800d444:	4770      	bx	lr
 800d446:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d4ac <scalbnf+0xc0>
 800d44a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d44e:	4770      	bx	lr
 800d450:	0dd2      	lsrs	r2, r2, #23
 800d452:	e7e5      	b.n	800d420 <scalbnf+0x34>
 800d454:	4410      	add	r0, r2
 800d456:	28fe      	cmp	r0, #254	@ 0xfe
 800d458:	dce6      	bgt.n	800d428 <scalbnf+0x3c>
 800d45a:	2800      	cmp	r0, #0
 800d45c:	dd06      	ble.n	800d46c <scalbnf+0x80>
 800d45e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d462:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d466:	ee00 3a10 	vmov	s0, r3
 800d46a:	4770      	bx	lr
 800d46c:	f110 0f16 	cmn.w	r0, #22
 800d470:	da09      	bge.n	800d486 <scalbnf+0x9a>
 800d472:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800d4ac <scalbnf+0xc0>
 800d476:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800d4b0 <scalbnf+0xc4>
 800d47a:	ee10 3a10 	vmov	r3, s0
 800d47e:	eeb0 7a67 	vmov.f32	s14, s15
 800d482:	2b00      	cmp	r3, #0
 800d484:	e7d9      	b.n	800d43a <scalbnf+0x4e>
 800d486:	3019      	adds	r0, #25
 800d488:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d48c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d490:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800d4b4 <scalbnf+0xc8>
 800d494:	ee07 3a90 	vmov	s15, r3
 800d498:	e7d7      	b.n	800d44a <scalbnf+0x5e>
 800d49a:	bf00      	nop
 800d49c:	ffff3cb0 	.word	0xffff3cb0
 800d4a0:	4c000000 	.word	0x4c000000
 800d4a4:	7149f2ca 	.word	0x7149f2ca
 800d4a8:	f149f2ca 	.word	0xf149f2ca
 800d4ac:	0da24260 	.word	0x0da24260
 800d4b0:	8da24260 	.word	0x8da24260
 800d4b4:	33000000 	.word	0x33000000

0800d4b8 <with_errnof>:
 800d4b8:	b510      	push	{r4, lr}
 800d4ba:	ed2d 8b02 	vpush	{d8}
 800d4be:	eeb0 8a40 	vmov.f32	s16, s0
 800d4c2:	4604      	mov	r4, r0
 800d4c4:	f7fd f93a 	bl	800a73c <__errno>
 800d4c8:	eeb0 0a48 	vmov.f32	s0, s16
 800d4cc:	ecbd 8b02 	vpop	{d8}
 800d4d0:	6004      	str	r4, [r0, #0]
 800d4d2:	bd10      	pop	{r4, pc}

0800d4d4 <xflowf>:
 800d4d4:	b130      	cbz	r0, 800d4e4 <xflowf+0x10>
 800d4d6:	eef1 7a40 	vneg.f32	s15, s0
 800d4da:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d4de:	2022      	movs	r0, #34	@ 0x22
 800d4e0:	f7ff bfea 	b.w	800d4b8 <with_errnof>
 800d4e4:	eef0 7a40 	vmov.f32	s15, s0
 800d4e8:	e7f7      	b.n	800d4da <xflowf+0x6>
	...

0800d4ec <__math_uflowf>:
 800d4ec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d4f4 <__math_uflowf+0x8>
 800d4f0:	f7ff bff0 	b.w	800d4d4 <xflowf>
 800d4f4:	10000000 	.word	0x10000000

0800d4f8 <__math_oflowf>:
 800d4f8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d500 <__math_oflowf+0x8>
 800d4fc:	f7ff bfea 	b.w	800d4d4 <xflowf>
 800d500:	70000000 	.word	0x70000000

0800d504 <_init>:
 800d504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d506:	bf00      	nop
 800d508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d50a:	bc08      	pop	{r3}
 800d50c:	469e      	mov	lr, r3
 800d50e:	4770      	bx	lr

0800d510 <_fini>:
 800d510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d512:	bf00      	nop
 800d514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d516:	bc08      	pop	{r3}
 800d518:	469e      	mov	lr, r3
 800d51a:	4770      	bx	lr
