{"vcs1":{"timestamp_begin":1681484013.054539275, "rt":1.28, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681484014.364829427, "rt":1.05, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681484015.434212624, "rt":0.89, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681484012.759075644}
{"VCS_COMP_START_TIME": 1681484012.759075644}
{"VCS_COMP_END_TIME": 1681484016.979458494}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338280}}
{"stitch_vcselab": {"peak_mem": 222680}}
