

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Mon Oct 21 23:42:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab7_2
* Solution:       solution3
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.216|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|   52|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   50|   50|         6|          5|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in1) nounwind, !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in2) nounwind, !map !13"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !17"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.66ns)   --->   "br label %1" [source/lab7_z2.c:3]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %L1 ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.44ns)   --->   "%icmp_ln3 = icmp eq i4 %i_0, -6" [source/lab7_z2.c:3]   --->   Operation 15 'icmp' 'icmp_ln3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.77ns)   --->   "%i = add i4 %i_0, 1" [source/lab7_z2.c:3]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln3, label %2, label %L1" [source/lab7_z2.c:3]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [source/lab7_z2.c:5]   --->   Operation 19 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i7 %tmp_1 to i8" [source/lab7_z2.c:5]   --->   Operation 20 'zext' 'zext_ln5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [source/lab7_z2.c:5]   --->   Operation 21 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %tmp_2 to i8" [source/lab7_z2.c:5]   --->   Operation 22 'zext' 'zext_ln5_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.03ns)   --->   "%add_ln5_10 = add i8 %zext_ln5_1, %zext_ln5" [source/lab7_z2.c:5]   --->   Operation 23 'add' 'add_ln5_10' <Predicate = (!icmp_ln3)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln5_2 = zext i8 %add_ln5_10 to i64" [source/lab7_z2.c:5]   --->   Operation 24 'zext' 'zext_ln5_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in1_addr = getelementptr [100 x i32]* %in1, i64 0, i64 %zext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 25 'getelementptr' 'in1_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln5 = or i8 %add_ln5_10, 1" [source/lab7_z2.c:5]   --->   Operation 26 'or' 'or_ln5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln5_3 = zext i8 %or_ln5 to i64" [source/lab7_z2.c:5]   --->   Operation 27 'zext' 'zext_ln5_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%in1_addr_1 = getelementptr [100 x i32]* %in1, i64 0, i64 %zext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 28 'getelementptr' 'in1_addr_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%in2_addr = getelementptr [100 x i32]* %in2, i64 0, i64 %zext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 29 'getelementptr' 'in2_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%in2_addr_1 = getelementptr [100 x i32]* %in2, i64 0, i64 %zext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 30 'getelementptr' 'in2_addr_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%in1_load = load i32* %in1_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 31 'load' 'in1_load' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%in2_load = load i32* %in2_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 32 'load' 'in2_load' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%in1_load_1 = load i32* %in1_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 33 'load' 'in1_load_1' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%in2_load_1 = load i32* %in2_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 34 'load' 'in2_load_1' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 9.21>
ST_3 : Operation 35 [1/1] (2.11ns)   --->   "%add_ln5_11 = add i8 %add_ln5_10, 2" [source/lab7_z2.c:5]   --->   Operation 35 'add' 'add_ln5_11' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i8 %add_ln5_11 to i64" [source/lab7_z2.c:5]   --->   Operation 36 'sext' 'sext_ln5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%in1_addr_2 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5" [source/lab7_z2.c:5]   --->   Operation 37 'getelementptr' 'in1_addr_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.11ns)   --->   "%add_ln5_12 = add i8 %add_ln5_10, 3" [source/lab7_z2.c:5]   --->   Operation 38 'add' 'add_ln5_12' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i8 %add_ln5_12 to i64" [source/lab7_z2.c:5]   --->   Operation 39 'sext' 'sext_ln5_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%in1_addr_3 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_1" [source/lab7_z2.c:5]   --->   Operation 40 'getelementptr' 'in1_addr_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%in2_addr_2 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5" [source/lab7_z2.c:5]   --->   Operation 41 'getelementptr' 'in2_addr_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%in2_addr_3 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_1" [source/lab7_z2.c:5]   --->   Operation 42 'getelementptr' 'in2_addr_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 43 'getelementptr' 'out_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 44 'getelementptr' 'out_addr_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%in1_load = load i32* %in1_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 45 'load' 'in1_load' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%in2_load = load i32* %in2_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 46 'load' 'in2_load' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 47 [1/1] (2.70ns)   --->   "%add_ln5 = add nsw i32 %in2_load, %in1_load" [source/lab7_z2.c:5]   --->   Operation 47 'add' 'add_ln5' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "store i32 %add_ln5, i32* %out_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 48 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%in1_load_1 = load i32* %in1_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 49 'load' 'in1_load_1' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%in2_load_1 = load i32* %in2_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 50 'load' 'in2_load_1' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 51 [1/1] (2.70ns)   --->   "%add_ln5_1 = add nsw i32 %in2_load_1, %in1_load_1" [source/lab7_z2.c:5]   --->   Operation 51 'add' 'add_ln5_1' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (3.25ns)   --->   "store i32 %add_ln5_1, i32* %out_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 52 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%in1_load_2 = load i32* %in1_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 53 'load' 'in1_load_2' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%in2_load_2 = load i32* %in2_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 54 'load' 'in2_load_2' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%in1_load_3 = load i32* %in1_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 55 'load' 'in1_load_3' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 56 [2/2] (3.25ns)   --->   "%in2_load_3 = load i32* %in2_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 56 'load' 'in2_load_3' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 9.21>
ST_4 : Operation 57 [1/1] (2.11ns)   --->   "%add_ln5_13 = add i8 %add_ln5_10, 4" [source/lab7_z2.c:5]   --->   Operation 57 'add' 'add_ln5_13' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln5_2 = sext i8 %add_ln5_13 to i64" [source/lab7_z2.c:5]   --->   Operation 58 'sext' 'sext_ln5_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%in1_addr_4 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 59 'getelementptr' 'in1_addr_4' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.11ns)   --->   "%add_ln5_14 = add i8 %add_ln5_10, 5" [source/lab7_z2.c:5]   --->   Operation 60 'add' 'add_ln5_14' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln5_3 = sext i8 %add_ln5_14 to i64" [source/lab7_z2.c:5]   --->   Operation 61 'sext' 'sext_ln5_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%in1_addr_5 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 62 'getelementptr' 'in1_addr_5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%in2_addr_4 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 63 'getelementptr' 'in2_addr_4' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%in2_addr_5 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 64 'getelementptr' 'in2_addr_5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5" [source/lab7_z2.c:5]   --->   Operation 65 'getelementptr' 'out_addr_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%out_addr_3 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_1" [source/lab7_z2.c:5]   --->   Operation 66 'getelementptr' 'out_addr_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (3.25ns)   --->   "%in1_load_2 = load i32* %in1_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 67 'load' 'in1_load_2' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 68 [1/2] (3.25ns)   --->   "%in2_load_2 = load i32* %in2_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 68 'load' 'in2_load_2' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 69 [1/1] (2.70ns)   --->   "%add_ln5_2 = add nsw i32 %in2_load_2, %in1_load_2" [source/lab7_z2.c:5]   --->   Operation 69 'add' 'add_ln5_2' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (3.25ns)   --->   "store i32 %add_ln5_2, i32* %out_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 70 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%in1_load_3 = load i32* %in1_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 71 'load' 'in1_load_3' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%in2_load_3 = load i32* %in2_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 72 'load' 'in2_load_3' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 73 [1/1] (2.70ns)   --->   "%add_ln5_3 = add nsw i32 %in2_load_3, %in1_load_3" [source/lab7_z2.c:5]   --->   Operation 73 'add' 'add_ln5_3' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (3.25ns)   --->   "store i32 %add_ln5_3, i32* %out_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 74 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%in1_load_4 = load i32* %in1_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 75 'load' 'in1_load_4' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%in2_load_4 = load i32* %in2_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 76 'load' 'in2_load_4' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%in1_load_5 = load i32* %in1_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 77 'load' 'in1_load_5' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%in2_load_5 = load i32* %in2_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 78 'load' 'in2_load_5' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 9.21>
ST_5 : Operation 79 [1/1] (2.11ns)   --->   "%add_ln5_15 = add i8 %add_ln5_10, 6" [source/lab7_z2.c:5]   --->   Operation 79 'add' 'add_ln5_15' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln5_4 = sext i8 %add_ln5_15 to i64" [source/lab7_z2.c:5]   --->   Operation 80 'sext' 'sext_ln5_4' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%in1_addr_6 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_4" [source/lab7_z2.c:5]   --->   Operation 81 'getelementptr' 'in1_addr_6' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (2.11ns)   --->   "%add_ln5_16 = add i8 %add_ln5_10, 7" [source/lab7_z2.c:5]   --->   Operation 82 'add' 'add_ln5_16' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln5_5 = sext i8 %add_ln5_16 to i64" [source/lab7_z2.c:5]   --->   Operation 83 'sext' 'sext_ln5_5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%in1_addr_7 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_5" [source/lab7_z2.c:5]   --->   Operation 84 'getelementptr' 'in1_addr_7' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%in2_addr_6 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_4" [source/lab7_z2.c:5]   --->   Operation 85 'getelementptr' 'in2_addr_6' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%in2_addr_7 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_5" [source/lab7_z2.c:5]   --->   Operation 86 'getelementptr' 'in2_addr_7' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%out_addr_4 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 87 'getelementptr' 'out_addr_4' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%out_addr_5 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 88 'getelementptr' 'out_addr_5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%in1_load_4 = load i32* %in1_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 89 'load' 'in1_load_4' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%in2_load_4 = load i32* %in2_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 90 'load' 'in2_load_4' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 91 [1/1] (2.70ns)   --->   "%add_ln5_4 = add nsw i32 %in2_load_4, %in1_load_4" [source/lab7_z2.c:5]   --->   Operation 91 'add' 'add_ln5_4' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (3.25ns)   --->   "store i32 %add_ln5_4, i32* %out_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 92 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%in1_load_5 = load i32* %in1_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 93 'load' 'in1_load_5' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 94 [1/2] (3.25ns)   --->   "%in2_load_5 = load i32* %in2_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 94 'load' 'in2_load_5' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 95 [1/1] (2.70ns)   --->   "%add_ln5_5 = add nsw i32 %in2_load_5, %in1_load_5" [source/lab7_z2.c:5]   --->   Operation 95 'add' 'add_ln5_5' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (3.25ns)   --->   "store i32 %add_ln5_5, i32* %out_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 96 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 97 [2/2] (3.25ns)   --->   "%in1_load_6 = load i32* %in1_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 97 'load' 'in1_load_6' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 98 [2/2] (3.25ns)   --->   "%in2_load_6 = load i32* %in2_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 98 'load' 'in2_load_6' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 99 [2/2] (3.25ns)   --->   "%in1_load_7 = load i32* %in1_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 99 'load' 'in1_load_7' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 100 [2/2] (3.25ns)   --->   "%in2_load_7 = load i32* %in2_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 100 'load' 'in2_load_7' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 9.21>
ST_6 : Operation 101 [1/1] (2.11ns)   --->   "%add_ln5_17 = add i8 %add_ln5_10, 8" [source/lab7_z2.c:5]   --->   Operation 101 'add' 'add_ln5_17' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln5_6 = sext i8 %add_ln5_17 to i64" [source/lab7_z2.c:5]   --->   Operation 102 'sext' 'sext_ln5_6' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%in1_addr_8 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_6" [source/lab7_z2.c:5]   --->   Operation 103 'getelementptr' 'in1_addr_8' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (2.11ns)   --->   "%add_ln5_18 = add i8 %add_ln5_10, 9" [source/lab7_z2.c:5]   --->   Operation 104 'add' 'add_ln5_18' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln5_7 = sext i8 %add_ln5_18 to i64" [source/lab7_z2.c:5]   --->   Operation 105 'sext' 'sext_ln5_7' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%in1_addr_9 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_7" [source/lab7_z2.c:5]   --->   Operation 106 'getelementptr' 'in1_addr_9' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%in2_addr_8 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_6" [source/lab7_z2.c:5]   --->   Operation 107 'getelementptr' 'in2_addr_8' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%in2_addr_9 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_7" [source/lab7_z2.c:5]   --->   Operation 108 'getelementptr' 'in2_addr_9' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%out_addr_6 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_4" [source/lab7_z2.c:5]   --->   Operation 109 'getelementptr' 'out_addr_6' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%out_addr_7 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_5" [source/lab7_z2.c:5]   --->   Operation 110 'getelementptr' 'out_addr_7' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 111 [1/2] (3.25ns)   --->   "%in1_load_6 = load i32* %in1_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 111 'load' 'in1_load_6' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 112 [1/2] (3.25ns)   --->   "%in2_load_6 = load i32* %in2_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 112 'load' 'in2_load_6' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 113 [1/1] (2.70ns)   --->   "%add_ln5_6 = add nsw i32 %in2_load_6, %in1_load_6" [source/lab7_z2.c:5]   --->   Operation 113 'add' 'add_ln5_6' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (3.25ns)   --->   "store i32 %add_ln5_6, i32* %out_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 114 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 115 [1/2] (3.25ns)   --->   "%in1_load_7 = load i32* %in1_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 115 'load' 'in1_load_7' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 116 [1/2] (3.25ns)   --->   "%in2_load_7 = load i32* %in2_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 116 'load' 'in2_load_7' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 117 [1/1] (2.70ns)   --->   "%add_ln5_7 = add nsw i32 %in2_load_7, %in1_load_7" [source/lab7_z2.c:5]   --->   Operation 117 'add' 'add_ln5_7' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (3.25ns)   --->   "store i32 %add_ln5_7, i32* %out_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 118 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 119 [2/2] (3.25ns)   --->   "%in1_load_8 = load i32* %in1_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 119 'load' 'in1_load_8' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 120 [2/2] (3.25ns)   --->   "%in2_load_8 = load i32* %in2_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 120 'load' 'in2_load_8' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 121 [2/2] (3.25ns)   --->   "%in1_load_9 = load i32* %in1_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 121 'load' 'in1_load_9' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 122 [2/2] (3.25ns)   --->   "%in2_load_9 = load i32* %in2_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 122 'load' 'in2_load_9' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 9.21>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str) nounwind" [source/lab7_z2.c:3]   --->   Operation 123 'specloopname' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str) nounwind" [source/lab7_z2.c:3]   --->   Operation 124 'specregionbegin' 'tmp' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [source/lab7_z2.c:4]   --->   Operation 125 'specpipeline' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%out_addr_8 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_6" [source/lab7_z2.c:5]   --->   Operation 126 'getelementptr' 'out_addr_8' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%out_addr_9 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_7" [source/lab7_z2.c:5]   --->   Operation 127 'getelementptr' 'out_addr_9' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 128 [1/2] (3.25ns)   --->   "%in1_load_8 = load i32* %in1_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 128 'load' 'in1_load_8' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 129 [1/2] (3.25ns)   --->   "%in2_load_8 = load i32* %in2_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 129 'load' 'in2_load_8' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 130 [1/1] (2.70ns)   --->   "%add_ln5_8 = add nsw i32 %in2_load_8, %in1_load_8" [source/lab7_z2.c:5]   --->   Operation 130 'add' 'add_ln5_8' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (3.25ns)   --->   "store i32 %add_ln5_8, i32* %out_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 131 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 132 [1/2] (3.25ns)   --->   "%in1_load_9 = load i32* %in1_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 132 'load' 'in1_load_9' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 133 [1/2] (3.25ns)   --->   "%in2_load_9 = load i32* %in2_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 133 'load' 'in2_load_9' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 134 [1/1] (2.70ns)   --->   "%add_ln5_9 = add nsw i32 %in2_load_9, %in1_load_9" [source/lab7_z2.c:5]   --->   Operation 134 'add' 'add_ln5_9' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (3.25ns)   --->   "store i32 %add_ln5_9, i32* %out_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 135 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str, i32 %tmp) nounwind" [source/lab7_z2.c:7]   --->   Operation 136 'specregionend' 'empty_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "br label %1" [source/lab7_z2.c:3]   --->   Operation 137 'br' <Predicate = (!icmp_ln3)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "ret void" [source/lab7_z2.c:8]   --->   Operation 138 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000]
br_ln3            (br               ) [ 011111110]
i_0               (phi              ) [ 001000000]
icmp_ln3          (icmp             ) [ 001111110]
empty             (speclooptripcount) [ 000000000]
i                 (add              ) [ 011111110]
br_ln3            (br               ) [ 000000000]
tmp_1             (bitconcatenate   ) [ 000000000]
zext_ln5          (zext             ) [ 000000000]
tmp_2             (bitconcatenate   ) [ 000000000]
zext_ln5_1        (zext             ) [ 000000000]
add_ln5_10        (add              ) [ 000111100]
zext_ln5_2        (zext             ) [ 000100000]
in1_addr          (getelementptr    ) [ 000100000]
or_ln5            (or               ) [ 000000000]
zext_ln5_3        (zext             ) [ 000100000]
in1_addr_1        (getelementptr    ) [ 000100000]
in2_addr          (getelementptr    ) [ 000100000]
in2_addr_1        (getelementptr    ) [ 000100000]
add_ln5_11        (add              ) [ 000000000]
sext_ln5          (sext             ) [ 000010000]
in1_addr_2        (getelementptr    ) [ 000010000]
add_ln5_12        (add              ) [ 000000000]
sext_ln5_1        (sext             ) [ 000010000]
in1_addr_3        (getelementptr    ) [ 000010000]
in2_addr_2        (getelementptr    ) [ 000010000]
in2_addr_3        (getelementptr    ) [ 000010000]
out_addr          (getelementptr    ) [ 000000000]
out_addr_1        (getelementptr    ) [ 000000000]
in1_load          (load             ) [ 000000000]
in2_load          (load             ) [ 000000000]
add_ln5           (add              ) [ 000000000]
store_ln5         (store            ) [ 000000000]
in1_load_1        (load             ) [ 000000000]
in2_load_1        (load             ) [ 000000000]
add_ln5_1         (add              ) [ 000000000]
store_ln5         (store            ) [ 000000000]
add_ln5_13        (add              ) [ 000000000]
sext_ln5_2        (sext             ) [ 000001000]
in1_addr_4        (getelementptr    ) [ 000001000]
add_ln5_14        (add              ) [ 000000000]
sext_ln5_3        (sext             ) [ 000001000]
in1_addr_5        (getelementptr    ) [ 000001000]
in2_addr_4        (getelementptr    ) [ 000001000]
in2_addr_5        (getelementptr    ) [ 000001000]
out_addr_2        (getelementptr    ) [ 000000000]
out_addr_3        (getelementptr    ) [ 000000000]
in1_load_2        (load             ) [ 000000000]
in2_load_2        (load             ) [ 000000000]
add_ln5_2         (add              ) [ 000000000]
store_ln5         (store            ) [ 000000000]
in1_load_3        (load             ) [ 000000000]
in2_load_3        (load             ) [ 000000000]
add_ln5_3         (add              ) [ 000000000]
store_ln5         (store            ) [ 000000000]
add_ln5_15        (add              ) [ 000000000]
sext_ln5_4        (sext             ) [ 000000100]
in1_addr_6        (getelementptr    ) [ 000000100]
add_ln5_16        (add              ) [ 000000000]
sext_ln5_5        (sext             ) [ 000000100]
in1_addr_7        (getelementptr    ) [ 000000100]
in2_addr_6        (getelementptr    ) [ 000000100]
in2_addr_7        (getelementptr    ) [ 000000100]
out_addr_4        (getelementptr    ) [ 000000000]
out_addr_5        (getelementptr    ) [ 000000000]
in1_load_4        (load             ) [ 000000000]
in2_load_4        (load             ) [ 000000000]
add_ln5_4         (add              ) [ 000000000]
store_ln5         (store            ) [ 000000000]
in1_load_5        (load             ) [ 000000000]
in2_load_5        (load             ) [ 000000000]
add_ln5_5         (add              ) [ 000000000]
store_ln5         (store            ) [ 000000000]
add_ln5_17        (add              ) [ 000000000]
sext_ln5_6        (sext             ) [ 001000010]
in1_addr_8        (getelementptr    ) [ 001000010]
add_ln5_18        (add              ) [ 000000000]
sext_ln5_7        (sext             ) [ 001000010]
in1_addr_9        (getelementptr    ) [ 001000010]
in2_addr_8        (getelementptr    ) [ 001000010]
in2_addr_9        (getelementptr    ) [ 001000010]
out_addr_6        (getelementptr    ) [ 000000000]
out_addr_7        (getelementptr    ) [ 000000000]
in1_load_6        (load             ) [ 000000000]
in2_load_6        (load             ) [ 000000000]
add_ln5_6         (add              ) [ 000000000]
store_ln5         (store            ) [ 000000000]
in1_load_7        (load             ) [ 000000000]
in2_load_7        (load             ) [ 000000000]
add_ln5_7         (add              ) [ 000000000]
store_ln5         (store            ) [ 000000000]
specloopname_ln3  (specloopname     ) [ 000000000]
tmp               (specregionbegin  ) [ 000000000]
specpipeline_ln4  (specpipeline     ) [ 000000000]
out_addr_8        (getelementptr    ) [ 000000000]
out_addr_9        (getelementptr    ) [ 000000000]
in1_load_8        (load             ) [ 000000000]
in2_load_8        (load             ) [ 000000000]
add_ln5_8         (add              ) [ 000000000]
store_ln5         (store            ) [ 000000000]
in1_load_9        (load             ) [ 000000000]
in2_load_9        (load             ) [ 000000000]
add_ln5_9         (add              ) [ 000000000]
store_ln5         (store            ) [ 000000000]
empty_2           (specregionend    ) [ 000000000]
br_ln3            (br               ) [ 011111110]
ret_ln8           (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="foo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="in1_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="in1_addr_1_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr_1/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="in2_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="in2_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="8" slack="0"/>
<pin id="93" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
<pin id="111" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_load/2 in1_load_1/2 in1_load_2/3 in1_load_3/3 in1_load_4/4 in1_load_5/4 in1_load_6/5 in1_load_7/5 in1_load_8/6 in1_load_9/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="113" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="114" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
<pin id="116" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in2_load/2 in2_load_1/2 in2_load_2/3 in2_load_3/3 in2_load_4/4 in2_load_5/4 in2_load_6/5 in2_load_7/5 in2_load_8/6 in2_load_9/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in1_addr_2_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr_2/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="in1_addr_3_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr_3/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in2_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr_2/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="in2_addr_3_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr_3/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="out_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="1"/>
<pin id="150" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="out_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="8" slack="1"/>
<pin id="157" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="0"/>
<pin id="166" dir="0" index="4" bw="7" slack="0"/>
<pin id="167" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="169" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/3 store_ln5/3 store_ln5/4 store_ln5/4 store_ln5/5 store_ln5/5 store_ln5/6 store_ln5/6 store_ln5/7 store_ln5/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="in1_addr_4_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr_4/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="in1_addr_5_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr_5/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="in2_addr_4_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr_4/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="in2_addr_5_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr_5/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="out_addr_2_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="1"/>
<pin id="207" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="out_addr_3_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="1"/>
<pin id="214" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_3/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="in1_addr_6_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr_6/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="in1_addr_7_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="8" slack="0"/>
<pin id="234" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr_7/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="in2_addr_6_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr_6/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="in2_addr_7_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr_7/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="out_addr_4_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="1"/>
<pin id="255" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_4/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="out_addr_5_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="8" slack="1"/>
<pin id="262" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_5/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="in1_addr_8_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr_8/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="in1_addr_9_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr_9/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="in2_addr_8_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="8" slack="0"/>
<pin id="289" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr_8/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="in2_addr_9_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="8" slack="0"/>
<pin id="296" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr_9/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="out_addr_6_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="8" slack="1"/>
<pin id="303" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_6/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="out_addr_7_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="1"/>
<pin id="310" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_7/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="out_addr_8_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="8" slack="1"/>
<pin id="323" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_8/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="out_addr_9_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="8" slack="1"/>
<pin id="330" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_9/7 "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_0_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="1"/>
<pin id="337" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="i_0_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/3 add_ln5_2/4 add_ln5_4/5 add_ln5_6/6 add_ln5_8/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_1/3 add_ln5_3/4 add_ln5_5/5 add_ln5_7/6 add_ln5_9/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="4" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="0" index="1" bw="4" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln5_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_1/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln5_10_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="0"/>
<pin id="399" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_10/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln5_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_2/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="or_ln5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln5/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln5_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_3/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln5_11_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="0" index="1" bw="3" slack="0"/>
<pin id="423" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_11/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sext_ln5_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln5_12_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="1"/>
<pin id="433" dir="0" index="1" bw="3" slack="0"/>
<pin id="434" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_12/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln5_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_1/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln5_13_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="2"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_13/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sext_ln5_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_2/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln5_14_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="2"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_14/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln5_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_3/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln5_15_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="3"/>
<pin id="466" dir="0" index="1" bw="4" slack="0"/>
<pin id="467" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_15/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln5_4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_4/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln5_16_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="3"/>
<pin id="477" dir="0" index="1" bw="4" slack="0"/>
<pin id="478" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_16/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln5_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_5/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln5_17_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="4"/>
<pin id="488" dir="0" index="1" bw="5" slack="0"/>
<pin id="489" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_17/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln5_6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_6/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln5_18_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="4"/>
<pin id="499" dir="0" index="1" bw="5" slack="0"/>
<pin id="500" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_18/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln5_7_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_7/6 "/>
</bind>
</comp>

<comp id="508" class="1005" name="icmp_ln3_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln3 "/>
</bind>
</comp>

<comp id="512" class="1005" name="i_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="517" class="1005" name="add_ln5_10_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_10 "/>
</bind>
</comp>

<comp id="529" class="1005" name="zext_ln5_2_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="1"/>
<pin id="531" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln5_2 "/>
</bind>
</comp>

<comp id="534" class="1005" name="in1_addr_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="1"/>
<pin id="536" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr "/>
</bind>
</comp>

<comp id="539" class="1005" name="zext_ln5_3_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="1"/>
<pin id="541" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln5_3 "/>
</bind>
</comp>

<comp id="544" class="1005" name="in1_addr_1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="1"/>
<pin id="546" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="in2_addr_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="7" slack="1"/>
<pin id="551" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr "/>
</bind>
</comp>

<comp id="554" class="1005" name="in2_addr_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="1"/>
<pin id="556" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr_1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="sext_ln5_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5 "/>
</bind>
</comp>

<comp id="564" class="1005" name="in1_addr_2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="7" slack="1"/>
<pin id="566" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr_2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="sext_ln5_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="1"/>
<pin id="571" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="in1_addr_3_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="1"/>
<pin id="576" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr_3 "/>
</bind>
</comp>

<comp id="579" class="1005" name="in2_addr_2_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="7" slack="1"/>
<pin id="581" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr_2 "/>
</bind>
</comp>

<comp id="584" class="1005" name="in2_addr_3_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="7" slack="1"/>
<pin id="586" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr_3 "/>
</bind>
</comp>

<comp id="589" class="1005" name="sext_ln5_2_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="1"/>
<pin id="591" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_2 "/>
</bind>
</comp>

<comp id="594" class="1005" name="in1_addr_4_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="1"/>
<pin id="596" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr_4 "/>
</bind>
</comp>

<comp id="599" class="1005" name="sext_ln5_3_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="1"/>
<pin id="601" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_3 "/>
</bind>
</comp>

<comp id="604" class="1005" name="in1_addr_5_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="1"/>
<pin id="606" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr_5 "/>
</bind>
</comp>

<comp id="609" class="1005" name="in2_addr_4_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="1"/>
<pin id="611" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr_4 "/>
</bind>
</comp>

<comp id="614" class="1005" name="in2_addr_5_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="7" slack="1"/>
<pin id="616" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr_5 "/>
</bind>
</comp>

<comp id="619" class="1005" name="sext_ln5_4_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_4 "/>
</bind>
</comp>

<comp id="624" class="1005" name="in1_addr_6_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="1"/>
<pin id="626" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr_6 "/>
</bind>
</comp>

<comp id="629" class="1005" name="sext_ln5_5_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="1"/>
<pin id="631" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_5 "/>
</bind>
</comp>

<comp id="634" class="1005" name="in1_addr_7_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="1"/>
<pin id="636" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr_7 "/>
</bind>
</comp>

<comp id="639" class="1005" name="in2_addr_6_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="7" slack="1"/>
<pin id="641" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr_6 "/>
</bind>
</comp>

<comp id="644" class="1005" name="in2_addr_7_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="1"/>
<pin id="646" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr_7 "/>
</bind>
</comp>

<comp id="649" class="1005" name="sext_ln5_6_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="1"/>
<pin id="651" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_6 "/>
</bind>
</comp>

<comp id="654" class="1005" name="in1_addr_8_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="7" slack="1"/>
<pin id="656" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr_8 "/>
</bind>
</comp>

<comp id="659" class="1005" name="sext_ln5_7_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="1"/>
<pin id="661" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_7 "/>
</bind>
</comp>

<comp id="664" class="1005" name="in1_addr_9_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="1"/>
<pin id="666" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr_9 "/>
</bind>
</comp>

<comp id="669" class="1005" name="in2_addr_8_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="7" slack="1"/>
<pin id="671" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr_8 "/>
</bind>
</comp>

<comp id="674" class="1005" name="in2_addr_9_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="1"/>
<pin id="676" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="68" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="82" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="75" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="117"><net_src comp="89" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="146" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="153" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="118" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="172"><net_src comp="132" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="173"><net_src comp="125" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="174"><net_src comp="139" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="203" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="219"><net_src comp="175" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="220"><net_src comp="189" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="221"><net_src comp="182" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="222"><net_src comp="196" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="2" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="4" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="251" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="266"><net_src comp="258" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="267"><net_src comp="223" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="268"><net_src comp="237" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="269"><net_src comp="230" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="270"><net_src comp="244" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="2" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="2" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="4" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="4" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="299" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="314"><net_src comp="306" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="315"><net_src comp="271" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="316"><net_src comp="285" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="317"><net_src comp="278" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="318"><net_src comp="292" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="324"><net_src comp="4" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="4" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="319" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="334"><net_src comp="326" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="102" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="96" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="346" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="357"><net_src comp="102" pin="7"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="96" pin="7"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="353" pin="2"/><net_sink comp="160" pin=4"/></net>

<net id="364"><net_src comp="339" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="14" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="339" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="20" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="22" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="339" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="339" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="380" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="412"><net_src comp="396" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="32" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="424"><net_src comp="34" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="435"><net_src comp="36" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="446"><net_src comp="38" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="442" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="457"><net_src comp="40" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="453" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="468"><net_src comp="42" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="464" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="479"><net_src comp="44" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="490"><net_src comp="46" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="501"><net_src comp="48" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="511"><net_src comp="360" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="366" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="520"><net_src comp="396" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="524"><net_src comp="517" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="526"><net_src comp="517" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="528"><net_src comp="517" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="532"><net_src comp="402" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="537"><net_src comp="68" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="542"><net_src comp="414" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="547"><net_src comp="75" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="552"><net_src comp="82" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="557"><net_src comp="89" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="562"><net_src comp="425" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="567"><net_src comp="118" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="572"><net_src comp="436" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="577"><net_src comp="125" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="582"><net_src comp="132" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="587"><net_src comp="139" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="592"><net_src comp="447" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="597"><net_src comp="175" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="602"><net_src comp="458" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="607"><net_src comp="182" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="612"><net_src comp="189" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="617"><net_src comp="196" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="622"><net_src comp="469" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="627"><net_src comp="223" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="632"><net_src comp="480" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="637"><net_src comp="230" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="642"><net_src comp="237" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="647"><net_src comp="244" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="652"><net_src comp="491" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="657"><net_src comp="271" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="662"><net_src comp="502" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="667"><net_src comp="278" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="672"><net_src comp="285" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="677"><net_src comp="292" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="102" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 4 5 6 7 }
 - Input state : 
	Port: foo : in1 | {2 3 4 5 6 7 }
	Port: foo : in2 | {2 3 4 5 6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln3 : 1
		i : 1
		br_ln3 : 2
		tmp_1 : 1
		zext_ln5 : 2
		tmp_2 : 1
		zext_ln5_1 : 2
		add_ln5_10 : 3
		zext_ln5_2 : 4
		in1_addr : 5
		or_ln5 : 4
		zext_ln5_3 : 4
		in1_addr_1 : 5
		in2_addr : 5
		in2_addr_1 : 5
		in1_load : 6
		in2_load : 6
		in1_load_1 : 6
		in2_load_1 : 6
	State 3
		sext_ln5 : 1
		in1_addr_2 : 2
		sext_ln5_1 : 1
		in1_addr_3 : 2
		in2_addr_2 : 2
		in2_addr_3 : 2
		add_ln5 : 1
		store_ln5 : 2
		add_ln5_1 : 1
		store_ln5 : 2
		in1_load_2 : 3
		in2_load_2 : 3
		in1_load_3 : 3
		in2_load_3 : 3
	State 4
		sext_ln5_2 : 1
		in1_addr_4 : 2
		sext_ln5_3 : 1
		in1_addr_5 : 2
		in2_addr_4 : 2
		in2_addr_5 : 2
		add_ln5_2 : 1
		store_ln5 : 2
		add_ln5_3 : 1
		store_ln5 : 2
		in1_load_4 : 3
		in2_load_4 : 3
		in1_load_5 : 3
		in2_load_5 : 3
	State 5
		sext_ln5_4 : 1
		in1_addr_6 : 2
		sext_ln5_5 : 1
		in1_addr_7 : 2
		in2_addr_6 : 2
		in2_addr_7 : 2
		add_ln5_4 : 1
		store_ln5 : 2
		add_ln5_5 : 1
		store_ln5 : 2
		in1_load_6 : 3
		in2_load_6 : 3
		in1_load_7 : 3
		in2_load_7 : 3
	State 6
		sext_ln5_6 : 1
		in1_addr_8 : 2
		sext_ln5_7 : 1
		in1_addr_9 : 2
		in2_addr_8 : 2
		in2_addr_9 : 2
		add_ln5_6 : 1
		store_ln5 : 2
		add_ln5_7 : 1
		store_ln5 : 2
		in1_load_8 : 3
		in2_load_8 : 3
		in1_load_9 : 3
		in2_load_9 : 3
	State 7
		add_ln5_8 : 1
		store_ln5 : 2
		add_ln5_9 : 1
		store_ln5 : 2
		empty_2 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |     grp_fu_346    |    0    |    39   |
|          |     grp_fu_353    |    0    |    39   |
|          |      i_fu_366     |    0    |    13   |
|          | add_ln5_10_fu_396 |    0    |    15   |
|          | add_ln5_11_fu_420 |    0    |    15   |
|    add   | add_ln5_12_fu_431 |    0    |    15   |
|          | add_ln5_13_fu_442 |    0    |    15   |
|          | add_ln5_14_fu_453 |    0    |    15   |
|          | add_ln5_15_fu_464 |    0    |    15   |
|          | add_ln5_16_fu_475 |    0    |    15   |
|          | add_ln5_17_fu_486 |    0    |    15   |
|          | add_ln5_18_fu_497 |    0    |    15   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln3_fu_360  |    0    |    9    |
|----------|-------------------|---------|---------|
|bitconcatenate|    tmp_1_fu_372   |    0    |    0    |
|          |    tmp_2_fu_384   |    0    |    0    |
|----------|-------------------|---------|---------|
|          |  zext_ln5_fu_380  |    0    |    0    |
|   zext   | zext_ln5_1_fu_392 |    0    |    0    |
|          | zext_ln5_2_fu_402 |    0    |    0    |
|          | zext_ln5_3_fu_414 |    0    |    0    |
|----------|-------------------|---------|---------|
|    or    |   or_ln5_fu_408   |    0    |    0    |
|----------|-------------------|---------|---------|
|          |  sext_ln5_fu_425  |    0    |    0    |
|          | sext_ln5_1_fu_436 |    0    |    0    |
|          | sext_ln5_2_fu_447 |    0    |    0    |
|   sext   | sext_ln5_3_fu_458 |    0    |    0    |
|          | sext_ln5_4_fu_469 |    0    |    0    |
|          | sext_ln5_5_fu_480 |    0    |    0    |
|          | sext_ln5_6_fu_491 |    0    |    0    |
|          | sext_ln5_7_fu_502 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   235   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln5_10_reg_517|    8   |
|    i_0_reg_335   |    4   |
|     i_reg_512    |    4   |
| icmp_ln3_reg_508 |    1   |
|in1_addr_1_reg_544|    7   |
|in1_addr_2_reg_564|    7   |
|in1_addr_3_reg_574|    7   |
|in1_addr_4_reg_594|    7   |
|in1_addr_5_reg_604|    7   |
|in1_addr_6_reg_624|    7   |
|in1_addr_7_reg_634|    7   |
|in1_addr_8_reg_654|    7   |
|in1_addr_9_reg_664|    7   |
| in1_addr_reg_534 |    7   |
|in2_addr_1_reg_554|    7   |
|in2_addr_2_reg_579|    7   |
|in2_addr_3_reg_584|    7   |
|in2_addr_4_reg_609|    7   |
|in2_addr_5_reg_614|    7   |
|in2_addr_6_reg_639|    7   |
|in2_addr_7_reg_644|    7   |
|in2_addr_8_reg_669|    7   |
|in2_addr_9_reg_674|    7   |
| in2_addr_reg_549 |    7   |
|sext_ln5_1_reg_569|   64   |
|sext_ln5_2_reg_589|   64   |
|sext_ln5_3_reg_599|   64   |
|sext_ln5_4_reg_619|   64   |
|sext_ln5_5_reg_629|   64   |
|sext_ln5_6_reg_649|   64   |
|sext_ln5_7_reg_659|   64   |
| sext_ln5_reg_559 |   64   |
|zext_ln5_2_reg_529|   64   |
|zext_ln5_3_reg_539|   64   |
+------------------+--------+
|       Total      |   797  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |  10  |   7  |   70   ||    47   |
|  grp_access_fu_96 |  p2  |  10  |   0  |    0   ||    47   |
| grp_access_fu_102 |  p0  |  10  |   7  |   70   ||    47   |
| grp_access_fu_102 |  p2  |  10  |   0  |    0   ||    47   |
| grp_access_fu_160 |  p0  |   5  |   7  |   35   ||    27   |
| grp_access_fu_160 |  p2  |   5  |   0  |    0   ||    27   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   175  || 11.3765 ||   242   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   235  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   11   |    -   |   242  |
|  Register |    -   |   797  |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |   797  |   477  |
+-----------+--------+--------+--------+
