library ieee;
use ieee.std_logic_1164.all;

entity load_controler is port(
	address: in std_logic_vector(4 downto 0)
);
end entity;
	
architecture projeto of load_controler is
begin
end projeto;
