INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/counter_modulo_n_async_reset/counter_modulo_n_async_reset.srcs/sources_1/new/counter_modulo_n_async_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_modulo_n_async_reset
WARNING: [VRFC 10-3380] identifier 'M' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/counter_modulo_n_async_reset/counter_modulo_n_async_reset.srcs/sources_1/new/counter_modulo_n_async_reset.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/counter_modulo_n_async_reset/counter_modulo_n_async_reset.srcs/sim_1/new/counter_modulo_n_async_reset_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_modulo_n_async_reset_tb
WARNING: [VRFC 10-3380] identifier 'M' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/counter_modulo_n_async_reset/counter_modulo_n_async_reset.srcs/sim_1/new/counter_modulo_n_async_reset_tb.v:28]
