module wideexpr_00363(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (u1)>=((ctrl[7]?({2{((ctrl[1]?s1:5'b00101))<<((ctrl[1]?2'sb11:4'sb1111))}})&(&((^(1'sb1))<<($signed(1'sb1)))):3'b111));
  assign y1 = 4'sb0011;
  assign y2 = s0;
  assign y3 = -({4{^((ctrl[4]?(3'sb001)>>(u3):((6'sb010001)&(1'sb1))-((3'sb011)&(4'sb1100))))}});
  assign y4 = !((u3)>(^((|(6'sb011000))>>({6'sb101011,s5,1'b0}))));
  assign y5 = +(s6);
  assign y6 = {3{(($signed(+(u4)))<<<({-((ctrl[5]?(ctrl[4]?u4:2'b01):(ctrl[1]?s7:s4))),((-(s0))-(+(2'b01)))^~(s2),{1{(&(s3))<<(2'sb01)}},$signed(5'sb11000)}))^(s1)}};
  assign y7 = (ctrl[0]?$signed((ctrl[1]?s5:{$signed(s2),(s3)^~(4'sb1001),(u3)<(s2),{2'b10,4'sb0101,1'b1,1'b1}})):((ctrl[2]?(s1)^($signed(2'sb00)):s5))<<<(($signed(-(5'sb11101)))-(-((s0)>>>(2'sb00)))));
endmodule
