<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub SystemVerilog Daily Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-05-31T01:55:06Z</updated>
  <subtitle>Daily Trending of SystemVerilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>lowRISC/opentitan</title>
    <updated>2022-05-31T01:55:06Z</updated>
    <id>tag:github.com,2022-05-31:/lowRISC/opentitan</id>
    <link href="https://github.com/lowRISC/opentitan" rel="alternate"></link>
    <summary type="html">&lt;p&gt;OpenTitan: Open source silicon root of trust&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>pulp-platform/snitch</title>
    <updated>2022-05-31T01:55:06Z</updated>
    <id>tag:github.com,2022-05-31:/pulp-platform/snitch</id>
    <link href="https://github.com/pulp-platform/snitch" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Lean but mean RISC-V system!&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>pulp-platform/axi</title>
    <updated>2022-05-31T01:55:06Z</updated>
    <id>tag:github.com,2022-05-31:/pulp-platform/axi</id>
    <link href="https://github.com/pulp-platform/axi" rel="alternate"></link>
    <summary type="html">&lt;p&gt;AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>pulp-platform/common_cells</title>
    <updated>2022-05-31T01:55:06Z</updated>
    <id>tag:github.com,2022-05-31:/pulp-platform/common_cells</id>
    <link href="https://github.com/pulp-platform/common_cells" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Common SystemVerilog components&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>