// Seed: 595920314
module module_0 (
    output reg id_0,
    input id_1,
    output id_2
);
  always @(posedge id_1 or 1)
    if (1 && id_1 % id_1) id_0 <= 1;
    else id_2 <= id_1;
  assign id_0 = 1;
  logic id_3;
  assign id_3 = 1'b0;
endmodule
