--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Main_Block.twx Main_Block.ncd -o Main_Block.twr
Main_Block.pcf -ucf MIPS_Artix7_Nexys4.ucf

Design file:              Main_Block.ncd
Physical constraint file: Main_Block.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clk" 1000 ns HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2899802 paths analyzed, 777 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.348ns.
--------------------------------------------------------------------------------

Paths for end point PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X1Y43.ADDRARDADDR5), 30828 paths
--------------------------------------------------------------------------------
Slack (setup path):     985.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      14.165ns (Levels of Logic = 8)
  Clock Path Skew:      -0.140ns (1.535 - 1.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB18_X1Y38.DO0          Trcko_DOA             2.454   DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X30Y96.C1           net (fanout=5)        2.019   DM/DM_out<0>
    SLICE_X30Y96.CMUX         Tilo                  0.545   EX/data_out<0>
                                                            RB/Mmux_A11_G
                                                            RB/Mmux_A11
    SLICE_X36Y94.A2           net (fanout=12)       1.334   A<0>
    SLICE_X36Y94.A            Tilo                  0.124   EX/Mmux_ans_tmp410
                                                            EX/Mmux_ans_tmp24111
    SLICE_X35Y95.B3           net (fanout=2)        0.656   EX/Mmux_ans_tmp2411
    SLICE_X35Y95.B            Tilo                  0.124   DM/Ex_out<3>
                                                            EX/Mmux_ans_tmp2411
    SLICE_X35Y95.A4           net (fanout=2)        0.445   EX/Mmux_ans_tmp2410
    SLICE_X35Y95.A            Tilo                  0.124   DM/Ex_out<3>
                                                            EX/Mmux_ans_tmp2412_SW0_SW1
    SLICE_X33Y95.A3           net (fanout=1)        0.642   N162
    SLICE_X33Y95.A            Tilo                  0.124   EX/ans_ex<6>
                                                            EX/Mmux_ans_tmp2412_SW0
    SLICE_X33Y95.B5           net (fanout=1)        0.264   N89
    SLICE_X33Y95.B            Tilo                  0.124   EX/ans_ex<6>
                                                            EX/Mmux_ans_tmp2413
    SLICE_X36Y99.B1           net (fanout=1)        1.293   EX/ans_tmp<5>
    SLICE_X36Y99.B            Tilo                  0.124   EX/flag_reg<1>
                                                            EX/Mmux_flag_ex24
    SLICE_X40Y112.A2          net (fanout=10)       1.370   flag_ex<1>
    SLICE_X40Y112.A           Tilo                  0.124   PC_IM/Next_Address<2>
                                                            PC_IM/Mmux_Current_Address1
    RAMB18_X1Y43.ADDRARDADDR5 net (fanout=8)        1.709   Current_Address<0>
    RAMB18_X1Y43.CLKARDCLK    Trcck_ADDRA           0.566   PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                          14.165ns (4.433ns logic, 9.732ns route)
                                                            (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     985.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      13.943ns (Levels of Logic = 7)
  Clock Path Skew:      -0.140ns (1.535 - 1.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB18_X1Y38.DO8          Trcko_DOA             2.454   DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X39Y97.C6           net (fanout=6)        1.737   DM/DM_out<2>
    SLICE_X39Y97.CMUX         Tilo                  0.543   N215
                                                            RB/Mmux_B31_G
                                                            RB/Mmux_B31
    SLICE_X32Y94.B2           net (fanout=19)       1.133   RB/Mmux_B3
    SLICE_X32Y94.BMUX         Tilo                  0.360   EX/Mmux_ans_tmp242
                                                            EX/Mmux_ans_tmp126
    SLICE_X32Y94.A1           net (fanout=2)        0.697   EX/Mmux_ans_tmp125
    SLICE_X32Y94.A            Tilo                  0.124   EX/Mmux_ans_tmp242
                                                            EX/Mmux_ans_tmp248
    SLICE_X32Y95.A1           net (fanout=2)        0.964   EX/Mmux_ans_tmp247
    SLICE_X32Y95.A            Tilo                  0.124   N219
                                                            EX/Mmux_ans_tmp2412_SW1
    SLICE_X33Y95.B3           net (fanout=1)        0.497   N90
    SLICE_X33Y95.B            Tilo                  0.124   EX/ans_ex<6>
                                                            EX/Mmux_ans_tmp2413
    SLICE_X36Y99.B1           net (fanout=1)        1.293   EX/ans_tmp<5>
    SLICE_X36Y99.B            Tilo                  0.124   EX/flag_reg<1>
                                                            EX/Mmux_flag_ex24
    SLICE_X40Y112.A2          net (fanout=10)       1.370   flag_ex<1>
    SLICE_X40Y112.A           Tilo                  0.124   PC_IM/Next_Address<2>
                                                            PC_IM/Mmux_Current_Address1
    RAMB18_X1Y43.ADDRARDADDR5 net (fanout=8)        1.709   Current_Address<0>
    RAMB18_X1Y43.CLKARDCLK    Trcck_ADDRA           0.566   PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                          13.943ns (4.543ns logic, 9.400ns route)
                                                            (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     986.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      13.794ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (1.535 - 1.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB18_X1Y38.DO24         Trcko_DOB             2.454   DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X37Y92.D5           net (fanout=3)        1.592   DM/DM_out<6>
    SLICE_X37Y92.D            Tilo                  0.124   WB/ans_wb_tmp2<6>
                                                            DM/Mmux_ans_dm71
    SLICE_X38Y99.B2           net (fanout=7)        1.285   ans_dm<6>
    SLICE_X38Y99.B            Tilo                  0.124   EX/DM_data<7>
                                                            RB/Mmux_B72
    SLICE_X39Y95.D6           net (fanout=7)        0.481   B<6>
    SLICE_X39Y95.D            Tilo                  0.124   EX/DM_data<3>
                                                            EX/Mmux_ans_tmp841
    SLICE_X35Y97.B1           net (fanout=17)       1.150   EX/Mmux_ans_tmp84
    SLICE_X35Y97.B            Tilo                  0.124   N250
                                                            EX/Mmux_ans_tmp207
    SLICE_X35Y97.A4           net (fanout=2)        0.445   EX/Mmux_ans_tmp206
    SLICE_X35Y97.A            Tilo                  0.124   N250
                                                            EX/Mmux_ans_tmp2012_SW0
    SLICE_X34Y94.C1           net (fanout=1)        0.954   N32
    SLICE_X34Y94.C            Tilo                  0.124   N168
                                                            EX/Mmux_flag_ex22
    SLICE_X36Y99.B4           net (fanout=1)        0.796   EX/Mmux_flag_ex21
    SLICE_X36Y99.B            Tilo                  0.124   EX/flag_reg<1>
                                                            EX/Mmux_flag_ex24
    SLICE_X40Y112.A2          net (fanout=10)       1.370   flag_ex<1>
    SLICE_X40Y112.A           Tilo                  0.124   PC_IM/Next_Address<2>
                                                            PC_IM/Mmux_Current_Address1
    RAMB18_X1Y43.ADDRARDADDR5 net (fanout=8)        1.709   Current_Address<0>
    RAMB18_X1Y43.CLKARDCLK    Trcck_ADDRA           0.566   PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                          13.794ns (4.012ns logic, 9.782ns route)
                                                            (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X1Y43.ADDRBWRADDR5), 30828 paths
--------------------------------------------------------------------------------
Slack (setup path):     985.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      14.164ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (1.536 - 1.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB18_X1Y38.DO0          Trcko_DOA             2.454   DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X30Y96.C1           net (fanout=5)        2.019   DM/DM_out<0>
    SLICE_X30Y96.CMUX         Tilo                  0.545   EX/data_out<0>
                                                            RB/Mmux_A11_G
                                                            RB/Mmux_A11
    SLICE_X36Y94.A2           net (fanout=12)       1.334   A<0>
    SLICE_X36Y94.A            Tilo                  0.124   EX/Mmux_ans_tmp410
                                                            EX/Mmux_ans_tmp24111
    SLICE_X35Y95.B3           net (fanout=2)        0.656   EX/Mmux_ans_tmp2411
    SLICE_X35Y95.B            Tilo                  0.124   DM/Ex_out<3>
                                                            EX/Mmux_ans_tmp2411
    SLICE_X35Y95.A4           net (fanout=2)        0.445   EX/Mmux_ans_tmp2410
    SLICE_X35Y95.A            Tilo                  0.124   DM/Ex_out<3>
                                                            EX/Mmux_ans_tmp2412_SW0_SW1
    SLICE_X33Y95.A3           net (fanout=1)        0.642   N162
    SLICE_X33Y95.A            Tilo                  0.124   EX/ans_ex<6>
                                                            EX/Mmux_ans_tmp2412_SW0
    SLICE_X33Y95.B5           net (fanout=1)        0.264   N89
    SLICE_X33Y95.B            Tilo                  0.124   EX/ans_ex<6>
                                                            EX/Mmux_ans_tmp2413
    SLICE_X36Y99.B1           net (fanout=1)        1.293   EX/ans_tmp<5>
    SLICE_X36Y99.B            Tilo                  0.124   EX/flag_reg<1>
                                                            EX/Mmux_flag_ex24
    SLICE_X40Y112.A2          net (fanout=10)       1.370   flag_ex<1>
    SLICE_X40Y112.A           Tilo                  0.124   PC_IM/Next_Address<2>
                                                            PC_IM/Mmux_Current_Address1
    RAMB18_X1Y43.ADDRBWRADDR5 net (fanout=8)        1.708   Current_Address<0>
    RAMB18_X1Y43.CLKBWRCLK    Trcck_ADDRB           0.566   PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                          14.164ns (4.433ns logic, 9.731ns route)
                                                            (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     985.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      13.942ns (Levels of Logic = 7)
  Clock Path Skew:      -0.139ns (1.536 - 1.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB18_X1Y38.DO8          Trcko_DOA             2.454   DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X39Y97.C6           net (fanout=6)        1.737   DM/DM_out<2>
    SLICE_X39Y97.CMUX         Tilo                  0.543   N215
                                                            RB/Mmux_B31_G
                                                            RB/Mmux_B31
    SLICE_X32Y94.B2           net (fanout=19)       1.133   RB/Mmux_B3
    SLICE_X32Y94.BMUX         Tilo                  0.360   EX/Mmux_ans_tmp242
                                                            EX/Mmux_ans_tmp126
    SLICE_X32Y94.A1           net (fanout=2)        0.697   EX/Mmux_ans_tmp125
    SLICE_X32Y94.A            Tilo                  0.124   EX/Mmux_ans_tmp242
                                                            EX/Mmux_ans_tmp248
    SLICE_X32Y95.A1           net (fanout=2)        0.964   EX/Mmux_ans_tmp247
    SLICE_X32Y95.A            Tilo                  0.124   N219
                                                            EX/Mmux_ans_tmp2412_SW1
    SLICE_X33Y95.B3           net (fanout=1)        0.497   N90
    SLICE_X33Y95.B            Tilo                  0.124   EX/ans_ex<6>
                                                            EX/Mmux_ans_tmp2413
    SLICE_X36Y99.B1           net (fanout=1)        1.293   EX/ans_tmp<5>
    SLICE_X36Y99.B            Tilo                  0.124   EX/flag_reg<1>
                                                            EX/Mmux_flag_ex24
    SLICE_X40Y112.A2          net (fanout=10)       1.370   flag_ex<1>
    SLICE_X40Y112.A           Tilo                  0.124   PC_IM/Next_Address<2>
                                                            PC_IM/Mmux_Current_Address1
    RAMB18_X1Y43.ADDRBWRADDR5 net (fanout=8)        1.708   Current_Address<0>
    RAMB18_X1Y43.CLKBWRCLK    Trcck_ADDRB           0.566   PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                          13.942ns (4.543ns logic, 9.399ns route)
                                                            (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     986.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      13.793ns (Levels of Logic = 8)
  Clock Path Skew:      -0.138ns (1.536 - 1.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB18_X1Y38.DO24         Trcko_DOB             2.454   DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X37Y92.D5           net (fanout=3)        1.592   DM/DM_out<6>
    SLICE_X37Y92.D            Tilo                  0.124   WB/ans_wb_tmp2<6>
                                                            DM/Mmux_ans_dm71
    SLICE_X38Y99.B2           net (fanout=7)        1.285   ans_dm<6>
    SLICE_X38Y99.B            Tilo                  0.124   EX/DM_data<7>
                                                            RB/Mmux_B72
    SLICE_X39Y95.D6           net (fanout=7)        0.481   B<6>
    SLICE_X39Y95.D            Tilo                  0.124   EX/DM_data<3>
                                                            EX/Mmux_ans_tmp841
    SLICE_X35Y97.B1           net (fanout=17)       1.150   EX/Mmux_ans_tmp84
    SLICE_X35Y97.B            Tilo                  0.124   N250
                                                            EX/Mmux_ans_tmp207
    SLICE_X35Y97.A4           net (fanout=2)        0.445   EX/Mmux_ans_tmp206
    SLICE_X35Y97.A            Tilo                  0.124   N250
                                                            EX/Mmux_ans_tmp2012_SW0
    SLICE_X34Y94.C1           net (fanout=1)        0.954   N32
    SLICE_X34Y94.C            Tilo                  0.124   N168
                                                            EX/Mmux_flag_ex22
    SLICE_X36Y99.B4           net (fanout=1)        0.796   EX/Mmux_flag_ex21
    SLICE_X36Y99.B            Tilo                  0.124   EX/flag_reg<1>
                                                            EX/Mmux_flag_ex24
    SLICE_X40Y112.A2          net (fanout=10)       1.370   flag_ex<1>
    SLICE_X40Y112.A           Tilo                  0.124   PC_IM/Next_Address<2>
                                                            PC_IM/Mmux_Current_Address1
    RAMB18_X1Y43.ADDRBWRADDR5 net (fanout=8)        1.708   Current_Address<0>
    RAMB18_X1Y43.CLKBWRCLK    Trcck_ADDRB           0.566   PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                          13.793ns (4.012ns logic, 9.781ns route)
                                                            (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X1Y43.ADDRARDADDR8), 30828 paths
--------------------------------------------------------------------------------
Slack (setup path):     985.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      13.974ns (Levels of Logic = 8)
  Clock Path Skew:      -0.140ns (1.535 - 1.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB18_X1Y38.DO0          Trcko_DOA             2.454   DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X30Y96.C1           net (fanout=5)        2.019   DM/DM_out<0>
    SLICE_X30Y96.CMUX         Tilo                  0.545   EX/data_out<0>
                                                            RB/Mmux_A11_G
                                                            RB/Mmux_A11
    SLICE_X36Y94.A2           net (fanout=12)       1.334   A<0>
    SLICE_X36Y94.A            Tilo                  0.124   EX/Mmux_ans_tmp410
                                                            EX/Mmux_ans_tmp24111
    SLICE_X35Y95.B3           net (fanout=2)        0.656   EX/Mmux_ans_tmp2411
    SLICE_X35Y95.B            Tilo                  0.124   DM/Ex_out<3>
                                                            EX/Mmux_ans_tmp2411
    SLICE_X35Y95.A4           net (fanout=2)        0.445   EX/Mmux_ans_tmp2410
    SLICE_X35Y95.A            Tilo                  0.124   DM/Ex_out<3>
                                                            EX/Mmux_ans_tmp2412_SW0_SW1
    SLICE_X33Y95.A3           net (fanout=1)        0.642   N162
    SLICE_X33Y95.A            Tilo                  0.124   EX/ans_ex<6>
                                                            EX/Mmux_ans_tmp2412_SW0
    SLICE_X33Y95.B5           net (fanout=1)        0.264   N89
    SLICE_X33Y95.B            Tilo                  0.124   EX/ans_ex<6>
                                                            EX/Mmux_ans_tmp2413
    SLICE_X36Y99.B1           net (fanout=1)        1.293   EX/ans_tmp<5>
    SLICE_X36Y99.B            Tilo                  0.124   EX/flag_reg<1>
                                                            EX/Mmux_flag_ex24
    SLICE_X42Y112.C1          net (fanout=10)       1.551   flag_ex<1>
    SLICE_X42Y112.C           Tilo                  0.124   PC_IM/Next_Address<4>
                                                            PC_IM/Mmux_Current_Address4
    RAMB18_X1Y43.ADDRARDADDR8 net (fanout=8)        1.337   Current_Address<3>
    RAMB18_X1Y43.CLKARDCLK    Trcck_ADDRA           0.566   PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                          13.974ns (4.433ns logic, 9.541ns route)
                                                            (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     986.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      13.752ns (Levels of Logic = 7)
  Clock Path Skew:      -0.140ns (1.535 - 1.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB18_X1Y38.DO8          Trcko_DOA             2.454   DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X39Y97.C6           net (fanout=6)        1.737   DM/DM_out<2>
    SLICE_X39Y97.CMUX         Tilo                  0.543   N215
                                                            RB/Mmux_B31_G
                                                            RB/Mmux_B31
    SLICE_X32Y94.B2           net (fanout=19)       1.133   RB/Mmux_B3
    SLICE_X32Y94.BMUX         Tilo                  0.360   EX/Mmux_ans_tmp242
                                                            EX/Mmux_ans_tmp126
    SLICE_X32Y94.A1           net (fanout=2)        0.697   EX/Mmux_ans_tmp125
    SLICE_X32Y94.A            Tilo                  0.124   EX/Mmux_ans_tmp242
                                                            EX/Mmux_ans_tmp248
    SLICE_X32Y95.A1           net (fanout=2)        0.964   EX/Mmux_ans_tmp247
    SLICE_X32Y95.A            Tilo                  0.124   N219
                                                            EX/Mmux_ans_tmp2412_SW1
    SLICE_X33Y95.B3           net (fanout=1)        0.497   N90
    SLICE_X33Y95.B            Tilo                  0.124   EX/ans_ex<6>
                                                            EX/Mmux_ans_tmp2413
    SLICE_X36Y99.B1           net (fanout=1)        1.293   EX/ans_tmp<5>
    SLICE_X36Y99.B            Tilo                  0.124   EX/flag_reg<1>
                                                            EX/Mmux_flag_ex24
    SLICE_X42Y112.C1          net (fanout=10)       1.551   flag_ex<1>
    SLICE_X42Y112.C           Tilo                  0.124   PC_IM/Next_Address<4>
                                                            PC_IM/Mmux_Current_Address4
    RAMB18_X1Y43.ADDRARDADDR8 net (fanout=8)        1.337   Current_Address<3>
    RAMB18_X1Y43.CLKARDCLK    Trcck_ADDRA           0.566   PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                          13.752ns (4.543ns logic, 9.209ns route)
                                                            (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     986.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      13.603ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (1.535 - 1.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB18_X1Y38.DO24         Trcko_DOB             2.454   DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X37Y92.D5           net (fanout=3)        1.592   DM/DM_out<6>
    SLICE_X37Y92.D            Tilo                  0.124   WB/ans_wb_tmp2<6>
                                                            DM/Mmux_ans_dm71
    SLICE_X38Y99.B2           net (fanout=7)        1.285   ans_dm<6>
    SLICE_X38Y99.B            Tilo                  0.124   EX/DM_data<7>
                                                            RB/Mmux_B72
    SLICE_X39Y95.D6           net (fanout=7)        0.481   B<6>
    SLICE_X39Y95.D            Tilo                  0.124   EX/DM_data<3>
                                                            EX/Mmux_ans_tmp841
    SLICE_X35Y97.B1           net (fanout=17)       1.150   EX/Mmux_ans_tmp84
    SLICE_X35Y97.B            Tilo                  0.124   N250
                                                            EX/Mmux_ans_tmp207
    SLICE_X35Y97.A4           net (fanout=2)        0.445   EX/Mmux_ans_tmp206
    SLICE_X35Y97.A            Tilo                  0.124   N250
                                                            EX/Mmux_ans_tmp2012_SW0
    SLICE_X34Y94.C1           net (fanout=1)        0.954   N32
    SLICE_X34Y94.C            Tilo                  0.124   N168
                                                            EX/Mmux_flag_ex22
    SLICE_X36Y99.B4           net (fanout=1)        0.796   EX/Mmux_flag_ex21
    SLICE_X36Y99.B            Tilo                  0.124   EX/flag_reg<1>
                                                            EX/Mmux_flag_ex24
    SLICE_X42Y112.C1          net (fanout=10)       1.551   flag_ex<1>
    SLICE_X42Y112.C           Tilo                  0.124   PC_IM/Next_Address<4>
                                                            PC_IM/Mmux_Current_Address4
    RAMB18_X1Y43.ADDRARDADDR8 net (fanout=8)        1.337   Current_Address<3>
    RAMB18_X1Y43.CLKARDCLK    Trcck_ADDRA           0.566   PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                          13.603ns (4.012ns logic, 9.591ns route)
                                                            (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clk" 1000 ns HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point RB/Mram_mem11_RAMA (SLICE_X38Y97.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DC/REG5/tmp2_0 (FF)
  Destination:          RB/Mram_mem11_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.278ns (0.840 - 0.562)
  Source Clock:         clk_BUFGP rising at 1000.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DC/REG5/tmp2_0 to RB/Mram_mem11_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y102.AQ     Tcko                  0.164   DC/REG5/tmp2<3>
                                                       DC/REG5/tmp2_0
    SLICE_X38Y97.D1      net (fanout=7)        0.424   DC/REG5/tmp2<0>
    SLICE_X38Y97.CLK     Tah         (-Th)     0.310   RB/BR<5>
                                                       RB/Mram_mem11_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-0.146ns logic, 0.424ns route)
                                                       (-52.5% logic, 152.5% route)

--------------------------------------------------------------------------------

Paths for end point RB/Mram_mem11_RAMA_D1 (SLICE_X38Y97.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DC/REG5/tmp2_0 (FF)
  Destination:          RB/Mram_mem11_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.278ns (0.840 - 0.562)
  Source Clock:         clk_BUFGP rising at 1000.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DC/REG5/tmp2_0 to RB/Mram_mem11_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y102.AQ     Tcko                  0.164   DC/REG5/tmp2<3>
                                                       DC/REG5/tmp2_0
    SLICE_X38Y97.D1      net (fanout=7)        0.424   DC/REG5/tmp2<0>
    SLICE_X38Y97.CLK     Tah         (-Th)     0.310   RB/BR<5>
                                                       RB/Mram_mem11_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-0.146ns logic, 0.424ns route)
                                                       (-52.5% logic, 152.5% route)

--------------------------------------------------------------------------------

Paths for end point RB/Mram_mem11_RAMB (SLICE_X38Y97.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DC/REG5/tmp2_0 (FF)
  Destination:          RB/Mram_mem11_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.278ns (0.840 - 0.562)
  Source Clock:         clk_BUFGP rising at 1000.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DC/REG5/tmp2_0 to RB/Mram_mem11_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y102.AQ     Tcko                  0.164   DC/REG5/tmp2<3>
                                                       DC/REG5/tmp2_0
    SLICE_X38Y97.D1      net (fanout=7)        0.424   DC/REG5/tmp2<0>
    SLICE_X38Y97.CLK     Tah         (-Th)     0.310   RB/BR<5>
                                                       RB/Mram_mem11_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-0.146ns logic, 0.424ns route)
                                                       (-52.5% logic, 152.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clk" 1000 ns HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 997.424ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y43.CLKARDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 997.424ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: PC_IM/pm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y43.CLKBWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 997.424ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: DM/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y38.RDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.348|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2899802 paths, 0 nets, and 1985 connections

Design statistics:
   Minimum period:  14.348ns{1}   (Maximum frequency:  69.696MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 10 15:15:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 713 MB



