<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Prototyp systemu zarządzania roletą okienną: Globals</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Prototyp systemu zarządzania roletą okienną
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_g.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
<div class="textblock">Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:</div>

<h3><a id="index_g" name="index_g"></a>- g -</h3><ul>
<li>GET_GPIO_INDEX&#160;:&#160;<a class="el" href="group___h_a_l___g_p_i_o___aliased___macros.html#ga1c140fcfc79bb7185eed044b05792d70">stm32_hal_legacy.h</a></li>
<li>GET_GPIO_SOURCE&#160;:&#160;<a class="el" href="group___h_a_l___g_p_i_o___aliased___macros.html#ga519fafd507db0341f56b24e6f5509561">stm32_hal_legacy.h</a></li>
<li>getAverageMeassure()&#160;:&#160;<a class="el" href="_l_d_r_8h.html#a0a009895c22fd4e88171367b37af4329">LDR.h</a>, <a class="el" href="_l_d_r_8c.html#a0a009895c22fd4e88171367b37af4329">LDR.c</a></li>
<li>getLastN()&#160;:&#160;<a class="el" href="myutilities_8h.html#a0c882841db4f8f2180a5d16eb73e9359">myutilities.h</a>, <a class="el" href="myutilities_8c.html#a0c882841db4f8f2180a5d16eb73e9359">myutilities.c</a></li>
<li>getLastWordAsInt()&#160;:&#160;<a class="el" href="myutilities_8h.html#a7db18277f5d38ddf71e5da7537f070a8">myutilities.h</a>, <a class="el" href="myutilities_8c.html#a7db18277f5d38ddf71e5da7537f070a8">myutilities.c</a></li>
<li>getLightIntensity()&#160;:&#160;<a class="el" href="_l_d_r_8h.html#a0516c2af0c70369968f876c42f77947f">LDR.h</a>, <a class="el" href="_l_d_r_8c.html#a0516c2af0c70369968f876c42f77947f">LDR.c</a></li>
<li>getLowerControlLimit()&#160;:&#160;<a class="el" href="_l_d_r_8h.html#a680f42eb6c4e90e86e05e27ba5458244">LDR.h</a>, <a class="el" href="_l_d_r_8c.html#a680f42eb6c4e90e86e05e27ba5458244">LDR.c</a></li>
<li>getMaxPositon()&#160;:&#160;<a class="el" href="_servo_8h.html#a7df398a6f9238a281e263ab5c94e28ae">Servo.h</a>, <a class="el" href="_servo_8c.html#a7df398a6f9238a281e263ab5c94e28ae">Servo.c</a></li>
<li>getMaxReading()&#160;:&#160;<a class="el" href="_l_d_r_8h.html#a6dea093e491639f1db72416cc2d5da7e">LDR.h</a>, <a class="el" href="_l_d_r_8c.html#a6dea093e491639f1db72416cc2d5da7e">LDR.c</a></li>
<li>getMinReading()&#160;:&#160;<a class="el" href="_l_d_r_8h.html#a39d9d7568e7a217783f6ea8dfd154aba">LDR.h</a>, <a class="el" href="_l_d_r_8c.html#a39d9d7568e7a217783f6ea8dfd154aba">LDR.c</a></li>
<li>getUpperControlLimit()&#160;:&#160;<a class="el" href="_l_d_r_8h.html#a9450f92a952105eb2ca1bb5eabea5e40">LDR.h</a>, <a class="el" href="_l_d_r_8c.html#a9450f92a952105eb2ca1bb5eabea5e40">LDR.c</a></li>
<li>GPIO_AF0_LPTIM&#160;:&#160;<a class="el" href="group___h_a_l___g_p_i_o___aliased___macros.html#gab7abf9473a43a0b3d2c494d9946ef5ab">stm32_hal_legacy.h</a></li>
<li>GPIO_AF1_LPTIM&#160;:&#160;<a class="el" href="group___h_a_l___g_p_i_o___aliased___macros.html#ga4dd6c2f7aa06ea43dd9e6fe568c34e60">stm32_hal_legacy.h</a></li>
<li>GPIO_AF2_LPTIM&#160;:&#160;<a class="el" href="group___h_a_l___g_p_i_o___aliased___macros.html#ga93742854899db59892aa438ce7c8a2d6">stm32_hal_legacy.h</a></li>
<li>GPIO_AF6_DFSDM&#160;:&#160;<a class="el" href="group___h_a_l___g_p_i_o___aliased___macros.html#ga9c9e931dff3a4678b468c65b16f6f87e">stm32_hal_legacy.h</a></li>
<li>GPIO_AFRH_AFSEL10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c12c0939e7fcc354e37d55b74afb351">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60e9a3a49cdad6cd65d377fb675185da">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3d930c6c5ffa92e461a0190be4bff78">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46417b0da710ef512ac4ceb95b3ab44a">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ed3881740613378329271150088f1b2">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff5a20b7c9f10be43364ff422bb40ef">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">stm32l073xx.h</a></li>
<li>GPIO_AFRH_AFSEL9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec251e186471ae09aeb3cb0aa788594">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd174222a013c9a0e222fdd0888de2">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0fb36c07eac3809b6a5baaee74ee426">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga893c83ab521d1bf15e71b20309d71503">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0128026ab2c8ed18da456aaf82827e11">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">stm32l073xx.h</a></li>
<li>GPIO_AFRL_AFSEL7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf6c5dead6e63e465d3dd35721588d5c">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabda9d92d0f57d43516c85e944bd64400">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga540c72734acc4b83b8c74e00d6b38e23">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4deb4f0a721626fede80600832271abf">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace6556a5dac11aa5e026f4c986da24fa">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga107d0ec4a73f450f5b74025a83816e45">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79648c08656ee2cf44e3b810d80a923b">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafde10d4faed8879e517d31af8689f6c7">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad81e99700a2e21bf21b375470cd317e2">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7bb778b6bb5ddd310b528e3b82bbe76">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b80c9791422f4ea4bf02c42eda764ae">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga454cc680ddcb8ea12839d8f9d757ef9a">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63cf8d8b42975cad19b9a975a4e86b54">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ccbb7d590751a21eb4d7b633b3f8f7b">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11f1f288af99dec35cd3f8902ea00d1f">stm32l073xx.h</a></li>
<li>GPIO_BRR_BR_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab41c94420455e4a4612cc79e65896cd8">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BR_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9">stm32l073xx.h</a></li>
<li>GPIO_BSRR_BS_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64aa379a4bcfe84ae33383d689373096">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1069cfa20fb4680057c8f9b91826ebe1">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e44bbc1d39579b027765f259dc897ea">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cd53d2742d0ace30b835bd0f44f5ebf">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6842601dbe73734e8058a6858fa7078">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade5e087b267f95733cc4328522b7890d">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga117cc21fe4de69983c2444c7f8587687">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33564d1679db8201389f806595d000d9">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82e0ce0fca46443e3cbaf887a3a35713">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada649f077b81777a8ba7ae97160e9fe4">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac716fc8a3853431b69697ea5ee0aa8d2">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0921a37817bff3c30f5e4c019b6a4084">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae72c80e97c41b8143cf299c078459ea4">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga631021cf3bab4864fdc505ceee8a6c4f">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38320698cffb50138c8438a860030cb9">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2b06b287f35a0b048d8f5fbe4a06a9c">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1720532896734b3e5ffaccd76834fdef">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0c3adefa4cafaf0455139b4e80b70eb">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9ea4291861a56bb8901653b2c148ccd">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7454dab87916ca6076b287a21c2e4cd7">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbfa2ff564030d912ce8f327850a3bf">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45f4603706510827aa92d39fd4bb45">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac933b9235cae5f9fccbd2fc41f9a2dc4">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6ccece5d47d40c929af5cf9973203">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ce75fcb48ac0db30f99ba312e8538a">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23669c60b1baa1d95dac788cff2a0eb8">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa193633720d142ceca6c6b27c4e87f02">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888325b6581f9ae181f3e4fe904b0c44">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315">stm32l073xx.h</a></li>
<li>GPIO_IDR_ID9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCK9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCKK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCKK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">stm32l073xx.h</a></li>
<li>GPIO_LCKR_LCKK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d">stm32l073xx.h</a></li>
<li>GPIO_MODE&#160;:&#160;<a class="el" href="group___g_p_i_o___private.html#ga9f30425211b75e4ab36c4e7cbea06a41">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODE_AF_OD&#160;:&#160;<a class="el" href="group___g_p_i_o__mode__define.html#ga282b9fd37c8ef31daba314ffae6bf023">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODE_AF_PP&#160;:&#160;<a class="el" href="group___g_p_i_o__mode__define.html#ga526c72c5264316fc05c775b6cad4aa6a">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODE_ANALOG&#160;:&#160;<a class="el" href="group___g_p_i_o__mode__define.html#ga7a04f9ab65ad572ad20791a35009220c">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODE_EVT_FALLING&#160;:&#160;<a class="el" href="group___g_p_i_o__mode__define.html#gadbfa532b3566783ac6c0e07c2e0ffe5e">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODE_EVT_RISING&#160;:&#160;<a class="el" href="group___g_p_i_o__mode__define.html#ga97d78b82ea178ff7a4c35aa60b4e9338">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODE_EVT_RISING_FALLING&#160;:&#160;<a class="el" href="group___g_p_i_o__mode__define.html#ga1b760771297ed2fc55a6b13071188491">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODE_INPUT&#160;:&#160;<a class="el" href="group___g_p_i_o__mode__define.html#gaf40bec3146810028a84b628d37d3b391">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODE_IT_FALLING&#160;:&#160;<a class="el" href="group___g_p_i_o__mode__define.html#gaa166210a6da3ac7e8d7504702520e522">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODE_IT_RISING&#160;:&#160;<a class="el" href="group___g_p_i_o__mode__define.html#ga088659562e68426d9a72821ea4fd8d50">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODE_IT_RISING_FALLING&#160;:&#160;<a class="el" href="group___g_p_i_o__mode__define.html#ga0678e61090ed61e91a6496f22ddfb3d1">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODE_OUTPUT_OD&#160;:&#160;<a class="el" href="group___g_p_i_o__mode__define.html#ga2f91757829f6e9505ec386b840941929">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODE_OUTPUT_PP&#160;:&#160;<a class="el" href="group___g_p_i_o__mode__define.html#ga1013838a64cec2f8c88f079c449d1982">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODE_Pos&#160;:&#160;<a class="el" href="group___g_p_i_o___private.html#ga46e17845a1dfa2827eceb154e992b525">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_MODER_MODE0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabad45500839e6f801c64ee9474e4da33">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac21859652224406f970f4c99d5198d16">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7a47a04b8e25a1de3250bd4921eeddc">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76d7c80c5afbf9bf5aada55d91d59ecb">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10461308203bd8e510c3205e6a499c20">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2a41e913180598b59b20ffafc4a47">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad59d8ec1da352c55b9cb65b751f193e1">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4d968b108aa28b20cd40a7746004d2c">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeb4ecb54a0dc7f304007367e112725d">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7b954225f0a664d602cba0ed1e03d4">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac09cecc889ead7bc7a079d4889da0578">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf38e8e70d58b97d462d45e6e116115be">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga575519f151a9dda7c8e24d7c9e625b0f">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad93a355f773bc67b68b0a665c5a15136">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e67512a90147ccad6991e5b16821811">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa664199b48953065ec3b16e7de90d9b">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e8638837bc4e6d69cd7635296a51730">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8027405e42e74b5065861c067e0b9f77">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace9ec013afbf2e01286ca61726e92332">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdd2690fbea56b2d7dd8af222370cc95">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a240f6f0b335fe9595019531b4607b9">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90970df916fe323664322ecbe516993d">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66a90c798fa54047f30b83f3eec1821b">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae88847b33d3c78142f99e5d1753451e">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9062e2f2d10271c05e5f963be522db96">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99db34fd563915c2fc4eb16ef2505c98">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae11faa17747d422f5d88ced879e09bb6">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2336f60fe03642339cbfd4e994812875">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae946375c36dfb3b3669864ee62002e62">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40ba8ed0964516f512bb55a7783425">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fd33570c7059e94708cb99a1d88e55">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad09b263a1b49cc5db86e5e6fe5d0d59c">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafff70c209574ca7023aa0a853a341e2b">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac77ebcfb844a2b8893641ee9de058178">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f64e364157865520082d72aa98ab0ee">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7027e90da284883872b827f78fbc26">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac1715680209944bc7593cedf31f491b">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3197ca6a90d936e5a564d377bd4126fd">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf81e4a6121d0fe0ee5bc3fbe0f245572">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga659899030e816750c2e4ecbf4250cc91">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15a408c473d172282468a1fccad482bb">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74">stm32l073xx.h</a></li>
<li>GPIO_MODER_MODE9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0">stm32l073xx.h</a></li>
<li>GPIO_NOPULL&#160;:&#160;<a class="el" href="group___g_p_i_o__pull__define.html#ga5c2862579882c1cc64e36d38fbd07a4c">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_ODR_OD0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7937b0a505e771361804a211c7656f">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade6bff88e55b2428269c90ebde121d31">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga104dff849ee2c6a0b58777a336912583">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5c6ba137db2753434a1253e111ff6a2">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f67a9087ba57c2144a8a19d597bf5">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e487eb914e276c92534eab7b1efdc">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6824376eb5f7f0185580a780d5ecf">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42a77f0ced79d51a5952d929a7e0528">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3eca32e4b8eca5b984c371fc118c44">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga582584ba2995b3b9993728b02a98f2c1">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29598cda6568737ee82992f76d07c45c">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2ec83ded91512630244d2d1e1c300b">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd02d3bb351676e31027d8bad0c8eb70">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e411f3d6f91e5218dc9ca1b6739f053">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dfdab58aa53c6790eb545f50f92722">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff3ff4b6fa52aac52991053b26d8dd80">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea388b190f9040a9657d9b395471596">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5790d50582befba7f91037df94b159">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a4ae35ae856330bc937251fd9ccf01c">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd275e221a79cf7a3ac0c98ee15af3c5">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91e0a70767add938306339ea3f3c8df5">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4046ad484b858f3c49eb0449f45e3af5">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada7f2c3690272b52bde0c22223d39dff">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34550e0c5098cf24a2ab86e2ecc67c14">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba7559603648f95b76d128f0a637675c">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34bf70d7723a8e809a7ec2baba5583b1">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60a61ea7de95ccdcb674e8b972969a1f">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bfdb1e3526890736b0c1238adda99c">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87">stm32l073xx.h</a></li>
<li>GPIO_ODR_OD9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga299d40bf9fd9060addf7aba55722e635">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93dffeba98de86ea18fe7c9e6570b6f7">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd30bc31355333492626df0a8e059c6d">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad17cbaccbf7a5c014b2005d02e33f603">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bef372bd65a1453be393daa7e99de41">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga275400985c66b822656adbf6bda7371a">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a393c78d8b0fd53d11f1595d4bc6457">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae72e4d68102cad342649edbebd991111">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4220389846a67df435cd079d536b82e7">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90fbd4e1a73a2c5cded5ba320aa47882">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76f15a7785cedce36146f48f5560c4cc">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce14be013e0e6dc698fac20a05daf21">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d2eaddf3d2f84ed0e60470d5a96e9ee">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga497c99d27681aa46bca4b89f469bcbef">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f919d40e306f4abecf02d8c81c5b504">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8e8cd079ae4fac06f4d93301e80356">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6424d763a1c826146d824c9d5a642eef">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga712b2a3b94fbfb8d0469caca766c937e">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15d797f7e4c674229d03c02167828e5a">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3538f1a9ba370fc895088fc45d925b4d">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1eb18d43ef607fe5606489ee8a4f6e8">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10326128394d19899f7b6ccca5cfbc2b">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2cedbca251c0d967ba6b45377472ee0">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc4f7f3d945d3205658fc5f5b4dfd7b8">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1edbd7818924b3e0b62e8b5ab7be6ab1">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88b1fd96ccb8465689606e7f621080ce">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc4c36bf028a9f2e3706b7144aaec72">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96e97ed68863f54cb3202472faee6f42">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89d48d3fee575daf5571ae5f5e05ae65">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ec62b0ce5a7e911cdd94e1a237235">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa8560e048867c3acf602bab22731927">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc8822e4c81627767f2908a401f6eb8c">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea3673bf8952c0481244bc6113686fb3">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1c3dc402c8db673d5db6d3172c1f81a">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf9c9a9dbd42c47a20e87ec2f8f4b91d">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c5e23c9f0e63ec6f3482155bfffa070">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga824b16a99110dff74d2ba881cf91df65">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab29a92e022b721cb7df75e00ec11a24b">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ccaad48273b2aecce795c3c6c97f6f9">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec1eebd42a1798a75248dfc91d2c2ca7">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a25d744b8317d6a10880328aa77b1ad">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02293c14ff0f444187d41cc26f4ef85c">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61ed5ea98d2d98f9ad1ae2ef6defd359">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae05994ec0f94ccf3a9c2c3021fc525cb">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56c1ab2b85fb1c9ab3e0380b9c36443c">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57f64c5527564f235ecac18cc7167989">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada962913e3eea19ecc7ff60e9865cb86">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd806c6311d17486d17c70a5f993f8e1">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac296d74cdbf144914791a59256125a9e">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3506edae3773ce20d59afe8dc99952e">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb19926021c4f717af9ff5f71d357ec">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga921b415b3e5f170fc627dc253ca1ca65">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca630a42912d1921d43d48737ea35f49">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae64d9e729271ee9e179cc150ce68c5a8">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4917fde457c27e8e99793e022d835951">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc7694a366b71d79e89d0ff0e962834">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f3cb0e208176d26fe46102ee9390b43">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18c6f67a84c536f04c11160d09c4b99a">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c56790fceb5f689ddc4c2df87568d15">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e4520ff8845f2313dc293dadf2cf38a">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81adb78e4de6e567c05bda2d41686a7e">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ba02a88eaaff6de7cf6d9b9d0472ea2">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b36bebef76357b6c3d244b2d15a285d">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88e412cb3b3992bd0bea9dd682a64902">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d14def1b45e83aa562ac48c55fb8f7d">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d91962326a9f59d2a851a3b6381da1">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3edd1018edb2a461c66cd4a6129cf17b">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe98195d170b0a7a6139e48a734af86c">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90645361ff4e65a773a525ddf0ec98f4">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga535fbd4550142511fba2604e418e6c9f">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae54ac3c18c330705d0f8d0c3f53ec42">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f633b922a7d129e1dfd2f025990e50f">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47d128ddba651a98c2a6d1023a32bd81">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2299d08a6854068b87479c466ad1143d">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b57212643af62bcdb843e014727d919">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac96985843e7236fb60b9adac1ac35acc">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91690a5dbd0b830a86989854bfc6acd9">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd50ff60f7f09c4b6dd782825fc90aa">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3ba5c336c1ac84464532c442deb8208">stm32l073xx.h</a></li>
<li>GPIO_OSPEEDER_OSPEED9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32ec8fa336839182f6b53659ca5582b6">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f">stm32l073xx.h</a></li>
<li>GPIO_OTYPER_OT_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa">stm32l073xx.h</a></li>
<li>GPIO_PIN_0&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#ga176efbf43a259b7bb0a85a47401505be">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_1&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#ga6c35af4e75c3cb57bb650feaa7a136b5">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_10&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#gac102c0123cb8bcadc5b590cd940b9e20">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_11&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#ga79f6797ea82c1fb25cd6c0e14e44d312">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_12&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#ga95f9ce5911fa8b209defb969db93ced3">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_13&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#ga173023dced8f9692ade0f1176558ef70">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_14&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_15&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#ga77be5756e80bcdf18e1aa39b35d1d640">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_2&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#ga6eee38b797a7268f04357dfa2759efd2">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_3&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#gadcaf899c018a0dde572b5af783565c62">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_4&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#gab3871e35868deecd260e586ad70d4b83">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_5&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#ga01cc9ed93f6fd12fd3403362779aaa18">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_6&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#ga9089f18f20ec88ee38ce6f27389e6d7e">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_7&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#ga482cb86c2f036e630661a41e8986bcfe">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_8&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_9&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#ga4c503cb4a0dc0d18261080051d9c2daf">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_All&#160;:&#160;<a class="el" href="group___g_p_i_o__pins__define.html#gac04170878de13aa9785f6bd666c9faa5">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_MASK&#160;:&#160;<a class="el" href="group___g_p_i_o___exported___constants.html#gab135afee57cdef0f647ab153f88b6d2f">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_RESET&#160;:&#160;<a class="el" href="group___g_p_i_o___set_reset___definition.html#gga5b3ef0486b179415581eb342e0ea6b43a90af2af95004ea61d76950ff3f2f6ec2">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PIN_SET&#160;:&#160;<a class="el" href="group___g_p_i_o___set_reset___definition.html#gga5b3ef0486b179415581eb342e0ea6b43a746c062509db3ad1e47beed7527f9f8a">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PinState&#160;:&#160;<a class="el" href="group___g_p_i_o___set_reset___definition.html#ga5b3ef0486b179415581eb342e0ea6b43">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PULLDOWN&#160;:&#160;<a class="el" href="group___g_p_i_o__pull__define.html#ga75d958d0410c36da7f27d1f4f5c36c14">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PULLUP&#160;:&#160;<a class="el" href="group___g_p_i_o__pull__define.html#gae689bc8f5c42d6df7bd54a8dd372e072">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_PUPDR_PUPD0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga757af1d9f0ba5f4ed76320b6932e3741">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8da0bf95f1973c18a4a4b7c0aa3d1404">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53f1c72b27ac3f18d6e8c7b366416ba6">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85596aa60b034d0de6ecb98f94a8d036">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga834911368392a16ff6b7e051a7e7ae9c">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga746478979825dcad6323b002906581b9">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga398c010d45105e8e37b1995430a52a94">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd5cdc50a6f6ee671aa1ac39c9048241">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8cc32256e605234ec8bfba9ebbe2d2">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6217b6d33bf54771323d7f55e6fa9c">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf02aa5885737e111d98770d67b858d8e">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe54b8696e32251e874a821819d7c94d">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa52d8b944af9bb59f52c2fd46559abdb">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18557333a95ca1a26bcd1d7f9fe207be">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e71b61abf42a76033e458460793f940">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7ece6fe1df8b61fd7f11f6751693a9">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8">stm32l073xx.h</a></li>
<li>GPIO_PUPDR_PUPD9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">stm32l073xx.h</a></li>
<li>GPIO_SPEED_FREQ_HIGH&#160;:&#160;<a class="el" href="group___g_p_i_o__speed__define.html#gaef5898db71cdb957cd41f940b0087af8">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_SPEED_FREQ_LOW&#160;:&#160;<a class="el" href="group___g_p_i_o__speed__define.html#gab7916c4265bfa1b26a5205ea9c1caa4e">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_SPEED_FREQ_MEDIUM&#160;:&#160;<a class="el" href="group___g_p_i_o__speed__define.html#ga1724a25a9cf00ebf485daeb09cfa1e25">stm32l0xx_hal_gpio.h</a></li>
<li>GPIO_SPEED_FREQ_VERY_HIGH&#160;:&#160;<a class="el" href="group___g_p_i_o__speed__define.html#ga1944cf10e2ab172810d38b681d40b771">stm32l0xx_hal_gpio.h</a></li>
<li>GPIOA&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">stm32l073xx.h</a></li>
<li>GPIOA_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">stm32l073xx.h</a></li>
<li>GPIOB&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">stm32l073xx.h</a></li>
<li>GPIOB_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">stm32l073xx.h</a></li>
<li>GPIOC&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">stm32l073xx.h</a></li>
<li>GPIOC_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">stm32l073xx.h</a></li>
<li>GPIOD&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">stm32l073xx.h</a></li>
<li>GPIOD_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">stm32l073xx.h</a></li>
<li>GPIOE&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">stm32l073xx.h</a></li>
<li>GPIOE_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">stm32l073xx.h</a></li>
<li>GPIOH&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">stm32l073xx.h</a></li>
<li>GPIOH_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">stm32l073xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
