# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:31 on May 05,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# ** Error: (vlog-13069) ./simple.sv(12): near "else": syntax error, unexpected else, expecting ';'.
# ** Error: (vlog-13069) ./simple.sv(16): near "else": syntax error, unexpected else, expecting ';'.
# -- Compiling module simple_testbench
# End time: 17:39:31 on May 05,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./simple.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:49 on May 05,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# ** Error: (vlog-13069) ./simple.sv(12): near "else": syntax error, unexpected else, expecting ';'.
# ** Error: (vlog-13069) ./simple.sv(16): near "else": syntax error, unexpected else, expecting ';'.
# -- Compiling module simple_testbench
# End time: 17:39:49 on May 05,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./simple.sv""
