{
    "nl": "/mnt/c/Users/User/Desktop/Cache_Controller/runs/RUN_2025-11-08_22-02-17/34-openroad-cts/cache_controller.nl.v",
    "pnl": "/mnt/c/Users/User/Desktop/Cache_Controller/runs/RUN_2025-11-08_22-02-17/34-openroad-cts/cache_controller.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/c/Users/User/Desktop/Cache_Controller/runs/RUN_2025-11-08_22-02-17/34-openroad-cts/cache_controller.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/mnt/c/Users/User/Desktop/Cache_Controller/runs/RUN_2025-11-08_22-02-17/34-openroad-cts/cache_controller.odb",
    "sdc": "/mnt/c/Users/User/Desktop/Cache_Controller/runs/RUN_2025-11-08_22-02-17/34-openroad-cts/cache_controller.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/c/Users/User/Desktop/Cache_Controller/runs/RUN_2025-11-08_22-02-17/12-openroad-staprepnr/nom_tt_025C_1v80/cache_controller__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/c/Users/User/Desktop/Cache_Controller/runs/RUN_2025-11-08_22-02-17/12-openroad-staprepnr/nom_ss_100C_1v60/cache_controller__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/c/Users/User/Desktop/Cache_Controller/runs/RUN_2025-11-08_22-02-17/12-openroad-staprepnr/nom_ff_n40C_1v95/cache_controller__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/mnt/c/Users/User/Desktop/Cache_Controller/runs/RUN_2025-11-08_22-02-17/05-yosys-jsonheader/cache_controller.h.json",
    "vh": "/mnt/c/Users/User/Desktop/Cache_Controller/runs/RUN_2025-11-08_22-02-17/28-odb-writeverilogheader/cache_controller.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 3,
        "design__inferred_latch__count": 0,
        "design__instance__count": 14660,
        "design__instance__area": 143201,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 199,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.0171298,
        "power__switching__total": 0.00441751,
        "power__leakage__total": 6.81916e-08,
        "power__total": 0.0215474,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.440294,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.420958,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.18124,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 2.35388,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.18124,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 7217,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 166,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 43,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.625693736754345,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -20.670225227620705,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -17529.19210511503,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -20.670225227620705,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.625694,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 3168,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 6412,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 166,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 43,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.030642961257989303,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": -1.4023573810237788,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": -256.6185985232479,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": -1.4023573810237788,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.030643,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 183,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 199,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.440294,
        "clock__skew__worst_setup": 0.420958,
        "timing__hold__ws": 0.18124,
        "timing__setup__ws": 2.35388,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.18124,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 515.19 525.91",
        "design__core__bbox": "5.52 10.88 509.22 514.08",
        "design__io": 330,
        "design__die__area": 270944,
        "design__core__area": 253462,
        "design__instance__count__stdcell": 14660,
        "design__instance__area__stdcell": 143201,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.564981,
        "design__instance__utilization__stdcell": 0.564981,
        "design__instance__count__class:inverter": 19,
        "design__instance__count__class:sequential_cell": 3117,
        "design__instance__count__class:multi_input_combinational_cell": 5754,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 370,
        "design__instance__count__class:tap_cell": 3553,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 328,
        "design__io__hpwl": 42818504,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 3764.49,
        "design__instance__displacement__mean": 0.25,
        "design__instance__displacement__max": 13.495,
        "route__wirelength__estimated": 368128,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 1651,
        "design__instance__count__class:clock_buffer": 362,
        "design__instance__count__class:clock_inverter": 204
    }
}