
---------- Begin Simulation Statistics ----------
final_tick                                 1099602800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182651                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407880                       # Number of bytes of host memory used
host_op_rate                                   318346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.38                       # Real time elapsed on the host
host_tick_rate                               96630696                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2078454                       # Number of instructions simulated
sim_ops                                       3622588                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001100                       # Number of seconds simulated
sim_ticks                                  1099602800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               439112                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24431                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            464479                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             239530                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          439112                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           199582                       # Number of indirect misses.
system.cpu.branchPred.lookups                  490919                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11500                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12334                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2383066                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1939537                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24542                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     347592                       # Number of branches committed
system.cpu.commit.bw_lim_events                601625                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          884833                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2078454                       # Number of instructions committed
system.cpu.commit.committedOps                3622588                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2345646                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.544388                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724365                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1161183     49.50%     49.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       179947      7.67%     57.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       172532      7.36%     64.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230359      9.82%     74.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       601625     25.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2345646                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      77641                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9634                       # Number of function calls committed.
system.cpu.commit.int_insts                   3564541                       # Number of committed integer instructions.
system.cpu.commit.loads                        496019                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20823      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2846478     78.58%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1426      0.04%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38160      1.05%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3028      0.08%     80.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.17%     80.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11857      0.33%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12774      0.35%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7815      0.22%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.03%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          476241     13.15%     94.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         163097      4.50%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19778      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12347      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3622588                       # Class of committed instruction
system.cpu.commit.refs                         671463                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2078454                       # Number of Instructions Simulated
system.cpu.committedOps                       3622588                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.322622                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.322622                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8213                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34924                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50703                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4521                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1026281                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4724525                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   299232                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1147585                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24601                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89214                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      579030                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2023                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      194905                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.fetch.Branches                      490919                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    243451                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2226092                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4690                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2847234                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           773                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49202                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178580                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             335304                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             251030                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.035731                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2586913                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.933191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930430                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1231245     47.60%     47.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74686      2.89%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60543      2.34%     52.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76530      2.96%     55.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1143909     44.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2586913                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    127496                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70066                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218227200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218227200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218227200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218227200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218226800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218226800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8750400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8750000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       589200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       589200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       589200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       588800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4616400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4785600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4984800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4788800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78834000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78840000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78883200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78862400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1663814400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          162095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29048                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   377511                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.510259                       # Inst execution rate
system.cpu.iew.exec_refs                       775548                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     194892                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  695988                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                611262                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                955                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               568                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               205150                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4507378                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                580656                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34882                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4151713                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3393                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8314                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24601                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14597                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           628                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40060                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115241                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29705                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             71                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20831                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8217                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5809982                       # num instructions consuming a value
system.cpu.iew.wb_count                       4129370                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567192                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3295375                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.502131                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4136294                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6431334                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3564333                       # number of integer regfile writes
system.cpu.ipc                               0.756074                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.756074                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27059      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3273408     78.19%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1459      0.03%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42292      1.01%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4599      0.11%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1292      0.03%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6934      0.17%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15637      0.37%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14642      0.35%     80.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8407      0.20%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2319      0.06%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               564941     13.49%     94.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              183895      4.39%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26043      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13672      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4186599                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   94987                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              191318                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        91401                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             138641                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4064553                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10786851                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4037969                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5253586                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4506245                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4186599                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1133                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          884779                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18062                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            373                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1322389                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2586913                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.618376                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669388                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1172472     45.32%     45.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              174581      6.75%     52.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              302230     11.68%     63.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              342962     13.26%     77.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              594668     22.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2586913                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.522949                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      243581                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           382                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              7841                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2444                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               611262                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              205150                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1565767                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2749008                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  843396                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4953571                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               54                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46932                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   349823                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14510                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4394                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12147549                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4649110                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6347835                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1177746                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72200                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24601                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                171000                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1394238                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            165013                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7379712                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20347                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                900                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207702                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            952                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6251442                       # The number of ROB reads
system.cpu.rob.rob_writes                     9257015                       # The number of ROB writes
system.cpu.timesIdled                            1625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38462                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              437                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          661                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            661                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               91                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23020                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12244                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1349                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8099                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1328                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1328                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12244                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       954944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       954944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  954944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13572                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13572    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13572                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11390227                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29466873                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17780                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4125                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24003                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                936                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2091                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2091                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17780                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8495                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49833                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58328                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       186688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1262400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1449088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10478                       # Total snoops (count)
system.l2bus.snoopTraffic                       86656                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30344                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014830                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120874                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29894     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30344                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20344797                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19038608                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3501999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1099602800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       239842                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           239842                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       239842                       # number of overall hits
system.cpu.icache.overall_hits::total          239842                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3609                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3609                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3609                       # number of overall misses
system.cpu.icache.overall_misses::total          3609                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    177879999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    177879999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    177879999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    177879999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       243451                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       243451                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       243451                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       243451                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014824                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014824                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014824                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014824                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49287.891106                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49287.891106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49287.891106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49287.891106                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          691                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          691                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          691                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          691                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2918                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2918                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2918                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2918                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143485999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143485999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143485999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143485999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011986                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011986                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011986                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011986                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49172.720699                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49172.720699                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49172.720699                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49172.720699                       # average overall mshr miss latency
system.cpu.icache.replacements                   2662                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       239842                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          239842                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3609                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3609                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    177879999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    177879999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       243451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       243451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014824                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014824                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49287.891106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49287.891106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          691                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          691                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2918                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2918                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143485999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143485999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011986                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011986                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49172.720699                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49172.720699                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.499659                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              233882                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2662                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.859504                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.499659                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990233                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990233                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            489820                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           489820                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       678333                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           678333                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       678333                       # number of overall hits
system.cpu.dcache.overall_hits::total          678333                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34983                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34983                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34983                       # number of overall misses
system.cpu.dcache.overall_misses::total         34983                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1691212399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1691212399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1691212399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1691212399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       713316                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       713316                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       713316                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       713316                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049043                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049043                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049043                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049043                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48343.835549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48343.835549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48343.835549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48343.835549                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28590                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               784                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.466837                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1769                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2774                       # number of writebacks
system.cpu.dcache.writebacks::total              2774                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22378                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22378                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12605                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12605                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12605                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4348                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16953                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    578640399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    578640399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    578640399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249074896                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    827715295                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017671                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017671                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017671                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023766                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45905.624673                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45905.624673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45905.624673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57284.934683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48824.119330                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15929                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       505010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          505010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32854                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32854                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1587026000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1587026000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       537864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       537864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48305.411822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48305.411822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22339                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22339                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477591200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477591200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45419.990490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45419.990490                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       173323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         173323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2129                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2129                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104186399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104186399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       175452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       175452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48936.777360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48936.777360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101049199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101049199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48348.899043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48348.899043                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4348                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4348                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249074896                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249074896                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57284.934683                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57284.934683                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.018386                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633496                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15929                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.769979                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   741.765159                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   236.253227                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.724380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.230716                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          804                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          286                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.214844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1443585                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1443585                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             952                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4957                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          908                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6817                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            952                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4957                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          908                       # number of overall hits
system.l2cache.overall_hits::total               6817                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1963                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7646                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3440                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13049                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1963                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7646                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3440                       # number of overall misses
system.l2cache.overall_misses::total            13049                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    131957200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    521585200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239053968                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    892596368                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    131957200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    521585200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239053968                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    892596368                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2915                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12603                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4348                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19866                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2915                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12603                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4348                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19866                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.673413                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606681                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.791168                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656851                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.673413                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606681                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.791168                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656851                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67222.210902                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68216.740779                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69492.432558                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68403.430761                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67222.210902                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68216.740779                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69492.432558                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68403.430761                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    7                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1349                       # number of writebacks
system.l2cache.writebacks::total                 1349                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1963                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7634                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3422                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13019                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1963                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7634                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3422                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          553                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13572                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116253200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    460130400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211099186                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    787482786                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116253200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    460130400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211099186                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32908691                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    820391477                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.673413                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605729                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.787029                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655341                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.673413                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605729                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.787029                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683177                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59222.210902                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60273.827613                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61688.832846                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60487.194562                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59222.210902                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60273.827613                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61688.832846                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59509.386980                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60447.353154                       # average overall mshr miss latency
system.l2cache.replacements                      9537                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2776                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2776                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2776                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2776                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          348                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          348                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          553                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          553                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32908691                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32908691                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59509.386980                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59509.386980                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          758                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              758                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1333                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1333                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92179600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92179600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2091                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2091                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.637494                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.637494                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69151.987997                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69151.987997                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1328                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1328                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81399600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81399600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.635103                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.635103                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61294.879518                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61294.879518                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          952                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4199                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          908                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6059                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1963                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6313                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3440                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11716                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    131957200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429405600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239053968                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    800416768                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2915                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10512                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4348                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17775                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.673413                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600552                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.791168                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659128                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67222.210902                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68019.261841                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69492.432558                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68318.262888                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1963                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6306                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3422                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11691                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116253200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378730800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211099186                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    706083186                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.673413                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599886                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.787029                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657722                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59222.210902                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60058.801142                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61688.832846                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60395.448294                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3716.890945                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26053                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9537                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.731781                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.657708                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   288.010125                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2370.260020                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   904.168708                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   140.794384                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003334                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.070315                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.578677                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220744                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034374                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907444                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1144                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2952                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          127                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1010                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          900                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1941                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279297                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321217                       # Number of tag accesses
system.l2cache.tags.data_accesses              321217                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1099602800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          488576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              868608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125632                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125632                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1963                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7634                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3422                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          553                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13572                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1349                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1349                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          114252165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          444320440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    199170100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32186168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              789928872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     114252165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         114252165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78515624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78515624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78515624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         114252165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         444320440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    199170100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32186168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             868444497                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1267350800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1187783                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407880                       # Number of bytes of host memory used
host_op_rate                                  2072565                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.37                       # Real time elapsed on the host
host_tick_rate                               70794083                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2814385                       # Number of instructions simulated
sim_ops                                       4910952                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000168                       # Number of seconds simulated
sim_ticks                                   167748000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                66533                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               948                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             66488                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              64974                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           66533                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1559                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66637                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      65                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          147                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2976264                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   615399                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               948                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      64212                       # Number of branches committed
system.cpu.commit.bw_lim_events                292904                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           15407                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               735931                       # Number of instructions committed
system.cpu.commit.committedOps                1288364                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       412744                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.121460                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.389221                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         9377      2.27%      2.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       105359     25.53%     27.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3923      0.95%     28.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1181      0.29%     29.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       292904     70.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       412744                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                   1287181                       # Number of committed integer instructions.
system.cpu.commit.loads                         65353                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          933      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1214382     94.26%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.00%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.01%     94.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.01%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           65159      5.06%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7175      0.56%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      0.02%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1288364                       # Class of committed instruction
system.cpu.commit.refs                          72636                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      735931                       # Number of Instructions Simulated
system.cpu.committedOps                       1288364                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.569850                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.569850                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           32                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           30                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           74                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             6                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 62190                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1313319                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    23309                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    288363                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    951                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 42132                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       66462                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            14                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        7359                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       66637                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2379                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        412513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    82                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         762237                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1902                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.158898                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               3481                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              65039                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.817576                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             416945                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.201981                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.449113                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    57662     13.83%     13.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6713      1.61%     15.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    38063      9.13%     24.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5817      1.40%     25.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   308690     74.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               416945                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1123                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      685                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     81288400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     81288400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     81288400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     81288400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     81288800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     81288800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        41600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        40400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      7386800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      7387600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      7390800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      7388800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      517518000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  982                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    64402                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.086442                       # Inst execution rate
system.cpu.iew.exec_refs                        73819                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7359                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5037                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 66865                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                24                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 7422                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1303771                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 66460                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               538                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1294361                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    951                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    20                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              203                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1512                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          140                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          185                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            797                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3256940                       # num instructions consuming a value
system.cpu.iew.wb_count                       1293803                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.366792                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1194620                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.085111                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1294099                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2586325                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1220860                       # number of integer regfile writes
system.cpu.ipc                               1.754849                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.754849                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1104      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1219328     94.16%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    71      0.01%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  48      0.00%     94.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.00%     94.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   55      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  120      0.01%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  125      0.01%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  53      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 62      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                66200      5.11%     99.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7266      0.56%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             309      0.02%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            109      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1294898                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     937                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1899                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          888                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1621                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1292857                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3005198                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1292915                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1317560                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1303739                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1294898                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           15407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               355                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        45842                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        416945                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.105681                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.177743                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               10828      2.60%      2.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               43482     10.43%     13.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               74050     17.76%     30.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               51024     12.24%     43.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              237561     56.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          416945                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.087722                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2379                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              6519                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6449                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                66865                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                7422                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  202499                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                           419370                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    7162                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1829168                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  36888                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    43893                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     52                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    12                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5835869                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1310539                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1859869                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    307340                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    207                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    951                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 56912                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    30703                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1668                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2618921                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            687                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    112624                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1423611                       # The number of ROB reads
system.cpu.rob.rob_writes                     2611748                       # The number of ROB writes
system.cpu.timesIdled                              27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            222                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                7                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           54                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           111                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 53                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               50                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            53                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                57                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      57    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  57                       # Request fanout histogram
system.membus.reqLayer2.occupancy               50803                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             122797                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 106                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            22                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               147                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 5                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            106                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          168                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          165                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     333                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                58                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                169                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041420                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.199852                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      162     95.86%     95.86% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      4.14%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  169                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               66000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               105591                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               67200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       167748000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2278                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2278                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2278                       # number of overall hits
system.cpu.icache.overall_hits::total            2278                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          101                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            101                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          101                       # number of overall misses
system.cpu.icache.overall_misses::total           101                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      4030000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4030000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      4030000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4030000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2379                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2379                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2379                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2379                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.042455                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042455                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.042455                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042455                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39900.990099                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39900.990099                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39900.990099                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39900.990099                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2412800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2412800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2412800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2412800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023539                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023539                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023539                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023539                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43085.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43085.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43085.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43085.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                     56                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2278                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2278                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          101                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           101                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      4030000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4030000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.042455                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042455                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39900.990099                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39900.990099                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2412800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2412800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023539                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023539                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43085.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43085.714286                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 957                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                56                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.089286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4814                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4814                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        73439                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            73439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        73439                       # number of overall hits
system.cpu.dcache.overall_hits::total           73439                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          100                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            100                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          100                       # number of overall misses
system.cpu.dcache.overall_misses::total           100                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3092800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3092800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3092800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3092800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        73539                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        73539                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        73539                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        73539                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001360                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001360                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001360                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001360                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        30928                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        30928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        30928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        30928                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 6                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           18                       # number of writebacks
system.cpu.dcache.writebacks::total                18                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           54                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           46                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           46                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            9                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1714400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1714400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1714400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       197590                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1911990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000626                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000626                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000626                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000748                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37269.565217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37269.565217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37269.565217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 21954.444444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34763.454545                       # average overall mshr miss latency
system.cpu.dcache.replacements                     55                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        66161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           66161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2814000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2814000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        66256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        66256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29621.052632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29621.052632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1439600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1439600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35112.195122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35112.195122                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       278800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       278800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         7283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000687                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000687                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        55760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        55760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       274800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       274800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000687                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000687                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        54960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        54960                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            9                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            9                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       197590                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       197590                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 21954.444444                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 21954.444444                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2610                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                55                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.454545                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   812.877636                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   211.122364                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.793826                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.206174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          211                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          813                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.206055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.793945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            147133                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           147133                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              23                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              24                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  54                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             23                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             24                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                 54                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            33                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            22                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                57                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           33                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           22                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            2                       # number of overall misses
system.l2cache.overall_misses::total               57                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2152000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1455600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       131197                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3738797                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2152000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1455600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       131197                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3738797                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           56                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           46                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            9                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             111                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           56                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           46                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            9                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            111                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.589286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.478261                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.222222                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.513514                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.589286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.478261                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.222222                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.513514                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65212.121212                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66163.636364                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65598.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65592.929825                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65212.121212                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66163.636364                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65598.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65592.929825                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           33                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           22                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           33                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           22                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1888000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1279600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       115197                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3282797                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1888000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1279600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       115197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3282797                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.589286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.478261                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.222222                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.513514                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.589286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.478261                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.222222                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.513514                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57212.121212                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58163.636364                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57598.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57592.929825                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57212.121212                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58163.636364                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57592.929825                       # average overall mshr miss latency
system.l2cache.replacements                        58                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           18                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           18                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           18                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           18                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       260400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       260400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            5                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.800000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        65100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        65100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       228400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       228400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        57100                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        57100                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           53                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           33                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           53                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2152000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1195200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       131197                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3478397                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          106                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.589286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.439024                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.222222                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65212.121212                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        66400                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65598.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65630.132075                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           33                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           53                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1888000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1051200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       115197                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3054397                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.589286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.439024                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.222222                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57212.121212                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        58400                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57598.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57630.132075                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    174                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   58                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                        3                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.004757                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1077.158755                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1853.363068                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1000.473420                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          125                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009767                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.262978                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.452481                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.244256                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030518                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1127                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2969                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1094                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           33                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2790                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.275146                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.724854                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1834                       # Number of tag accesses
system.l2cache.tags.data_accesses                1834                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    167748000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               22                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   57                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           12590314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            8393543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       763049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               21746906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      12590314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          12590314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1526099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1526099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1526099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          12590314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           8393543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       763049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              23273005                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1295112800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               10607507                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414024                       # Number of bytes of host memory used
host_op_rate                                 18524170                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.27                       # Real time elapsed on the host
host_tick_rate                              103855090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2834555                       # Number of instructions simulated
sim_ops                                       4951437                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27762000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7364                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1020                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6931                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2110                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7364                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5254                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7931                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     372                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          863                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     25971                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17364                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1042                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3996                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5903                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20167                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                20170                       # Number of instructions committed
system.cpu.commit.committedOps                  40485                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        41927                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.965607                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.492147                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        27101     64.64%     64.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3583      8.55%     73.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2730      6.51%     79.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2610      6.23%     85.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5903     14.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        41927                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     39334                       # Number of committed integer instructions.
system.cpu.commit.loads                          6051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.70%      0.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            29379     72.57%     73.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              14      0.03%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.56%     73.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.35%     74.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.55%     74.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.27%     75.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.50%     75.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.76%     76.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.64%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.20%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5201     12.85%     89.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2642      6.53%     96.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      2.10%     98.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             40485                       # Class of committed instruction
system.cpu.commit.refs                           9255                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       20170                       # Number of Instructions Simulated
system.cpu.committedOps                         40485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.441001                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.441001                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           56                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          149                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          260                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            32                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17178                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  68547                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11553                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     16659                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1048                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1348                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7931                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            96                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3992                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        7931                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4479                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         33387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   367                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          37729                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2096                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.114271                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              13178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2482                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.543606                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              47786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.586887                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.897453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27195     56.91%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1070      2.24%     59.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1116      2.34%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1091      2.28%     63.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    17314     36.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                47786                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3822                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2307                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2620000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2619600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2619600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2619600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2619600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2619600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        55200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       129200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       128000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       126400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       129200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1244800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1235200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1238400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1242400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       21474800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21619                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1282                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4827                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.760421                       # Inst execution rate
system.cpu.iew.exec_refs                        11896                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3983                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10397                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8976                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                31                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4550                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               60642                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7913                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1544                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 52777                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     38                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     5                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1048                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    76                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              379                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2927                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1346                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1138                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            144                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     60133                       # num instructions consuming a value
system.cpu.iew.wb_count                         52005                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.610646                       # average fanout of values written-back
system.cpu.iew.wb_producers                     36720                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.749298                       # insts written-back per cycle
system.cpu.iew.wb_sent                          52303                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    75898                       # number of integer regfile reads
system.cpu.int_regfile_writes                   41087                       # number of integer regfile writes
system.cpu.ipc                               0.290613                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.290613                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               634      1.17%      1.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 39293     72.34%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.03%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   263      0.48%     74.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 194      0.36%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.43%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  130      0.24%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  349      0.64%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  393      0.72%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 285      0.52%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                125      0.23%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7128     13.12%     90.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3512      6.47%     96.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1140      2.10%     98.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            621      1.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  54318                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3535                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7116                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3335                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5338                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  50149                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             149715                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        48670                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             75477                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      60330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     54318                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 312                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               406                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            184                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        26789                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         47786                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.136693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.553504                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28364     59.36%     59.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3647      7.63%     66.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4011      8.39%     75.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4407      9.22%     84.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7357     15.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           47786                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.782624                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4504                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               182                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              219                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8976                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4550                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   22784                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            69405                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12002                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 48315                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    374                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12502                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    487                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    42                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                166607                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  65859                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               76708                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     16961                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1388                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1048                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2625                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28417                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5429                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            96678                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2648                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2513                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            162                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        96676                       # The number of ROB reads
system.cpu.rob.rob_writes                      127210                       # The number of ROB writes
system.cpu.timesIdled                             274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1439                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               46                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           733                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.membus.trans_dist::CleanEvict              336                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           372                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        25408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        25408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   25408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               379                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     379    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 379                       # Request fanout histogram
system.membus.reqLayer2.occupancy              322031                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             818569                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 709                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            94                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1013                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            710                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1366                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          792                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2158                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        21760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    50880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               388                       # Total snoops (count)
system.l2bus.snoopTraffic                        1152                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1108                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.046029                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.209642                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1057     95.40%     95.40% # Request fanout histogram
system.l2bus.snoop_fanout::1                       51      4.60%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1108                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              316800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               646366                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              546000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27762000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3919                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3919                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3919                       # number of overall hits
system.cpu.icache.overall_hits::total            3919                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          560                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            560                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          560                       # number of overall misses
system.cpu.icache.overall_misses::total           560                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23097200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23097200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23097200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23097200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4479                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4479                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4479                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4479                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.125028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.125028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.125028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.125028                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        41245                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        41245                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        41245                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        41245                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          104                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          456                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          456                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18032000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18032000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.101808                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.101808                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.101808                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.101808                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39543.859649                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39543.859649                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39543.859649                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39543.859649                       # average overall mshr miss latency
system.cpu.icache.replacements                    455                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3919                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3919                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          560                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           560                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23097200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23097200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.125028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.125028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        41245                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        41245                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18032000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18032000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.101808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.101808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39543.859649                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39543.859649                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14629                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               711                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.575246                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9413                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9413                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10260                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10260                       # number of overall hits
system.cpu.dcache.overall_hits::total           10260                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          460                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            460                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          460                       # number of overall misses
system.cpu.dcache.overall_misses::total           460                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19382000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19382000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19382000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19382000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10720                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10720                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10720                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10720                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042910                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042910                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042910                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042910                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42134.782609                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42134.782609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42134.782609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42134.782609                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          143                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.428571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                26                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           76                       # number of writebacks
system.cpu.dcache.writebacks::total                76                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          228                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          228                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          232                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           32                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9432000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2191166                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11623166                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021642                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021642                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021642                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024627                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40655.172414                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40655.172414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40655.172414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68473.937500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44027.143939                       # average overall mshr miss latency
system.cpu.dcache.replacements                    264                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          450                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           450                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18840000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18840000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059920                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059920                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41866.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41866.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8898000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8898000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40081.081081                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40081.081081                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       542000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       542000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        54200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        54200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       534000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       534000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        53400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        53400                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           32                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           32                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2191166                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2191166                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68473.937500                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 68473.937500                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              143198                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1288                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            111.178571                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   836.874650                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   187.125350                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.817260                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.182740                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          164                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          860                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          653                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.160156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21704                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21704                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             226                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             112                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 340                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            226                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            112                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                340                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           230                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           120                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               380                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          230                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          120                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           30                       # number of overall misses
system.l2cache.overall_misses::total              380                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15582400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8198800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2159969                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     25941169                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15582400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8198800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2159969                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     25941169                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          456                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          232                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             720                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          456                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          232                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           32                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            720                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.504386                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.517241                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.937500                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.527778                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.504386                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.517241                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.937500                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.527778                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67749.565217                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68323.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 71998.966667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68266.234211                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67749.565217                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68323.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 71998.966667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68266.234211                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             18                       # number of writebacks
system.l2cache.writebacks::total                   18                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          230                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          120                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          380                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          120                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           30                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          380                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13750400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7238800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1919969                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22909169                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13750400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7238800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1919969                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     22909169                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.504386                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.517241                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.937500                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.527778                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.504386                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.517241                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.937500                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.527778                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59784.347826                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60323.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63998.966667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60287.286842                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59784.347826                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60323.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63998.966667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60287.286842                       # average overall mshr miss latency
system.l2cache.replacements                       388                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           76                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           76                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           76                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           76                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       496800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       496800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.700000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.700000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70971.428571                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70971.428571                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       440800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       440800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62971.428571                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62971.428571                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          226                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          109                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          337                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          230                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          113                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          373                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15582400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7702000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2159969                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25444369                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          456                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          222                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          710                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.504386                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.509009                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.937500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.525352                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67749.565217                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68159.292035                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 71998.966667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68215.466488                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          230                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          113                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          373                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13750400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6798000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1919969                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22468369                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.504386                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.509009                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.937500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.525352                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59784.347826                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60159.292035                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63998.966667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60236.914209                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14039                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4484                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.130910                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.033038                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1149.813231                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1821.703709                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   961.066549                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   120.383474                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010506                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.280716                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.444752                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234635                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.029390                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1015                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3081                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          950                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           34                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2557                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.247803                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.752197                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11884                       # Number of tag accesses
system.l2cache.tags.data_accesses               11884                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27762000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14656                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14656                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1152                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1152                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              229                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              120                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  379                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            18                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  18                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          527915856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          276637130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     69159282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              873712269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     527915856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         527915856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        41495569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              41495569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        41495569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         527915856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         276637130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     69159282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             915207838                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
