Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 11:06:56 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.489        0.000                      0                 1464        0.100        0.000                      0                 1464       54.305        0.000                       0                   535  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.489        0.000                      0                 1460        0.100        0.000                      0                 1460       54.305        0.000                       0                   535  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.518        0.000                      0                    4        0.575        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.028ns  (logic 60.691ns (57.786%)  route 44.337ns (42.215%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=25 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         2.544     8.149    sm/D_states_q[5]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     8.301 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.969     9.271    sm/ram_reg_i_147_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.326     9.597 f  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.474    10.070    sm/ram_reg_i_125_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.350    11.544    L_reg/M_sm_ra1[0]
    SLICE_X47Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.668 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.187    12.855    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.007 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.116    14.123    sm/M_alum_a[31]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.326    14.449 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.449    alum/S[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.981 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.981    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.095 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.209 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.209    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.323 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.323    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.437 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.437    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.551 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.551    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.665    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.779    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.050 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.894    16.943    alum/temp_out0[31]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.373    17.316 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.866 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.094 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.094    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.208 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.208    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.322 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.322    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.436 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.436    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.550 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.550    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.664 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.821 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.907    19.729    alum/temp_out0[30]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.058 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.058    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.608 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.608    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.722    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.836    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.950 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.950    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.064    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.178 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.178    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.292 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    21.301    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.415    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.572 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.879    22.451    alum/temp_out0[29]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    22.780 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.330    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.009    23.453    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.567    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.681 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.681    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.795 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.795    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.909 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.909    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.023 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.023    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.137 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.137    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.294 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.241    25.535    alum/temp_out0[28]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.864 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.864    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.414 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.414    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.528 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.528    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.642 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.642    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.756    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.870 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.870    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.993    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.378 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.987    28.365    alum/temp_out0[27]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.694 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.227 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.344 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.344    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.461 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.461    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.578    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.695 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.695    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.812 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.812    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.929 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    29.938    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.055 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.055    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.212 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.089    31.301    alum/temp_out0[26]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.332    31.633 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.633    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.183 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.183    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.297 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.297    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.411 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.411    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.525 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.525    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.639 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.648    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.147 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.143    34.290    alum/temp_out0[25]
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.075 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.075    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.189    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.303    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.417    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.531 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    35.540    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.654    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.768    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.882    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.039 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.433    37.472    alum/temp_out0[24]
    SLICE_X15Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.257 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    39.064    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.221 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.193    alum/temp_out0[23]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.522 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    40.522    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.055 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    41.055    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.172    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.289 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.289    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.406 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.523 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.523    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.640 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.640    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.757 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.757    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.874 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.874    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.031 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.205    43.237    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.040 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.040    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.157 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.157    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.274 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.274    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.391 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.391    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.508 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.508    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.625 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.625    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.742 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.859 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    44.868    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.025 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    46.004    alum/temp_out0[21]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.336 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.886 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.886    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.000    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.114    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.228 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.228    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.342 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.342    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.456 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.456    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.570 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.570    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.684 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.684    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.841 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.096    48.937    alum/temp_out0[20]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.722 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.836 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.836    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.950 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.950    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.064 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.064    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.178 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.178    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.292 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.292    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.406 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.406    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.520 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.520    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.677 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.927    51.603    alum/temp_out0[19]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    51.932 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.932    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.482 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.482    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.596 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.596    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.710 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.437 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.111    54.548    alum/temp_out0[18]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.333 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.333    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.447 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.447    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.561 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.561    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.675 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.675    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.789 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.789    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.903 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.903    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.017 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.017    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.131 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.131    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.288 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.114    57.403    alum/temp_out0[17]
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.329    57.732 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.282 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.396    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.510 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.510    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.624 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.624    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.738 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.738    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.852 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.966 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.966    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.080 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.080    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.237 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.161    60.398    alum/temp_out0[16]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.727 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.727    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.277 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.277    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.391    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.505    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.619    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.733 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.733    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.847 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.847    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.961 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.961    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.075 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    62.084    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.241 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.112    63.352    alum/temp_out0[15]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.681 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.681    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.214 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.214    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.331 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.331    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.448 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.448    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.565 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.565    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.682 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.682    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.799 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.916 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.916    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.033 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.042    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.199 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.277    66.477    alum/temp_out0[14]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.332    66.809 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    66.809    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.342 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.342    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.459 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.459    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.576 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.576    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.693 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.693    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.810 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.810    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.927 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.927    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.044 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.044    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.161 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.318 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.044    69.362    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.694 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    69.694    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.227 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.227    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.344 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.344    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.461 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.461    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.578 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.578    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.695 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.812 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.812    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.929 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.046 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.046    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.203 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.003    72.206    alum/temp_out0[12]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    72.538 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.538    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.088 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.088    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.202 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.202    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.316 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.316    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.430 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.430    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.544 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.544    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.658 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.772 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.772    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.886 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.886    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.043 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.005    75.048    alum/temp_out0[11]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    75.377 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.377    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.927 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.927    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.041    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.155    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.269 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.269    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.383 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.383    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.497 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.497    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.611 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.611    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.725 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.725    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.882 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.276    78.158    alum/temp_out0[10]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.487 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.002 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.002    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.116 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.230 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.230    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.344 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.344    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.458 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.458    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.572    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.686 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.686    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.843 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.934    80.777    alum/temp_out0[9]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.106 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.656 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.656    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.770 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.770    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.884 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.884    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.998 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.998    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.112 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.112    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.226 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.340 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.835    83.446    alum/temp_out0[8]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.775 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.775    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.308 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.308    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.425 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.425    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.542 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.542    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.659 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.776 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.776    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.893 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.284 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.962    86.246    alum/temp_out0[7]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    86.578 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.578    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.128 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.974    89.057    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.386 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.386    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.919 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.919    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.036 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.036    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.153 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.153    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.270 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.387 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.504 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.738 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.738    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.895 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.873    91.768    alum/temp_out0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.100 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.650 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.764 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.992 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.992    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.106 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.106    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.220 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.220    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.334 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.334    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.448 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.605 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.921    94.526    alum/temp_out0[4]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.855 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.855    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.405 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.405    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.519 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.519    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.633 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.633    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.747 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.861 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.861    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.975 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.975    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.089 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.089    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.203 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.360 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.177    97.538    alum/temp_out0[3]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.338 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.338    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.455 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.455    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.572 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.572    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.689 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.806 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.806    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.923 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.923    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.040 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.040    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.157 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.157    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.314 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.115   100.428    alum/temp_out0[2]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.332   100.760 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.760    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.310 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.310    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.424    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.652 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.766 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.766    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.880 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.880    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.994 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.994    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.108 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.265 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.958   103.224    alum/temp_out0[1]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.009 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.123 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   104.123    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.237 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.237    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.351 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   104.351    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.465 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.465    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.579 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.579    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.693 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.693    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.807 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.807    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.964 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.629   105.593    sm/temp_out0[0]
    SLICE_X39Y10         LUT5 (Prop_lut5_I4_O)        0.329   105.922 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.922    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   106.134 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   106.430    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   106.729 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.581   107.310    sm/M_alum_out[0]
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124   107.434 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.641   108.075    display/M_sm_bra[0]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124   108.199 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           1.048   109.247    sm/override_address
    SLICE_X47Y4          LUT6 (Prop_lut6_I4_O)        0.124   109.371 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.806   110.177    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.667    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.667    
                         arrival time                        -110.177    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.937ns  (logic 60.691ns (57.836%)  route 44.246ns (42.164%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=25 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         2.544     8.149    sm/D_states_q[5]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     8.301 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.969     9.271    sm/ram_reg_i_147_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.326     9.597 f  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.474    10.070    sm/ram_reg_i_125_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.350    11.544    L_reg/M_sm_ra1[0]
    SLICE_X47Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.668 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.187    12.855    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.007 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.116    14.123    sm/M_alum_a[31]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.326    14.449 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.449    alum/S[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.981 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.981    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.095 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.209 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.209    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.323 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.323    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.437 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.437    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.551 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.551    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.665    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.779    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.050 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.894    16.943    alum/temp_out0[31]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.373    17.316 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.866 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.094 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.094    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.208 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.208    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.322 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.322    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.436 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.436    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.550 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.550    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.664 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.821 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.907    19.729    alum/temp_out0[30]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.058 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.058    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.608 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.608    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.722    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.836    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.950 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.950    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.064    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.178 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.178    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.292 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    21.301    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.415    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.572 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.879    22.451    alum/temp_out0[29]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    22.780 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.330    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.009    23.453    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.567    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.681 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.681    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.795 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.795    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.909 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.909    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.023 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.023    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.137 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.137    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.294 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.241    25.535    alum/temp_out0[28]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.864 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.864    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.414 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.414    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.528 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.528    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.642 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.642    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.756    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.870 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.870    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.993    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.378 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.987    28.365    alum/temp_out0[27]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.694 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.227 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.344 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.344    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.461 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.461    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.578    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.695 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.695    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.812 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.812    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.929 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    29.938    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.055 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.055    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.212 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.089    31.301    alum/temp_out0[26]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.332    31.633 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.633    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.183 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.183    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.297 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.297    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.411 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.411    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.525 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.525    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.639 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.648    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.147 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.143    34.290    alum/temp_out0[25]
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.075 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.075    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.189    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.303    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.417    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.531 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    35.540    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.654    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.768    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.882    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.039 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.433    37.472    alum/temp_out0[24]
    SLICE_X15Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.257 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    39.064    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.221 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.193    alum/temp_out0[23]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.522 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    40.522    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.055 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    41.055    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.172    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.289 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.289    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.406 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.523 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.523    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.640 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.640    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.757 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.757    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.874 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.874    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.031 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.205    43.237    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.040 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.040    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.157 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.157    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.274 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.274    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.391 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.391    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.508 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.508    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.625 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.625    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.742 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.859 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    44.868    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.025 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    46.004    alum/temp_out0[21]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.336 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.886 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.886    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.000    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.114    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.228 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.228    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.342 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.342    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.456 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.456    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.570 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.570    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.684 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.684    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.841 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.096    48.937    alum/temp_out0[20]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.722 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.836 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.836    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.950 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.950    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.064 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.064    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.178 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.178    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.292 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.292    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.406 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.406    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.520 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.520    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.677 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.927    51.603    alum/temp_out0[19]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    51.932 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.932    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.482 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.482    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.596 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.596    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.710 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.437 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.111    54.548    alum/temp_out0[18]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.333 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.333    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.447 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.447    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.561 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.561    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.675 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.675    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.789 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.789    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.903 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.903    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.017 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.017    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.131 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.131    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.288 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.114    57.403    alum/temp_out0[17]
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.329    57.732 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.282 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.396    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.510 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.510    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.624 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.624    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.738 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.738    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.852 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.966 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.966    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.080 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.080    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.237 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.161    60.398    alum/temp_out0[16]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.727 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.727    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.277 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.277    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.391    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.505    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.619    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.733 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.733    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.847 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.847    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.961 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.961    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.075 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    62.084    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.241 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.112    63.352    alum/temp_out0[15]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.681 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.681    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.214 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.214    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.331 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.331    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.448 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.448    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.565 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.565    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.682 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.682    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.799 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.916 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.916    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.033 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.042    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.199 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.277    66.477    alum/temp_out0[14]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.332    66.809 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    66.809    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.342 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.342    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.459 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.459    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.576 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.576    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.693 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.693    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.810 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.810    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.927 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.927    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.044 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.044    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.161 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.318 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.044    69.362    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.694 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    69.694    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.227 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.227    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.344 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.344    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.461 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.461    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.578 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.578    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.695 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.812 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.812    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.929 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.046 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.046    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.203 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.003    72.206    alum/temp_out0[12]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    72.538 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.538    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.088 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.088    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.202 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.202    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.316 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.316    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.430 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.430    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.544 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.544    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.658 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.772 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.772    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.886 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.886    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.043 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.005    75.048    alum/temp_out0[11]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    75.377 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.377    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.927 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.927    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.041    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.155    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.269 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.269    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.383 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.383    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.497 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.497    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.611 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.611    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.725 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.725    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.882 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.276    78.158    alum/temp_out0[10]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.487 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.002 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.002    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.116 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.230 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.230    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.344 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.344    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.458 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.458    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.572    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.686 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.686    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.843 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.934    80.777    alum/temp_out0[9]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.106 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.656 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.656    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.770 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.770    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.884 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.884    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.998 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.998    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.112 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.112    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.226 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.340 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.835    83.446    alum/temp_out0[8]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.775 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.775    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.308 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.308    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.425 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.425    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.542 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.542    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.659 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.776 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.776    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.893 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.284 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.962    86.246    alum/temp_out0[7]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    86.578 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.578    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.128 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.974    89.057    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.386 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.386    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.919 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.919    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.036 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.036    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.153 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.153    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.270 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.387 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.504 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.738 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.738    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.895 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.873    91.768    alum/temp_out0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.100 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.650 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.764 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.992 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.992    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.106 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.106    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.220 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.220    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.334 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.334    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.448 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.605 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.921    94.526    alum/temp_out0[4]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.855 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.855    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.405 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.405    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.519 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.519    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.633 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.633    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.747 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.861 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.861    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.975 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.975    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.089 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.089    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.203 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.360 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.177    97.538    alum/temp_out0[3]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.338 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.338    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.455 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.455    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.572 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.572    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.689 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.806 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.806    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.923 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.923    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.040 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.040    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.157 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.157    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.314 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.115   100.428    alum/temp_out0[2]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.332   100.760 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.760    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.310 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.310    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.424    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.652 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.766 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.766    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.880 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.880    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.994 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.994    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.108 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.265 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.958   103.224    alum/temp_out0[1]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.009 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.123 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   104.123    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.237 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.237    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.351 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   104.351    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.465 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.465    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.579 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.579    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.693 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.693    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.807 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.807    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.964 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.629   105.593    sm/temp_out0[0]
    SLICE_X39Y10         LUT5 (Prop_lut5_I4_O)        0.329   105.922 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.922    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   106.134 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   106.430    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   106.729 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.581   107.310    sm/M_alum_out[0]
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124   107.434 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.641   108.075    display/M_sm_bra[0]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124   108.199 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           1.178   109.378    sm/override_address
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.124   109.502 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.584   110.086    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -110.086    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.028ns  (logic 60.919ns (58.002%)  route 44.109ns (41.998%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=25 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         2.544     8.149    sm/D_states_q[5]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     8.301 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.969     9.271    sm/ram_reg_i_147_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.326     9.597 f  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.474    10.070    sm/ram_reg_i_125_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.350    11.544    L_reg/M_sm_ra1[0]
    SLICE_X47Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.668 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.187    12.855    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.007 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.116    14.123    sm/M_alum_a[31]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.326    14.449 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.449    alum/S[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.981 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.981    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.095 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.209 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.209    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.323 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.323    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.437 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.437    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.551 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.551    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.665    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.779    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.050 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.894    16.943    alum/temp_out0[31]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.373    17.316 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.866 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.094 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.094    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.208 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.208    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.322 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.322    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.436 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.436    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.550 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.550    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.664 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.821 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.907    19.729    alum/temp_out0[30]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.058 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.058    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.608 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.608    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.722    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.836    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.950 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.950    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.064    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.178 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.178    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.292 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    21.301    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.415    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.572 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.879    22.451    alum/temp_out0[29]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    22.780 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.330    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.009    23.453    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.567    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.681 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.681    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.795 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.795    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.909 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.909    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.023 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.023    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.137 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.137    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.294 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.241    25.535    alum/temp_out0[28]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.864 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.864    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.414 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.414    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.528 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.528    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.642 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.642    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.756    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.870 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.870    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.993    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.378 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.987    28.365    alum/temp_out0[27]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.694 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.227 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.344 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.344    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.461 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.461    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.578    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.695 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.695    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.812 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.812    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.929 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    29.938    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.055 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.055    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.212 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.089    31.301    alum/temp_out0[26]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.332    31.633 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.633    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.183 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.183    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.297 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.297    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.411 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.411    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.525 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.525    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.639 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.648    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.147 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.143    34.290    alum/temp_out0[25]
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.075 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.075    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.189    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.303    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.417    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.531 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    35.540    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.654    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.768    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.882    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.039 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.433    37.472    alum/temp_out0[24]
    SLICE_X15Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.257 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    39.064    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.221 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.193    alum/temp_out0[23]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.522 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    40.522    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.055 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    41.055    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.172    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.289 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.289    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.406 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.523 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.523    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.640 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.640    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.757 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.757    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.874 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.874    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.031 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.205    43.237    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.040 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.040    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.157 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.157    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.274 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.274    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.391 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.391    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.508 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.508    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.625 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.625    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.742 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.859 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    44.868    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.025 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    46.004    alum/temp_out0[21]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.336 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.886 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.886    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.000    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.114    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.228 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.228    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.342 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.342    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.456 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.456    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.570 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.570    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.684 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.684    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.841 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.096    48.937    alum/temp_out0[20]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.722 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.836 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.836    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.950 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.950    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.064 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.064    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.178 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.178    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.292 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.292    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.406 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.406    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.520 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.520    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.677 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.927    51.603    alum/temp_out0[19]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    51.932 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.932    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.482 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.482    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.596 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.596    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.710 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.437 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.111    54.548    alum/temp_out0[18]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.333 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.333    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.447 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.447    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.561 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.561    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.675 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.675    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.789 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.789    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.903 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.903    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.017 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.017    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.131 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.131    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.288 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.114    57.403    alum/temp_out0[17]
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.329    57.732 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.282 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.396    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.510 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.510    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.624 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.624    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.738 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.738    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.852 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.966 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.966    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.080 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.080    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.237 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.161    60.398    alum/temp_out0[16]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.727 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.727    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.277 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.277    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.391    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.505    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.619    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.733 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.733    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.847 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.847    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.961 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.961    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.075 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    62.084    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.241 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.112    63.352    alum/temp_out0[15]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.681 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.681    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.214 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.214    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.331 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.331    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.448 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.448    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.565 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.565    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.682 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.682    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.799 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.916 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.916    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.033 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.042    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.199 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.277    66.477    alum/temp_out0[14]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.332    66.809 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    66.809    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.342 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.342    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.459 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.459    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.576 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.576    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.693 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.693    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.810 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.810    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.927 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.927    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.044 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.044    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.161 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.318 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.044    69.362    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.694 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    69.694    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.227 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.227    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.344 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.344    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.461 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.461    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.578 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.578    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.695 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.812 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.812    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.929 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.046 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.046    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.203 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.003    72.206    alum/temp_out0[12]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    72.538 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.538    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.088 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.088    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.202 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.202    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.316 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.316    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.430 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.430    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.544 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.544    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.658 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.772 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.772    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.886 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.886    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.043 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.005    75.048    alum/temp_out0[11]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    75.377 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.377    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.927 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.927    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.041    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.155    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.269 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.269    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.383 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.383    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.497 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.497    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.611 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.611    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.725 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.725    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.882 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.276    78.158    alum/temp_out0[10]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.487 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.002 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.002    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.116 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.230 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.230    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.344 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.344    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.458 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.458    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.572    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.686 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.686    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.843 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.934    80.777    alum/temp_out0[9]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.106 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.656 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.656    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.770 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.770    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.884 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.884    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.998 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.998    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.112 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.112    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.226 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.340 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.835    83.446    alum/temp_out0[8]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.775 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.775    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.308 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.308    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.425 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.425    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.542 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.542    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.659 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.776 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.776    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.893 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.284 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.962    86.246    alum/temp_out0[7]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    86.578 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.578    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.128 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.974    89.057    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.386 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.386    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.919 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.919    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.036 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.036    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.153 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.153    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.270 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.387 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.504 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.738 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.738    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.895 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.873    91.768    alum/temp_out0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.100 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.650 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.764 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.992 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.992    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.106 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.106    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.220 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.220    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.334 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.334    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.448 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.605 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.921    94.526    alum/temp_out0[4]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.855 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.855    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.405 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.405    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.519 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.519    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.633 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.633    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.747 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.861 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.861    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.975 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.975    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.089 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.089    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.203 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.360 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.177    97.538    alum/temp_out0[3]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.338 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.338    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.455 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.455    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.572 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.572    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.689 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.806 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.806    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.923 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.923    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.040 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.040    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.157 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.157    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.314 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.115   100.428    alum/temp_out0[2]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.332   100.760 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.760    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.310 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.310    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.424    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.652 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.766 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.766    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.880 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.880    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.994 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.994    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.108 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.265 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.958   103.224    alum/temp_out0[1]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.009 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.123 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   104.123    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.237 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.237    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.351 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   104.351    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.465 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.465    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.579 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.579    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.693 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.693    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.807 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.807    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.964 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.629   105.593    sm/temp_out0[0]
    SLICE_X39Y10         LUT5 (Prop_lut5_I4_O)        0.329   105.922 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.922    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   106.134 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   106.430    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   106.729 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.985   107.714    sm/M_alum_out[0]
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.150   107.864 f  sm/D_states_q[3]_i_8/O
                         net (fo=1, routed)           0.445   108.309    sm/D_states_q[3]_i_8_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.326   108.635 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.858   109.493    sm/D_states_q[3]_i_2_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I0_O)        0.124   109.617 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.561   110.177    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X33Y4          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y4          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X33Y4          FDSE (Setup_fdse_C_D)       -0.081   116.032    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.032    
                         arrival time                        -110.178    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.937ns  (logic 60.919ns (58.053%)  route 44.018ns (41.947%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=25 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         2.544     8.149    sm/D_states_q[5]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     8.301 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.969     9.271    sm/ram_reg_i_147_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.326     9.597 f  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.474    10.070    sm/ram_reg_i_125_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.350    11.544    L_reg/M_sm_ra1[0]
    SLICE_X47Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.668 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.187    12.855    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.007 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.116    14.123    sm/M_alum_a[31]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.326    14.449 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.449    alum/S[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.981 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.981    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.095 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.209 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.209    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.323 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.323    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.437 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.437    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.551 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.551    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.665    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.779    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.050 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.894    16.943    alum/temp_out0[31]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.373    17.316 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.866 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.094 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.094    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.208 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.208    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.322 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.322    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.436 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.436    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.550 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.550    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.664 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.821 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.907    19.729    alum/temp_out0[30]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.058 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.058    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.608 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.608    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.722    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.836    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.950 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.950    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.064    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.178 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.178    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.292 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    21.301    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.415    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.572 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.879    22.451    alum/temp_out0[29]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    22.780 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.330    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.009    23.453    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.567    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.681 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.681    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.795 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.795    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.909 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.909    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.023 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.023    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.137 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.137    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.294 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.241    25.535    alum/temp_out0[28]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.864 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.864    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.414 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.414    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.528 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.528    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.642 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.642    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.756    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.870 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.870    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.993    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.378 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.987    28.365    alum/temp_out0[27]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.694 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.227 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.344 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.344    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.461 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.461    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.578    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.695 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.695    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.812 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.812    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.929 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    29.938    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.055 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.055    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.212 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.089    31.301    alum/temp_out0[26]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.332    31.633 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.633    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.183 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.183    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.297 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.297    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.411 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.411    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.525 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.525    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.639 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.648    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.147 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.143    34.290    alum/temp_out0[25]
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.075 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.075    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.189    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.303    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.417    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.531 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    35.540    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.654    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.768    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.882    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.039 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.433    37.472    alum/temp_out0[24]
    SLICE_X15Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.257 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    39.064    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.221 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.193    alum/temp_out0[23]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.522 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    40.522    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.055 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    41.055    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.172    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.289 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.289    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.406 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.523 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.523    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.640 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.640    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.757 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.757    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.874 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.874    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.031 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.205    43.237    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.040 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.040    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.157 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.157    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.274 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.274    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.391 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.391    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.508 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.508    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.625 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.625    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.742 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.859 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    44.868    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.025 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    46.004    alum/temp_out0[21]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.336 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.886 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.886    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.000    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.114    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.228 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.228    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.342 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.342    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.456 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.456    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.570 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.570    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.684 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.684    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.841 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.096    48.937    alum/temp_out0[20]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.722 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.836 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.836    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.950 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.950    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.064 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.064    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.178 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.178    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.292 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.292    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.406 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.406    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.520 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.520    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.677 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.927    51.603    alum/temp_out0[19]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    51.932 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.932    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.482 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.482    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.596 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.596    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.710 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.437 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.111    54.548    alum/temp_out0[18]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.333 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.333    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.447 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.447    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.561 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.561    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.675 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.675    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.789 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.789    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.903 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.903    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.017 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.017    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.131 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.131    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.288 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.114    57.403    alum/temp_out0[17]
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.329    57.732 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.282 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.396    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.510 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.510    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.624 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.624    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.738 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.738    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.852 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.966 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.966    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.080 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.080    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.237 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.161    60.398    alum/temp_out0[16]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.727 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.727    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.277 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.277    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.391    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.505    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.619    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.733 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.733    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.847 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.847    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.961 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.961    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.075 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    62.084    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.241 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.112    63.352    alum/temp_out0[15]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.681 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.681    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.214 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.214    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.331 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.331    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.448 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.448    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.565 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.565    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.682 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.682    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.799 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.916 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.916    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.033 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.042    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.199 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.277    66.477    alum/temp_out0[14]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.332    66.809 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    66.809    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.342 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.342    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.459 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.459    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.576 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.576    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.693 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.693    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.810 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.810    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.927 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.927    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.044 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.044    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.161 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.318 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.044    69.362    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.694 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    69.694    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.227 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.227    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.344 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.344    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.461 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.461    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.578 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.578    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.695 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.812 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.812    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.929 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.046 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.046    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.203 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.003    72.206    alum/temp_out0[12]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    72.538 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.538    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.088 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.088    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.202 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.202    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.316 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.316    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.430 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.430    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.544 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.544    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.658 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.772 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.772    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.886 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.886    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.043 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.005    75.048    alum/temp_out0[11]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    75.377 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.377    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.927 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.927    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.041    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.155    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.269 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.269    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.383 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.383    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.497 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.497    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.611 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.611    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.725 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.725    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.882 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.276    78.158    alum/temp_out0[10]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.487 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.002 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.002    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.116 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.230 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.230    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.344 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.344    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.458 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.458    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.572    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.686 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.686    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.843 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.934    80.777    alum/temp_out0[9]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.106 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.656 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.656    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.770 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.770    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.884 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.884    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.998 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.998    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.112 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.112    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.226 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.340 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.835    83.446    alum/temp_out0[8]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.775 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.775    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.308 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.308    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.425 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.425    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.542 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.542    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.659 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.776 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.776    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.893 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.284 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.962    86.246    alum/temp_out0[7]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    86.578 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.578    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.128 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.974    89.057    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.386 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.386    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.919 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.919    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.036 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.036    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.153 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.153    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.270 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.387 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.504 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.738 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.738    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.895 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.873    91.768    alum/temp_out0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.100 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.650 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.764 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.992 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.992    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.106 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.106    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.220 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.220    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.334 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.334    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.448 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.605 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.921    94.526    alum/temp_out0[4]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.855 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.855    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.405 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.405    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.519 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.519    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.633 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.633    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.747 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.861 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.861    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.975 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.975    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.089 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.089    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.203 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.360 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.177    97.538    alum/temp_out0[3]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.338 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.338    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.455 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.455    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.572 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.572    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.689 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.806 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.806    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.923 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.923    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.040 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.040    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.157 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.157    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.314 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.115   100.428    alum/temp_out0[2]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.332   100.760 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.760    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.310 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.310    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.424    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.652 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.766 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.766    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.880 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.880    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.994 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.994    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.108 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.265 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.958   103.224    alum/temp_out0[1]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.009 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.123 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   104.123    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.237 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.237    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.351 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   104.351    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.465 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.465    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.579 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.579    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.693 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.693    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.807 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.807    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.964 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.629   105.593    sm/temp_out0[0]
    SLICE_X39Y10         LUT5 (Prop_lut5_I4_O)        0.329   105.922 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.922    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   106.134 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   106.430    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   106.729 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.985   107.714    sm/M_alum_out[0]
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.150   107.864 f  sm/D_states_q[3]_i_8/O
                         net (fo=1, routed)           0.445   108.309    sm/D_states_q[3]_i_8_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.326   108.635 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.792   109.427    sm/D_states_q[3]_i_2_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.124   109.551 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.535   110.086    sm/D_states_d__0[3]
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y3          FDSE (Setup_fdse_C_D)       -0.081   116.031    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                        -110.086    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.871ns  (logic 60.887ns (58.059%)  route 43.984ns (41.941%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=26 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         2.544     8.149    sm/D_states_q[5]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     8.301 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.969     9.271    sm/ram_reg_i_147_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.326     9.597 f  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.474    10.070    sm/ram_reg_i_125_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.350    11.544    L_reg/M_sm_ra1[0]
    SLICE_X47Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.668 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.187    12.855    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.007 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.116    14.123    sm/M_alum_a[31]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.326    14.449 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.449    alum/S[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.981 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.981    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.095 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.209 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.209    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.323 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.323    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.437 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.437    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.551 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.551    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.665    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.779    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.050 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.894    16.943    alum/temp_out0[31]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.373    17.316 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.866 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.094 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.094    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.208 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.208    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.322 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.322    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.436 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.436    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.550 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.550    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.664 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.821 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.907    19.729    alum/temp_out0[30]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.058 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.058    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.608 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.608    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.722    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.836    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.950 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.950    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.064    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.178 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.178    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.292 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    21.301    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.415    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.572 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.879    22.451    alum/temp_out0[29]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    22.780 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.330    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.009    23.453    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.567    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.681 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.681    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.795 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.795    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.909 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.909    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.023 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.023    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.137 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.137    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.294 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.241    25.535    alum/temp_out0[28]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.864 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.864    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.414 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.414    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.528 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.528    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.642 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.642    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.756    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.870 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.870    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.993    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.378 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.987    28.365    alum/temp_out0[27]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.694 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.227 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.344 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.344    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.461 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.461    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.578    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.695 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.695    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.812 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.812    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.929 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    29.938    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.055 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.055    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.212 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.089    31.301    alum/temp_out0[26]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.332    31.633 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.633    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.183 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.183    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.297 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.297    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.411 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.411    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.525 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.525    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.639 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.648    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.147 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.143    34.290    alum/temp_out0[25]
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.075 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.075    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.189    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.303    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.417    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.531 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    35.540    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.654    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.768    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.882    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.039 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.433    37.472    alum/temp_out0[24]
    SLICE_X15Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.257 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    39.064    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.221 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.193    alum/temp_out0[23]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.522 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    40.522    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.055 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    41.055    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.172    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.289 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.289    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.406 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.523 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.523    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.640 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.640    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.757 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.757    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.874 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.874    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.031 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.205    43.237    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.040 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.040    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.157 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.157    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.274 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.274    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.391 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.391    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.508 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.508    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.625 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.625    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.742 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.859 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    44.868    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.025 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    46.004    alum/temp_out0[21]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.336 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.886 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.886    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.000    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.114    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.228 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.228    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.342 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.342    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.456 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.456    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.570 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.570    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.684 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.684    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.841 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.096    48.937    alum/temp_out0[20]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.722 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.836 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.836    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.950 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.950    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.064 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.064    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.178 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.178    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.292 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.292    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.406 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.406    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.520 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.520    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.677 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.927    51.603    alum/temp_out0[19]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    51.932 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.932    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.482 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.482    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.596 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.596    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.710 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.437 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.111    54.548    alum/temp_out0[18]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.333 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.333    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.447 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.447    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.561 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.561    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.675 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.675    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.789 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.789    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.903 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.903    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.017 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.017    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.131 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.131    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.288 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.114    57.403    alum/temp_out0[17]
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.329    57.732 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.282 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.396    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.510 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.510    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.624 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.624    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.738 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.738    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.852 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.966 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.966    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.080 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.080    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.237 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.161    60.398    alum/temp_out0[16]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.727 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.727    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.277 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.277    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.391    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.505    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.619    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.733 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.733    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.847 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.847    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.961 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.961    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.075 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    62.084    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.241 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.112    63.352    alum/temp_out0[15]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.681 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.681    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.214 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.214    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.331 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.331    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.448 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.448    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.565 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.565    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.682 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.682    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.799 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.916 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.916    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.033 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.042    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.199 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.277    66.477    alum/temp_out0[14]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.332    66.809 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    66.809    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.342 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.342    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.459 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.459    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.576 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.576    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.693 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.693    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.810 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.810    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.927 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.927    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.044 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.044    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.161 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.318 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.044    69.362    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.694 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    69.694    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.227 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.227    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.344 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.344    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.461 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.461    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.578 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.578    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.695 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.812 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.812    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.929 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.046 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.046    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.203 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.003    72.206    alum/temp_out0[12]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    72.538 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.538    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.088 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.088    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.202 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.202    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.316 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.316    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.430 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.430    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.544 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.544    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.658 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.772 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.772    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.886 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.886    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.043 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.005    75.048    alum/temp_out0[11]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    75.377 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.377    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.927 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.927    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.041    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.155    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.269 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.269    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.383 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.383    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.497 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.497    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.611 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.611    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.725 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.725    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.882 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.276    78.158    alum/temp_out0[10]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.487 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.002 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.002    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.116 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.230 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.230    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.344 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.344    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.458 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.458    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.572    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.686 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.686    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.843 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.934    80.777    alum/temp_out0[9]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.106 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.656 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.656    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.770 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.770    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.884 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.884    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.998 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.998    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.112 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.112    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.226 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.340 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.835    83.446    alum/temp_out0[8]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.775 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.775    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.308 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.308    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.425 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.425    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.542 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.542    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.659 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.776 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.776    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.893 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.284 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.962    86.246    alum/temp_out0[7]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    86.578 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.578    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.128 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.974    89.057    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.386 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.386    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.919 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.919    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.036 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.036    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.153 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.153    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.270 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.387 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.504 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.738 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.738    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.895 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.873    91.768    alum/temp_out0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.100 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.650 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.764 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.992 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.992    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.106 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.106    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.220 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.220    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.334 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.334    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.448 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.605 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.921    94.526    alum/temp_out0[4]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.855 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.855    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.405 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.405    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.519 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.519    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.633 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.633    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.747 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.861 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.861    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.975 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.975    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.089 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.089    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.203 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.360 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.177    97.538    alum/temp_out0[3]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.338 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.338    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.455 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.455    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.572 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.572    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.689 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.806 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.806    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.923 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.923    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.040 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.040    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.157 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.157    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.314 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.115   100.428    alum/temp_out0[2]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.332   100.760 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.760    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.310 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.310    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.424    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.652 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.766 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.766    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.880 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.880    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.994 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.994    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.108 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.265 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.958   103.224    alum/temp_out0[1]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.009 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.123 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   104.123    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.237 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.237    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.351 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   104.351    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.465 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.465    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.579 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.579    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.693 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.693    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.807 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.807    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.964 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.629   105.593    sm/temp_out0[0]
    SLICE_X39Y10         LUT5 (Prop_lut5_I4_O)        0.329   105.922 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.922    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   106.134 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   106.430    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   106.729 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.968   107.697    sm/M_alum_out[0]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.118   107.815 f  sm/D_states_q[3]_i_7/O
                         net (fo=2, routed)           0.592   108.407    sm/D_states_q[3]_i_7_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.326   108.733 f  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.638   109.371    sm/D_states_q[1]_i_2_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124   109.495 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.525   110.020    sm/D_states_d__0[1]
    SLICE_X34Y5          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X34Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X34Y5          FDRE (Setup_fdre_C_D)       -0.031   116.081    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.081    
                         arrival time                        -110.020    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.495ns  (logic 60.947ns (58.325%)  route 43.549ns (41.675%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=25 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         2.544     8.149    sm/D_states_q[5]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     8.301 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.969     9.271    sm/ram_reg_i_147_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.326     9.597 f  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.474    10.070    sm/ram_reg_i_125_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.350    11.544    L_reg/M_sm_ra1[0]
    SLICE_X47Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.668 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.187    12.855    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.007 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.116    14.123    sm/M_alum_a[31]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.326    14.449 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.449    alum/S[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.981 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.981    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.095 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.209 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.209    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.323 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.323    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.437 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.437    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.551 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.551    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.665    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.779    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.050 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.894    16.943    alum/temp_out0[31]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.373    17.316 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.866 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.094 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.094    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.208 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.208    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.322 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.322    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.436 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.436    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.550 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.550    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.664 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.821 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.907    19.729    alum/temp_out0[30]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.058 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.058    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.608 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.608    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.722    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.836    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.950 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.950    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.064    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.178 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.178    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.292 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    21.301    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.415    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.572 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.879    22.451    alum/temp_out0[29]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    22.780 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.330    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.009    23.453    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.567    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.681 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.681    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.795 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.795    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.909 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.909    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.023 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.023    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.137 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.137    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.294 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.241    25.535    alum/temp_out0[28]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.864 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.864    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.414 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.414    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.528 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.528    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.642 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.642    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.756    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.870 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.870    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.993    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.378 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.987    28.365    alum/temp_out0[27]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.694 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.227 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.344 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.344    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.461 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.461    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.578    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.695 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.695    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.812 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.812    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.929 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    29.938    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.055 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.055    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.212 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.089    31.301    alum/temp_out0[26]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.332    31.633 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.633    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.183 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.183    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.297 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.297    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.411 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.411    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.525 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.525    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.639 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.648    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.147 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.143    34.290    alum/temp_out0[25]
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.075 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.075    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.189    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.303    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.417    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.531 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    35.540    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.654    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.768    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.882    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.039 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.433    37.472    alum/temp_out0[24]
    SLICE_X15Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.257 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    39.064    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.221 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.193    alum/temp_out0[23]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.522 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    40.522    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.055 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    41.055    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.172    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.289 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.289    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.406 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.523 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.523    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.640 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.640    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.757 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.757    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.874 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.874    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.031 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.205    43.237    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.040 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.040    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.157 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.157    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.274 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.274    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.391 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.391    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.508 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.508    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.625 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.625    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.742 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.859 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    44.868    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.025 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    46.004    alum/temp_out0[21]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.336 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.886 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.886    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.000    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.114    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.228 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.228    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.342 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.342    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.456 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.456    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.570 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.570    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.684 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.684    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.841 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.096    48.937    alum/temp_out0[20]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.722 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.836 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.836    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.950 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.950    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.064 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.064    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.178 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.178    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.292 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.292    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.406 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.406    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.520 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.520    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.677 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.927    51.603    alum/temp_out0[19]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    51.932 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.932    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.482 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.482    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.596 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.596    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.710 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.437 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.111    54.548    alum/temp_out0[18]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.333 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.333    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.447 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.447    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.561 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.561    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.675 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.675    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.789 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.789    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.903 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.903    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.017 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.017    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.131 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.131    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.288 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.114    57.403    alum/temp_out0[17]
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.329    57.732 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.282 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.396    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.510 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.510    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.624 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.624    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.738 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.738    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.852 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.966 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.966    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.080 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.080    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.237 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.161    60.398    alum/temp_out0[16]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.727 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.727    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.277 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.277    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.391    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.505    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.619    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.733 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.733    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.847 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.847    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.961 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.961    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.075 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    62.084    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.241 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.112    63.352    alum/temp_out0[15]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.681 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.681    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.214 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.214    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.331 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.331    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.448 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.448    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.565 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.565    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.682 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.682    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.799 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.916 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.916    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.033 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.042    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.199 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.277    66.477    alum/temp_out0[14]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.332    66.809 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    66.809    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.342 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.342    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.459 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.459    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.576 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.576    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.693 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.693    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.810 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.810    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.927 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.927    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.044 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.044    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.161 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.318 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.044    69.362    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.694 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    69.694    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.227 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.227    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.344 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.344    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.461 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.461    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.578 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.578    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.695 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.812 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.812    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.929 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.046 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.046    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.203 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.003    72.206    alum/temp_out0[12]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    72.538 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.538    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.088 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.088    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.202 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.202    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.316 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.316    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.430 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.430    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.544 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.544    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.658 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.772 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.772    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.886 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.886    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.043 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.005    75.048    alum/temp_out0[11]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    75.377 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.377    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.927 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.927    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.041    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.155    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.269 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.269    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.383 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.383    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.497 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.497    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.611 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.611    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.725 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.725    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.882 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.276    78.158    alum/temp_out0[10]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.487 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.002 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.002    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.116 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.230 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.230    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.344 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.344    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.458 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.458    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.572    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.686 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.686    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.843 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.934    80.777    alum/temp_out0[9]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.106 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.656 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.656    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.770 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.770    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.884 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.884    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.998 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.998    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.112 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.112    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.226 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.340 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.835    83.446    alum/temp_out0[8]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.775 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.775    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.308 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.308    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.425 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.425    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.542 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.542    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.659 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.776 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.776    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.893 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.284 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.962    86.246    alum/temp_out0[7]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    86.578 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.578    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.128 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.974    89.057    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.386 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.386    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.919 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.919    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.036 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.036    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.153 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.153    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.270 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.387 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.504 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.738 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.738    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.895 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.873    91.768    alum/temp_out0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.100 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.650 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.764 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.992 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.992    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.106 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.106    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.220 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.220    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.334 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.334    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.448 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.605 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.921    94.526    alum/temp_out0[4]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.855 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.855    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.405 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.405    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.519 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.519    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.633 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.633    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.747 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.861 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.861    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.975 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.975    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.089 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.089    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.203 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.360 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.177    97.538    alum/temp_out0[3]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.338 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.338    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.455 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.455    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.572 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.572    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.689 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.806 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.806    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.923 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.923    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.040 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.040    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.157 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.157    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.314 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.115   100.428    alum/temp_out0[2]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.332   100.760 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.760    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.310 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.310    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.424    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.652 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.766 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.766    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.880 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.880    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.994 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.994    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.108 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.265 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.958   103.224    alum/temp_out0[1]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.009 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.123 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   104.123    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.237 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.237    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.351 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   104.351    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.465 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.465    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.579 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.579    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.693 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.693    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.807 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.807    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.964 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.629   105.593    sm/temp_out0[0]
    SLICE_X39Y10         LUT5 (Prop_lut5_I4_O)        0.329   105.922 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.922    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   106.134 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   106.430    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   106.729 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.985   107.714    sm/M_alum_out[0]
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.150   107.864 f  sm/D_states_q[3]_i_8/O
                         net (fo=1, routed)           0.445   108.309    sm/D_states_q[3]_i_8_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.326   108.635 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.858   109.493    sm/D_states_q[3]_i_2_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I0_O)        0.152   109.645 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000   109.645    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X33Y4          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y4          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X33Y4          FDSE (Setup_fdse_C_D)        0.047   116.160    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.160    
                         arrival time                        -109.645    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             7.127ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.888ns  (logic 60.795ns (58.520%)  route 43.093ns (41.480%))
  Logic Levels:           323  (CARRY4=288 LUT2=1 LUT3=25 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         2.544     8.149    sm/D_states_q[5]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     8.301 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.969     9.271    sm/ram_reg_i_147_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.326     9.597 f  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.474    10.070    sm/ram_reg_i_125_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.350    11.544    L_reg/M_sm_ra1[0]
    SLICE_X47Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.668 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.187    12.855    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.007 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.116    14.123    sm/M_alum_a[31]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.326    14.449 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.449    alum/S[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.981 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.981    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.095 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.209 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.209    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.323 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.323    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.437 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.437    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.551 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.551    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.665    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.779    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.050 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.894    16.943    alum/temp_out0[31]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.373    17.316 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.866 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.094 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.094    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.208 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.208    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.322 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.322    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.436 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.436    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.550 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.550    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.664 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.821 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.907    19.729    alum/temp_out0[30]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.058 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.058    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.608 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.608    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.722    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.836    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.950 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.950    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.064    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.178 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.178    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.292 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    21.301    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.415    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.572 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.879    22.451    alum/temp_out0[29]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    22.780 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.330    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.009    23.453    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.567    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.681 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.681    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.795 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.795    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.909 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.909    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.023 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.023    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.137 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.137    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.294 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.241    25.535    alum/temp_out0[28]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.864 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.864    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.414 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.414    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.528 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.528    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.642 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.642    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.756    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.870 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.870    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.993    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.378 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.987    28.365    alum/temp_out0[27]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.694 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.227 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.344 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.344    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.461 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.461    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.578    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.695 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.695    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.812 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.812    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.929 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    29.938    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.055 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.055    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.212 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.089    31.301    alum/temp_out0[26]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.332    31.633 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.633    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.183 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.183    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.297 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.297    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.411 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.411    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.525 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.525    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.639 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.648    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.147 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.143    34.290    alum/temp_out0[25]
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.075 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.075    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.189    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.303    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.417    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.531 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    35.540    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.654    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.768    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.882    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.039 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.433    37.472    alum/temp_out0[24]
    SLICE_X15Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.257 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    39.064    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.221 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.193    alum/temp_out0[23]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.522 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    40.522    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.055 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    41.055    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.172    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.289 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.289    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.406 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.523 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.523    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.640 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.640    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.757 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.757    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.874 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.874    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.031 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.205    43.237    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.040 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.040    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.157 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.157    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.274 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.274    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.391 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.391    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.508 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.508    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.625 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.625    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.742 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.859 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    44.868    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.025 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    46.004    alum/temp_out0[21]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.336 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.886 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.886    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.000    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.114    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.228 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.228    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.342 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.342    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.456 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.456    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.570 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.570    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.684 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.684    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.841 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.096    48.937    alum/temp_out0[20]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.722 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.836 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.836    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.950 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.950    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.064 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.064    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.178 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.178    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.292 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.292    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.406 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.406    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.520 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.520    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.677 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.927    51.603    alum/temp_out0[19]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    51.932 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.932    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.482 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.482    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.596 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.596    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.710 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.437 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.111    54.548    alum/temp_out0[18]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.333 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.333    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.447 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.447    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.561 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.561    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.675 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.675    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.789 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.789    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.903 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.903    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.017 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.017    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.131 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.131    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.288 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.114    57.403    alum/temp_out0[17]
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.329    57.732 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.282 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.396    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.510 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.510    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.624 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.624    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.738 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.738    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.852 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.966 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.966    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.080 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.080    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.237 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.161    60.398    alum/temp_out0[16]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.727 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.727    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.277 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.277    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.391    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.505    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.619    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.733 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.733    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.847 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.847    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.961 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.961    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.075 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    62.084    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.241 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.112    63.352    alum/temp_out0[15]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.681 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.681    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.214 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.214    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.331 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.331    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.448 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.448    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.565 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.565    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.682 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.682    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.799 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.916 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.916    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.033 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.042    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.199 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.277    66.477    alum/temp_out0[14]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.332    66.809 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    66.809    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.342 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.342    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.459 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.459    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.576 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.576    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.693 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.693    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.810 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.810    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.927 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.927    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.044 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.044    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.161 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.318 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.044    69.362    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.694 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    69.694    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.227 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.227    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.344 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.344    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.461 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.461    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.578 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.578    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.695 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.812 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.812    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.929 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.046 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.046    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.203 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.003    72.206    alum/temp_out0[12]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    72.538 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.538    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.088 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.088    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.202 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.202    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.316 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.316    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.430 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.430    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.544 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.544    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.658 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.772 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.772    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.886 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.886    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.043 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.005    75.048    alum/temp_out0[11]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    75.377 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.377    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.927 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.927    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.041    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.155    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.269 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.269    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.383 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.383    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.497 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.497    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.611 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.611    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.725 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.725    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.882 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.276    78.158    alum/temp_out0[10]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.487 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.002 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.002    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.116 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.230 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.230    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.344 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.344    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.458 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.458    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.572    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.686 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.686    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.843 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.934    80.777    alum/temp_out0[9]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.106 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.656 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.656    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.770 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.770    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.884 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.884    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.998 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.998    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.112 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.112    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.226 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.340 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.835    83.446    alum/temp_out0[8]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.775 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.775    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.308 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.308    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.425 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.425    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.542 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.542    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.659 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.776 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.776    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.893 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.284 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.962    86.246    alum/temp_out0[7]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    86.578 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.578    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.128 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.974    89.057    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.386 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.386    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.919 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.919    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.036 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.036    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.153 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.153    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.270 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.387 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.504 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.738 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.738    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.895 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.873    91.768    alum/temp_out0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.100 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.650 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.764 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.992 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.992    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.106 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.106    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.220 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.220    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.334 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.334    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.448 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.605 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.921    94.526    alum/temp_out0[4]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.855 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.855    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.405 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.405    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.519 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.519    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.633 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.633    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.747 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.861 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.861    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.975 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.975    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.089 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.089    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.203 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.360 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.177    97.538    alum/temp_out0[3]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.338 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.338    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.455 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.455    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.572 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.572    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.689 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.806 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.806    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.923 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.923    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.040 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.040    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.157 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.157    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.314 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.115   100.428    alum/temp_out0[2]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.332   100.760 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.760    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.310 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.310    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.424    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.652 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.766 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.766    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.880 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.880    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.994 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.994    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.108 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.265 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.958   103.224    alum/temp_out0[1]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.009 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.123 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   104.123    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.237 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.237    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.351 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   104.351    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.465 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.465    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.579 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.579    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.693 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.693    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.807 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.807    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.964 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.629   105.593    sm/temp_out0[0]
    SLICE_X39Y10         LUT5 (Prop_lut5_I4_O)        0.329   105.922 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.922    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   106.134 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   106.430    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   106.729 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.874   107.602    sm/M_alum_out[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I4_O)        0.150   107.752 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.580   108.332    sm/D_states_q[7]_i_10_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I2_O)        0.326   108.658 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.379   109.037    sm/D_states_d__0[7]
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X37Y3          FDSE (Setup_fdse_C_D)       -0.061   116.164    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.164    
                         arrival time                        -109.037    
  -------------------------------------------------------------------
                         slack                                  7.127    

Slack (MET) :             7.193ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.791ns  (logic 60.691ns (58.474%)  route 43.100ns (41.526%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=25 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         2.544     8.149    sm/D_states_q[5]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     8.301 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.969     9.271    sm/ram_reg_i_147_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.326     9.597 f  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.474    10.070    sm/ram_reg_i_125_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.350    11.544    L_reg/M_sm_ra1[0]
    SLICE_X47Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.668 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.187    12.855    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.007 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.116    14.123    sm/M_alum_a[31]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.326    14.449 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.449    alum/S[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.981 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.981    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.095 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.209 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.209    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.323 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.323    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.437 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.437    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.551 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.551    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.665    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.779    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.050 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.894    16.943    alum/temp_out0[31]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.373    17.316 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.866 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.094 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.094    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.208 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.208    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.322 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.322    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.436 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.436    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.550 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.550    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.664 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.821 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.907    19.729    alum/temp_out0[30]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.058 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.058    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.608 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.608    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.722    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.836    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.950 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.950    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.064    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.178 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.178    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.292 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    21.301    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.415    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.572 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.879    22.451    alum/temp_out0[29]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    22.780 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.330    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.009    23.453    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.567    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.681 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.681    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.795 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.795    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.909 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.909    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.023 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.023    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.137 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.137    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.294 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.241    25.535    alum/temp_out0[28]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.864 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.864    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.414 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.414    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.528 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.528    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.642 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.642    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.756    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.870 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.870    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.993    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.378 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.987    28.365    alum/temp_out0[27]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.694 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.227 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.344 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.344    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.461 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.461    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.578    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.695 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.695    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.812 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.812    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.929 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    29.938    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.055 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.055    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.212 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.089    31.301    alum/temp_out0[26]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.332    31.633 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.633    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.183 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.183    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.297 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.297    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.411 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.411    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.525 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.525    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.639 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.648    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.147 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.143    34.290    alum/temp_out0[25]
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.075 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.075    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.189    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.303    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.417    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.531 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    35.540    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.654    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.768    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.882    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.039 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.433    37.472    alum/temp_out0[24]
    SLICE_X15Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.257 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    39.064    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.221 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.193    alum/temp_out0[23]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.522 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    40.522    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.055 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    41.055    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.172    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.289 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.289    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.406 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.523 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.523    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.640 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.640    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.757 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.757    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.874 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.874    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.031 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.205    43.237    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.040 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.040    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.157 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.157    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.274 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.274    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.391 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.391    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.508 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.508    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.625 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.625    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.742 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.859 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    44.868    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.025 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    46.004    alum/temp_out0[21]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.336 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.886 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.886    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.000    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.114    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.228 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.228    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.342 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.342    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.456 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.456    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.570 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.570    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.684 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.684    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.841 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.096    48.937    alum/temp_out0[20]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.722 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.836 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.836    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.950 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.950    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.064 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.064    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.178 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.178    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.292 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.292    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.406 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.406    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.520 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.520    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.677 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.927    51.603    alum/temp_out0[19]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    51.932 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.932    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.482 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.482    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.596 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.596    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.710 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.437 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.111    54.548    alum/temp_out0[18]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.333 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.333    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.447 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.447    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.561 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.561    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.675 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.675    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.789 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.789    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.903 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.903    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.017 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.017    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.131 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.131    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.288 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.114    57.403    alum/temp_out0[17]
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.329    57.732 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.282 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.396    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.510 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.510    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.624 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.624    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.738 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.738    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.852 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.966 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.966    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.080 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.080    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.237 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.161    60.398    alum/temp_out0[16]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.727 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.727    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.277 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.277    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.391    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.505    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.619    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.733 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.733    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.847 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.847    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.961 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.961    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.075 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    62.084    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.241 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.112    63.352    alum/temp_out0[15]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.681 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.681    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.214 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.214    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.331 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.331    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.448 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.448    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.565 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.565    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.682 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.682    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.799 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.916 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.916    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.033 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.042    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.199 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.277    66.477    alum/temp_out0[14]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.332    66.809 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    66.809    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.342 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.342    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.459 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.459    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.576 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.576    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.693 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.693    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.810 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.810    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.927 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.927    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.044 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.044    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.161 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.318 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.044    69.362    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.694 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    69.694    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.227 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.227    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.344 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.344    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.461 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.461    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.578 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.578    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.695 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.812 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.812    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.929 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.046 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.046    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.203 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.003    72.206    alum/temp_out0[12]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    72.538 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.538    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.088 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.088    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.202 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.202    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.316 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.316    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.430 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.430    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.544 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.544    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.658 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.772 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.772    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.886 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.886    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.043 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.005    75.048    alum/temp_out0[11]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    75.377 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.377    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.927 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.927    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.041    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.155    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.269 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.269    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.383 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.383    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.497 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.497    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.611 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.611    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.725 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.725    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.882 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.276    78.158    alum/temp_out0[10]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.487 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.002 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.002    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.116 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.230 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.230    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.344 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.344    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.458 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.458    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.572    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.686 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.686    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.843 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.934    80.777    alum/temp_out0[9]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.106 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.656 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.656    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.770 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.770    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.884 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.884    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.998 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.998    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.112 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.112    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.226 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.340 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.835    83.446    alum/temp_out0[8]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.775 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.775    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.308 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.308    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.425 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.425    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.542 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.542    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.659 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.776 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.776    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.893 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.284 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.962    86.246    alum/temp_out0[7]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    86.578 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.578    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.128 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.974    89.057    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.386 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.386    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.919 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.919    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.036 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.036    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.153 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.153    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.270 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.387 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.504 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.738 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.738    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.895 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.873    91.768    alum/temp_out0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.100 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.650 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.764 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.992 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.992    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.106 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.106    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.220 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.220    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.334 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.334    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.448 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.605 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.921    94.526    alum/temp_out0[4]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.855 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.855    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.405 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.405    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.519 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.519    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.633 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.633    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.747 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.861 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.861    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.975 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.975    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.089 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.089    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.203 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.360 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.177    97.538    alum/temp_out0[3]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.338 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.338    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.455 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.455    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.572 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.572    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.689 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.806 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.806    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.923 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.923    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.040 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.040    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.157 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.157    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.314 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.115   100.428    alum/temp_out0[2]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.332   100.760 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.760    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.310 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.310    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.424    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.652 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.766 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.766    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.880 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.880    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.994 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.994    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.108 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.265 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.958   103.224    alum/temp_out0[1]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.009 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.123 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   104.123    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.237 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.237    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.351 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   104.351    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.465 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.465    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.579 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.579    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.693 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.693    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.807 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.807    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.964 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.629   105.593    sm/temp_out0[0]
    SLICE_X39Y10         LUT5 (Prop_lut5_I4_O)        0.329   105.922 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.922    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   106.134 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   106.430    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   106.729 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.767   107.495    sm/M_alum_out[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124   107.619 r  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.154   107.773    sm/D_states_q[4]_i_12_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124   107.897 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.540   108.437    sm/D_states_q[4]_i_5_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124   108.561 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   108.940    sm/D_states_d__0[4]
    SLICE_X37Y4          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y4          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y4          FDSE (Setup_fdse_C_D)       -0.067   116.133    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.133    
                         arrival time                        -108.940    
  -------------------------------------------------------------------
                         slack                                  7.193    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.568ns  (logic 60.443ns (58.361%)  route 43.125ns (41.640%))
  Logic Levels:           322  (CARRY4=288 LUT2=1 LUT3=25 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         2.544     8.149    sm/D_states_q[5]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     8.301 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.969     9.271    sm/ram_reg_i_147_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.326     9.597 f  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.474    10.070    sm/ram_reg_i_125_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.350    11.544    L_reg/M_sm_ra1[0]
    SLICE_X47Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.668 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.187    12.855    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.007 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.116    14.123    sm/M_alum_a[31]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.326    14.449 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.449    alum/S[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.981 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.981    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.095 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.209 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.209    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.323 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.323    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.437 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.437    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.551 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.551    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.665    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.779    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.050 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.894    16.943    alum/temp_out0[31]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.373    17.316 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.866 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.094 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.094    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.208 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.208    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.322 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.322    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.436 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.436    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.550 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.550    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.664 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.821 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.907    19.729    alum/temp_out0[30]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.058 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.058    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.608 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.608    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.722    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.836    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.950 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.950    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.064    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.178 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.178    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.292 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    21.301    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.415    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.572 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.879    22.451    alum/temp_out0[29]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    22.780 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.330    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.009    23.453    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.567    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.681 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.681    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.795 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.795    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.909 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.909    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.023 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.023    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.137 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.137    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.294 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.241    25.535    alum/temp_out0[28]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.864 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.864    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.414 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.414    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.528 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.528    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.642 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.642    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.756    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.870 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.870    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.993    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.378 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.987    28.365    alum/temp_out0[27]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.694 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.227 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.344 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.344    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.461 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.461    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.578    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.695 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.695    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.812 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.812    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.929 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    29.938    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.055 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.055    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.212 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.089    31.301    alum/temp_out0[26]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.332    31.633 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.633    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.183 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.183    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.297 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.297    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.411 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.411    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.525 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.525    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.639 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.648    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.147 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.143    34.290    alum/temp_out0[25]
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.075 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.075    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.189    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.303    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.417    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.531 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    35.540    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.654    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.768    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.882    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.039 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.433    37.472    alum/temp_out0[24]
    SLICE_X15Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.257 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    39.064    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.221 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.193    alum/temp_out0[23]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.522 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    40.522    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.055 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    41.055    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.172    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.289 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.289    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.406 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.523 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.523    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.640 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.640    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.757 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.757    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.874 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.874    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.031 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.205    43.237    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.040 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.040    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.157 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.157    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.274 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.274    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.391 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.391    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.508 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.508    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.625 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.625    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.742 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.859 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    44.868    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.025 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    46.004    alum/temp_out0[21]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.336 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.886 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.886    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.000    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.114    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.228 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.228    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.342 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.342    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.456 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.456    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.570 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.570    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.684 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.684    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.841 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.096    48.937    alum/temp_out0[20]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.722 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.836 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.836    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.950 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.950    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.064 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.064    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.178 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.178    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.292 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.292    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.406 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.406    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.520 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.520    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.677 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.927    51.603    alum/temp_out0[19]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    51.932 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.932    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.482 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.482    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.596 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.596    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.710 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.437 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.111    54.548    alum/temp_out0[18]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.333 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.333    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.447 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.447    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.561 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.561    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.675 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.675    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.789 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.789    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.903 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.903    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.017 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.017    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.131 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.131    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.288 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.114    57.403    alum/temp_out0[17]
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.329    57.732 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.282 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.396    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.510 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.510    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.624 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.624    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.738 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.738    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.852 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.966 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.966    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.080 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.080    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.237 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.161    60.398    alum/temp_out0[16]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.727 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.727    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.277 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.277    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.391    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.505    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.619    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.733 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.733    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.847 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.847    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.961 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.961    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.075 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    62.084    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.241 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.112    63.352    alum/temp_out0[15]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.681 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.681    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.214 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.214    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.331 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.331    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.448 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.448    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.565 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.565    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.682 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.682    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.799 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.916 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.916    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.033 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.042    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.199 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.277    66.477    alum/temp_out0[14]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.332    66.809 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    66.809    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.342 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.342    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.459 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.459    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.576 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.576    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.693 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.693    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.810 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.810    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.927 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.927    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.044 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.044    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.161 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.318 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.044    69.362    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.694 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    69.694    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.227 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.227    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.344 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.344    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.461 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.461    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.578 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.578    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.695 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.812 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.812    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.929 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.046 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.046    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.203 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.003    72.206    alum/temp_out0[12]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    72.538 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.538    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.088 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.088    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.202 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.202    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.316 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.316    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.430 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.430    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.544 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.544    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.658 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.772 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.772    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.886 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.886    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.043 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.005    75.048    alum/temp_out0[11]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    75.377 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.377    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.927 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.927    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.041    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.155    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.269 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.269    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.383 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.383    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.497 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.497    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.611 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.611    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.725 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.725    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.882 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.276    78.158    alum/temp_out0[10]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.487 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.002 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.002    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.116 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.230 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.230    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.344 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.344    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.458 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.458    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.572    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.686 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.686    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.843 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.934    80.777    alum/temp_out0[9]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.106 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.656 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.656    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.770 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.770    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.884 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.884    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.998 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.998    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.112 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.112    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.226 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.340 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.835    83.446    alum/temp_out0[8]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.775 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.775    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.308 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.308    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.425 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.425    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.542 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.542    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.659 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.776 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.776    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.893 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.284 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.962    86.246    alum/temp_out0[7]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    86.578 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.578    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.128 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.974    89.057    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.386 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.386    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.919 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.919    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.036 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.036    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.153 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.153    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.270 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.387 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.504 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.738 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.738    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.895 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.873    91.768    alum/temp_out0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.100 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.650 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.764 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.992 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.992    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.106 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.106    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.220 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.220    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.334 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.334    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.448 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.605 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.921    94.526    alum/temp_out0[4]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.855 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.855    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.405 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.405    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.519 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.519    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.633 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.633    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.747 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.861 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.861    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.975 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.975    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.089 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.089    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.203 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.360 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.177    97.538    alum/temp_out0[3]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.338 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.338    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.455 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.455    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.572 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.572    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.689 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.806 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.806    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.923 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.923    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.040 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.040    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.157 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.157    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.314 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.115   100.428    alum/temp_out0[2]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.332   100.760 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.760    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.310 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.310    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.424    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.652 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.766 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.766    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.880 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.880    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.994 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.994    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.108 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.265 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.958   103.224    alum/temp_out0[1]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.009 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.123 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   104.123    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.237 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.237    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.351 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   104.351    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.465 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.465    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.579 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.579    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.693 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.693    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.807 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.807    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.964 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.629   105.593    sm/temp_out0[0]
    SLICE_X39Y10         LUT5 (Prop_lut5_I4_O)        0.329   105.922 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.922    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   106.134 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   106.430    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   106.729 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.783   107.512    sm/M_alum_out[0]
    SLICE_X43Y5          LUT6 (Prop_lut6_I4_O)        0.124   107.636 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.082   108.717    L_reg/D[0]
    SLICE_X55Y5          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.452   115.968    L_reg/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.259   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X55Y5          FDRE (Setup_fdre_C_D)       -0.067   116.125    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                        116.125    
                         arrival time                        -108.718    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.665ns  (logic 60.919ns (58.765%)  route 42.746ns (41.235%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=25 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         2.544     8.149    sm/D_states_q[5]
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     8.301 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.969     9.271    sm/ram_reg_i_147_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.326     9.597 f  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.474    10.070    sm/ram_reg_i_125_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.350    11.544    L_reg/M_sm_ra1[0]
    SLICE_X47Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.668 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           1.187    12.855    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.007 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          1.116    14.123    sm/M_alum_a[31]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.326    14.449 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.449    alum/S[0]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.981 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.981    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.095 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.209 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.209    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.323 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.323    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.437 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.437    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.551 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.551    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.665    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.779    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.050 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.894    16.943    alum/temp_out0[31]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.373    17.316 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.866 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.094 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.094    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.208 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.208    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.322 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.322    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.436 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.436    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.550 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.550    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.664 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.664    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.821 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.907    19.729    alum/temp_out0[30]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.058 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.058    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.608 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.608    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.722 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.722    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.836    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.950 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.950    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.064 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.064    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.178 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.178    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.292 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    21.301    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.415    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.572 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.879    22.451    alum/temp_out0[29]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    22.780 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    22.780    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.330    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.009    23.453    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.567    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.681 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.681    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.795 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.795    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.909 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.909    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.023 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.023    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.137 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.137    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.294 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.241    25.535    alum/temp_out0[28]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.864 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.864    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.414 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.414    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.528 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.528    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.642 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.642    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.756    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.870 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.870    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.993    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.378 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.987    28.365    alum/temp_out0[27]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.694 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.694    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.227 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.344 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.344    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.461 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.461    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.578 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.578    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.695 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.695    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.812 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.812    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.929 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    29.938    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.055 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.055    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.212 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.089    31.301    alum/temp_out0[26]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.332    31.633 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.633    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.183 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.183    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.297 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.297    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.411 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.411    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.525 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.525    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.639 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.648    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.147 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.143    34.290    alum/temp_out0[25]
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.075 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.075    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    35.189    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.303    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.417    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.531 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    35.540    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.654    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.768    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.882    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.039 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.433    37.472    alum/temp_out0[24]
    SLICE_X15Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.257 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.713 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.713    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.827 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.827    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.941 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.941    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.055 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    39.064    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.221 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.193    alum/temp_out0[23]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.522 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    40.522    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.055 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    41.055    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.172    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.289 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.289    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.406 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.406    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.523 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.523    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.640 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.640    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.757 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.757    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.874 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.874    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.031 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.205    43.237    alum/temp_out0[22]
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.040 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.040    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.157 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.157    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.274 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.274    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.391 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.391    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.508 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.508    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.625 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.625    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.742 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.859 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    44.868    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.025 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    46.004    alum/temp_out0[21]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.336 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.886 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.886    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.000    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.114    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.228 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.228    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.342 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.342    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.456 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.456    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.570 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.570    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.684 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.684    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.841 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.096    48.937    alum/temp_out0[20]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.722 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.836 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.836    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.950 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.950    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.064 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.064    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.178 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.178    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.292 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.292    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.406 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.406    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.520 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.520    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.677 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.927    51.603    alum/temp_out0[19]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    51.932 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.932    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.482 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.482    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.596 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.596    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.710 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.437 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.111    54.548    alum/temp_out0[18]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.333 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.333    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.447 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.447    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.561 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.561    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.675 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.675    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.789 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.789    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.903 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.903    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.017 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.017    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.131 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.131    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.288 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.114    57.403    alum/temp_out0[17]
    SLICE_X48Y14         LUT3 (Prop_lut3_I0_O)        0.329    57.732 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.282 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.396    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.510 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.510    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.624 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.624    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.738 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.738    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.852 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.966 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.966    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.080 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.080    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.237 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.161    60.398    alum/temp_out0[16]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.727 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.727    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.277 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.277    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.391    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.505    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.619    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.733 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.733    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.847 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.847    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.961 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.961    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.075 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    62.084    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.241 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.112    63.352    alum/temp_out0[15]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.681 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.681    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.214 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.214    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.331 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.331    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.448 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.448    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.565 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.565    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.682 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.682    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.799 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.916 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.916    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.033 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.042    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.199 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.277    66.477    alum/temp_out0[14]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.332    66.809 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    66.809    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.342 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.342    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.459 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.459    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.576 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.576    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.693 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.693    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.810 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.810    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.927 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.927    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.044 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.044    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.161 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.318 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.044    69.362    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.694 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    69.694    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.227 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.227    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.344 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.344    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.461 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.461    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.578 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.578    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.695 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.812 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.812    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.929 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.046 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.046    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.203 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.003    72.206    alum/temp_out0[12]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    72.538 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.538    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.088 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.088    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.202 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.202    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.316 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.316    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.430 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.430    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.544 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.544    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.658 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.772 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.772    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.886 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.886    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.043 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.005    75.048    alum/temp_out0[11]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    75.377 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.377    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.927 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.927    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.041    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.155    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.269 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.269    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.383 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.383    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.497 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.497    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.611 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.611    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.725 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.725    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.882 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.276    78.158    alum/temp_out0[10]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.487 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.002 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.002    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.116 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.230 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.230    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.344 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.344    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.458 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.458    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.572 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.572    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.686 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.686    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.843 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.934    80.777    alum/temp_out0[9]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.106 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.656 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.656    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.770 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.770    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.884 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.884    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.998 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.998    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.112 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.112    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.226 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.340 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.340    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.454 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.454    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.611 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.835    83.446    alum/temp_out0[8]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.775 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.775    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.308 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.308    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.425 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.425    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.542 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.542    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.659 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.776 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.776    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.893 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.893    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.010 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    85.010    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.127 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.127    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.284 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.962    86.246    alum/temp_out0[7]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    86.578 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.578    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.128 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.974    89.057    alum/temp_out0[6]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.386 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.386    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.919 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.919    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.036 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.036    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.153 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.153    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.270 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.387 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.504 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.738 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.738    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.895 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.873    91.768    alum/temp_out0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.100 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.650 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.764 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.764    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.992 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.992    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.106 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.106    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.220 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.220    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.334 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.334    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.448 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.605 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.921    94.526    alum/temp_out0[4]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.855 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.855    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.405 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.405    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.519 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.519    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.633 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.633    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.747 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.861 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.861    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.975 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.975    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.089 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.089    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.203 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.203    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.360 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.177    97.538    alum/temp_out0[3]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.338 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.338    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.455 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.455    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.572 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.572    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.689 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.806 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.806    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.923 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.923    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.040 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.040    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.157 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.157    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.314 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.115   100.428    alum/temp_out0[2]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.332   100.760 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.760    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.310 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.310    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.424    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.652 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.766 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.766    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.880 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.880    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.994 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.994    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.108 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.265 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.958   103.224    alum/temp_out0[1]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.009 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   104.009    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.123 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   104.123    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.237 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.237    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.351 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   104.351    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.465 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.465    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.579 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.579    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.693 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.693    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.807 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.807    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.964 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.629   105.593    sm/temp_out0[0]
    SLICE_X39Y10         LUT5 (Prop_lut5_I4_O)        0.329   105.922 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.922    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   106.134 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   106.430    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299   106.729 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.874   107.602    sm/M_alum_out[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I4_O)        0.150   107.752 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.460   108.213    sm/D_states_q[7]_i_10_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I3_O)        0.326   108.539 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.151   108.690    sm/D_states_q[6]_i_5_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I3_O)        0.124   108.814 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.000   108.814    sm/D_states_d__0[6]
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)        0.031   116.256    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.256    
                         arrival time                        -108.815    
  -------------------------------------------------------------------
                         slack                                  7.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.136%)  route 0.285ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.932    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.136%)  route 0.285ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.932    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.136%)  route 0.285ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.932    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.136%)  route 0.285ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.932    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.904%)  route 0.258ns (61.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.554     1.498    reset_cond/clk_IBUF_BUFG
    SLICE_X30Y20         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.662 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.258     1.919    reset_cond/D_stage_d[2]
    SLICE_X37Y20         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y20         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.760    
    SLICE_X37Y20         FDPE (Hold_fdpe_C_D)         0.059     1.819    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.564     1.508    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.705    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X31Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X31Y0          FDRE (Hold_fdre_C_D)         0.075     1.583    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.621%)  route 0.335ns (70.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.335     1.983    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y3          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.621%)  route 0.335ns (70.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.335     1.983    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y3          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.621%)  route 0.335ns (70.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.335     1.983    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y3          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.621%)  route 0.335ns (70.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.335     1.983    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y3          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y6    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y14   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y14   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y17   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y15   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y15   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y15   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.518ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.704ns (16.925%)  route 3.456ns (83.075%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.850     7.454    sm/D_states_q[0]
    SLICE_X36Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.578 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.124     8.703    sm/D_states_q_reg[0]_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.827 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.481     9.308    fifo_reset_cond/AS[0]
    SLICE_X31Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X31Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                106.518    

Slack (MET) :             106.518ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.704ns (16.925%)  route 3.456ns (83.075%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.850     7.454    sm/D_states_q[0]
    SLICE_X36Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.578 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.124     8.703    sm/D_states_q_reg[0]_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.827 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.481     9.308    fifo_reset_cond/AS[0]
    SLICE_X31Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X31Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                106.518    

Slack (MET) :             106.518ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.704ns (16.925%)  route 3.456ns (83.075%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.850     7.454    sm/D_states_q[0]
    SLICE_X36Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.578 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.124     8.703    sm/D_states_q_reg[0]_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.827 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.481     9.308    fifo_reset_cond/AS[0]
    SLICE_X31Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X31Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                106.518    

Slack (MET) :             106.518ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.704ns (16.925%)  route 3.456ns (83.075%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.850     7.454    sm/D_states_q[0]
    SLICE_X36Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.578 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.124     8.703    sm/D_states_q_reg[0]_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.827 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.481     9.308    fifo_reset_cond/AS[0]
    SLICE_X31Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X31Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                106.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.007%)  route 0.558ns (74.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X37Y4          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  sm/D_states_q_reg[4]/Q
                         net (fo=197, routed)         0.393     2.040    sm/D_states_q[4]
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.045     2.085 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.165     2.250    fifo_reset_cond/AS[0]
    SLICE_X31Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X31Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.007%)  route 0.558ns (74.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X37Y4          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  sm/D_states_q_reg[4]/Q
                         net (fo=197, routed)         0.393     2.040    sm/D_states_q[4]
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.045     2.085 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.165     2.250    fifo_reset_cond/AS[0]
    SLICE_X31Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X31Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.007%)  route 0.558ns (74.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X37Y4          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  sm/D_states_q_reg[4]/Q
                         net (fo=197, routed)         0.393     2.040    sm/D_states_q[4]
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.045     2.085 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.165     2.250    fifo_reset_cond/AS[0]
    SLICE_X31Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X31Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.007%)  route 0.558ns (74.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X37Y4          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  sm/D_states_q_reg[4]/Q
                         net (fo=197, routed)         0.393     2.040    sm/D_states_q[4]
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.045     2.085 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.165     2.250    fifo_reset_cond/AS[0]
    SLICE_X31Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X31Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.575    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.394ns  (logic 11.589ns (30.990%)  route 25.806ns (69.010%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.465     7.069    L_reg/M_sm_timer[13]
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.152     7.221 f  L_reg/L_3d37c0cf_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.832     8.053    L_reg/L_3d37c0cf_remainder0_carry_i_23__1_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.379 f  L_reg/L_3d37c0cf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.043     9.421    L_reg/L_3d37c0cf_remainder0_carry_i_12__1_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.117     9.538 f  L_reg/L_3d37c0cf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.222    L_reg/L_3d37c0cf_remainder0_carry_i_20__1_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I4_O)        0.374    10.596 r  L_reg/L_3d37c0cf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.827    11.423    L_reg/L_3d37c0cf_remainder0_carry_i_10__1_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.751 r  L_reg/L_3d37c0cf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.751    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.391 f  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry/O[3]
                         net (fo=1, routed)           0.896    13.287    L_reg/L_3d37c0cf_remainder0_3[3]
    SLICE_X57Y4          LUT4 (Prop_lut4_I1_O)        0.306    13.593 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.259    14.853    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X62Y4          LUT2 (Prop_lut2_I1_O)        0.124    14.977 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.878    15.854    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.978 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.015    16.993    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.145 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    17.845    L_reg/i__carry_i_20__4_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.374    18.219 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.944    19.163    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.328    19.491 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.620    20.111    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.618 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.618    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.732 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.732    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.045 f  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    22.026    L_reg/L_3d37c0cf_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.332 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.645    22.978    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.102 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.054    24.156    L_reg/i__carry_i_14__1_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I0_O)        0.124    24.280 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.805    25.085    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.209 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.665    25.874    L_reg/i__carry_i_14__1_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I3_O)        0.124    25.998 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.665    26.663    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.815 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    27.629    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y0          LUT5 (Prop_lut5_I0_O)        0.332    27.961 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.961    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.511 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.511    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.625 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.625    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.938 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.799    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.105 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    30.676    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.800 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.628    31.428    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I2_O)        0.124    31.552 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.572    32.124    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.248 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.175    33.423    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y2          LUT4 (Prop_lut4_I1_O)        0.152    33.575 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.207    38.782    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.543 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.543    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.778ns  (logic 11.355ns (30.876%)  route 25.423ns (69.124%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.465     7.069    L_reg/M_sm_timer[13]
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.152     7.221 f  L_reg/L_3d37c0cf_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.832     8.053    L_reg/L_3d37c0cf_remainder0_carry_i_23__1_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.379 f  L_reg/L_3d37c0cf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.043     9.421    L_reg/L_3d37c0cf_remainder0_carry_i_12__1_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.117     9.538 f  L_reg/L_3d37c0cf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.222    L_reg/L_3d37c0cf_remainder0_carry_i_20__1_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I4_O)        0.374    10.596 r  L_reg/L_3d37c0cf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.827    11.423    L_reg/L_3d37c0cf_remainder0_carry_i_10__1_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.751 r  L_reg/L_3d37c0cf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.751    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.391 f  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry/O[3]
                         net (fo=1, routed)           0.896    13.287    L_reg/L_3d37c0cf_remainder0_3[3]
    SLICE_X57Y4          LUT4 (Prop_lut4_I1_O)        0.306    13.593 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.259    14.853    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X62Y4          LUT2 (Prop_lut2_I1_O)        0.124    14.977 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.878    15.854    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.978 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.015    16.993    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.145 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    17.845    L_reg/i__carry_i_20__4_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.374    18.219 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.944    19.163    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.328    19.491 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.620    20.111    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.618 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.618    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.732 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.732    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.045 f  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    22.026    L_reg/L_3d37c0cf_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.332 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.645    22.978    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.102 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.054    24.156    L_reg/i__carry_i_14__1_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I0_O)        0.124    24.280 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.805    25.085    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.209 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.665    25.874    L_reg/i__carry_i_14__1_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I3_O)        0.124    25.998 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.665    26.663    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.815 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    27.629    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y0          LUT5 (Prop_lut5_I0_O)        0.332    27.961 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.961    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.511 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.511    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.625 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.625    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.938 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.799    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.105 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    30.676    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.800 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.629    31.429    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.553 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.811    32.364    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.488 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.833    33.321    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X61Y2          LUT4 (Prop_lut4_I3_O)        0.124    33.445 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.926    38.371    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.926 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.926    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.576ns  (logic 11.353ns (31.040%)  route 25.223ns (68.960%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.465     7.069    L_reg/M_sm_timer[13]
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.152     7.221 f  L_reg/L_3d37c0cf_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.832     8.053    L_reg/L_3d37c0cf_remainder0_carry_i_23__1_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.379 f  L_reg/L_3d37c0cf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.043     9.421    L_reg/L_3d37c0cf_remainder0_carry_i_12__1_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.117     9.538 f  L_reg/L_3d37c0cf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.222    L_reg/L_3d37c0cf_remainder0_carry_i_20__1_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I4_O)        0.374    10.596 r  L_reg/L_3d37c0cf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.827    11.423    L_reg/L_3d37c0cf_remainder0_carry_i_10__1_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.751 r  L_reg/L_3d37c0cf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.751    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.391 f  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry/O[3]
                         net (fo=1, routed)           0.896    13.287    L_reg/L_3d37c0cf_remainder0_3[3]
    SLICE_X57Y4          LUT4 (Prop_lut4_I1_O)        0.306    13.593 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.259    14.853    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X62Y4          LUT2 (Prop_lut2_I1_O)        0.124    14.977 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.878    15.854    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.978 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.015    16.993    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.145 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    17.845    L_reg/i__carry_i_20__4_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.374    18.219 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.944    19.163    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.328    19.491 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.620    20.111    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.618 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.618    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.732 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.732    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.045 f  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    22.026    L_reg/L_3d37c0cf_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.332 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.645    22.978    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.102 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.054    24.156    L_reg/i__carry_i_14__1_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I0_O)        0.124    24.280 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.805    25.085    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.209 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.665    25.874    L_reg/i__carry_i_14__1_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I3_O)        0.124    25.998 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.665    26.663    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.815 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    27.629    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y0          LUT5 (Prop_lut5_I0_O)        0.332    27.961 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.961    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.511 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.511    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.625 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.625    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.938 f  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.799    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.105 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    30.676    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.800 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.629    31.429    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.553 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.811    32.364    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.488 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.838    33.326    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I2_O)        0.124    33.450 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.721    38.171    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.725 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.725    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.519ns  (logic 12.135ns (33.231%)  route 24.383ns (66.769%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.170     7.839    L_reg/M_sm_pbc[6]
    SLICE_X52Y19         LUT5 (Prop_lut5_I3_O)        0.124     7.963 f  L_reg/L_3d37c0cf_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.960     8.923    L_reg/L_3d37c0cf_remainder0_carry_i_24__0_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.047 f  L_reg/L_3d37c0cf_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.955    10.003    L_reg/L_3d37c0cf_remainder0_carry__1_i_7__0_n_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I2_O)        0.152    10.155 f  L_reg/L_3d37c0cf_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.839    L_reg/L_3d37c0cf_remainder0_carry_i_20__0_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.374    11.213 r  L_reg/L_3d37c0cf_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.998    12.210    L_reg/L_3d37c0cf_remainder0_carry_i_10__0_n_0
    SLICE_X53Y20         LUT4 (Prop_lut4_I1_O)        0.328    12.538 r  L_reg/L_3d37c0cf_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.538    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.088 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.088    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.310 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.076    14.387    L_reg/L_3d37c0cf_remainder0_1[4]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.325    14.712 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.231    15.942    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.348    16.290 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.429    16.719    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I3_O)        0.118    16.837 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.105    17.942    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.352    18.294 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    19.110    L_reg/i__carry_i_19__1_n_0
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.350    19.460 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.990    20.450    L_reg/i__carry_i_11__1_n_0
    SLICE_X55Y18         LUT2 (Prop_lut2_I1_O)        0.328    20.778 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.692    21.470    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.990 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.990    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.107 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.107    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.422 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.979    23.401    L_reg/L_3d37c0cf_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.307    23.708 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    23.972    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.124    24.096 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.984    25.081    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y19         LUT2 (Prop_lut2_I0_O)        0.124    25.205 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.135    26.339    L_reg/i__carry_i_13__1_0
    SLICE_X57Y20         LUT5 (Prop_lut5_I0_O)        0.150    26.489 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.788    27.277    L_reg/i__carry_i_23__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.326    27.603 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.586    28.189    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y17         LUT3 (Prop_lut3_I1_O)        0.118    28.307 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.088    29.395    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.326    29.721 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.721    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.254 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.254    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.371 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.371    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.686 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    31.329    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.307    31.636 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.788    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.124    31.912 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.058    32.970    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.124    33.094 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.833    33.926    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.124    34.050 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.497    35.547    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y33         LUT4 (Prop_lut4_I1_O)        0.154    35.701 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.271    37.973    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.670 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.670    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.468ns  (logic 11.583ns (31.762%)  route 24.885ns (68.238%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.465     7.069    L_reg/M_sm_timer[13]
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.152     7.221 f  L_reg/L_3d37c0cf_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.832     8.053    L_reg/L_3d37c0cf_remainder0_carry_i_23__1_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.379 f  L_reg/L_3d37c0cf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.043     9.421    L_reg/L_3d37c0cf_remainder0_carry_i_12__1_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.117     9.538 f  L_reg/L_3d37c0cf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.222    L_reg/L_3d37c0cf_remainder0_carry_i_20__1_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I4_O)        0.374    10.596 r  L_reg/L_3d37c0cf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.827    11.423    L_reg/L_3d37c0cf_remainder0_carry_i_10__1_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.751 r  L_reg/L_3d37c0cf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.751    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.391 f  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry/O[3]
                         net (fo=1, routed)           0.896    13.287    L_reg/L_3d37c0cf_remainder0_3[3]
    SLICE_X57Y4          LUT4 (Prop_lut4_I1_O)        0.306    13.593 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.259    14.853    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X62Y4          LUT2 (Prop_lut2_I1_O)        0.124    14.977 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.878    15.854    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.978 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.015    16.993    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.145 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.700    17.845    L_reg/i__carry_i_20__4_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.374    18.219 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.944    19.163    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.328    19.491 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.620    20.111    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.618 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.618    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.732 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.732    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.045 f  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    22.026    L_reg/L_3d37c0cf_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.332 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.645    22.978    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.102 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.054    24.156    L_reg/i__carry_i_14__1_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I0_O)        0.124    24.280 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.805    25.085    L_reg/i__carry_i_25__3_n_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.209 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.665    25.874    L_reg/i__carry_i_14__1_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I3_O)        0.124    25.998 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.665    26.663    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.815 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    27.629    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y0          LUT5 (Prop_lut5_I0_O)        0.332    27.961 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.961    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.511 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.511    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.625 r  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.625    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.938 f  timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.799    timerseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.105 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    30.676    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.800 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.628    31.428    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I2_O)        0.124    31.552 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.572    32.124    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.248 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.740    32.988    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y2          LUT4 (Prop_lut4_I0_O)        0.150    33.138 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.721    37.860    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.616 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.616    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.359ns  (logic 11.805ns (32.467%)  route 24.554ns (67.533%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.551     7.226    L_reg/M_sm_pac[7]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.146     7.372 f  L_reg/L_3d37c0cf_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.970     8.342    L_reg/L_3d37c0cf_remainder0_carry__0_i_11_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I2_O)        0.328     8.670 r  L_reg/L_3d37c0cf_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.172     9.842    L_reg/L_3d37c0cf_remainder0_carry__0_i_9_n_0
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.153     9.995 f  L_reg/L_3d37c0cf_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.625    10.620    L_reg/L_3d37c0cf_remainder0_carry_i_15_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I3_O)        0.327    10.947 r  L_reg/L_3d37c0cf_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.302    12.249    L_reg/L_3d37c0cf_remainder0_carry_i_8_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I0_O)        0.124    12.373 r  L_reg/L_3d37c0cf_remainder0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.373    aseg_driver/decimal_renderer/i__carry_i_6__2[3]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.774 r  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.774    aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.996 f  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.301    14.298    L_reg/L_3d37c0cf_remainder0[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.293    14.591 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.807    15.397    L_reg/i__carry__1_i_14_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I2_O)        0.326    15.723 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.636    16.359    L_reg/i__carry_i_25__0_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.483 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.851    17.334    L_reg/i__carry_i_22_n_0
    SLICE_X60Y12         LUT5 (Prop_lut5_I3_O)        0.150    17.484 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.975    18.459    L_reg/i__carry_i_19_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.354    18.813 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.972    19.785    L_reg/i__carry_i_11_n_0
    SLICE_X59Y7          LUT2 (Prop_lut2_I1_O)        0.328    20.113 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.754    20.868    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.375 r  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.375    aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.489 r  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.489    aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.823 f  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.870    22.692    L_reg/L_3d37c0cf_remainder0_inferred__1/i__carry__2[1]
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.995 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    23.156    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X56Y9          LUT5 (Prop_lut5_I0_O)        0.124    23.280 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.023    24.303    L_reg/i__carry_i_14_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.150    24.453 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.680    25.133    L_reg/i__carry_i_25_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.348    25.481 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.883    26.364    L_reg/i__carry_i_20_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.488 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.818    27.307    L_reg/i__carry_i_13_n_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.152    27.459 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.813    28.272    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X58Y7          LUT5 (Prop_lut5_I0_O)        0.332    28.604 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.604    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.154 r  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.154    aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.268 r  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.268    aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.581 r  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    30.442    aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.306    30.748 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.900    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.024 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.965    31.989    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y10         LUT3 (Prop_lut3_I1_O)        0.124    32.113 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.790    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I4_O)        0.124    32.914 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.810    33.724    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I1_O)        0.152    33.876 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.923    37.799    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.577 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.577    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.298ns  (logic 11.572ns (31.881%)  route 24.726ns (68.119%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.551     7.226    L_reg/M_sm_pac[7]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.146     7.372 f  L_reg/L_3d37c0cf_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.970     8.342    L_reg/L_3d37c0cf_remainder0_carry__0_i_11_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I2_O)        0.328     8.670 r  L_reg/L_3d37c0cf_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.172     9.842    L_reg/L_3d37c0cf_remainder0_carry__0_i_9_n_0
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.153     9.995 f  L_reg/L_3d37c0cf_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.625    10.620    L_reg/L_3d37c0cf_remainder0_carry_i_15_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I3_O)        0.327    10.947 r  L_reg/L_3d37c0cf_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.302    12.249    L_reg/L_3d37c0cf_remainder0_carry_i_8_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I0_O)        0.124    12.373 r  L_reg/L_3d37c0cf_remainder0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.373    aseg_driver/decimal_renderer/i__carry_i_6__2[3]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.774 r  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.774    aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.996 f  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.301    14.298    L_reg/L_3d37c0cf_remainder0[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.293    14.591 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.807    15.397    L_reg/i__carry__1_i_14_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I2_O)        0.326    15.723 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.636    16.359    L_reg/i__carry_i_25__0_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.483 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.851    17.334    L_reg/i__carry_i_22_n_0
    SLICE_X60Y12         LUT5 (Prop_lut5_I3_O)        0.150    17.484 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.975    18.459    L_reg/i__carry_i_19_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.354    18.813 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.972    19.785    L_reg/i__carry_i_11_n_0
    SLICE_X59Y7          LUT2 (Prop_lut2_I1_O)        0.328    20.113 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.754    20.868    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.375 r  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.375    aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.489 r  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.489    aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.823 f  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.870    22.692    L_reg/L_3d37c0cf_remainder0_inferred__1/i__carry__2[1]
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.995 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    23.156    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X56Y9          LUT5 (Prop_lut5_I0_O)        0.124    23.280 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.023    24.303    L_reg/i__carry_i_14_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.150    24.453 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.680    25.133    L_reg/i__carry_i_25_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.348    25.481 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.883    26.364    L_reg/i__carry_i_20_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.488 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.818    27.307    L_reg/i__carry_i_13_n_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.152    27.459 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.813    28.272    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X58Y7          LUT5 (Prop_lut5_I0_O)        0.332    28.604 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.604    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.154 r  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.154    aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.268 r  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.268    aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.581 r  aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    30.442    aseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.306    30.748 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.900    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.024 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.842    31.866    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    31.990 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.811    32.801    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124    32.925 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.095    34.020    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y11         LUT3 (Prop_lut3_I0_O)        0.124    34.144 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.799    37.943    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.516 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.516    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.266ns  (logic 11.918ns (32.862%)  route 24.349ns (67.138%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.170     7.839    L_reg/M_sm_pbc[6]
    SLICE_X52Y19         LUT5 (Prop_lut5_I3_O)        0.124     7.963 f  L_reg/L_3d37c0cf_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.960     8.923    L_reg/L_3d37c0cf_remainder0_carry_i_24__0_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.047 f  L_reg/L_3d37c0cf_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.955    10.003    L_reg/L_3d37c0cf_remainder0_carry__1_i_7__0_n_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I2_O)        0.152    10.155 f  L_reg/L_3d37c0cf_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.839    L_reg/L_3d37c0cf_remainder0_carry_i_20__0_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.374    11.213 r  L_reg/L_3d37c0cf_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.998    12.210    L_reg/L_3d37c0cf_remainder0_carry_i_10__0_n_0
    SLICE_X53Y20         LUT4 (Prop_lut4_I1_O)        0.328    12.538 r  L_reg/L_3d37c0cf_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.538    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.088 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.088    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.310 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.076    14.387    L_reg/L_3d37c0cf_remainder0_1[4]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.325    14.712 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.231    15.942    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.348    16.290 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.429    16.719    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I3_O)        0.118    16.837 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.105    17.942    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.352    18.294 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    19.110    L_reg/i__carry_i_19__1_n_0
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.350    19.460 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.990    20.450    L_reg/i__carry_i_11__1_n_0
    SLICE_X55Y18         LUT2 (Prop_lut2_I1_O)        0.328    20.778 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.692    21.470    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.990 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.990    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.107 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.107    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.422 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.979    23.401    L_reg/L_3d37c0cf_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.307    23.708 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    23.972    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.124    24.096 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.984    25.081    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y19         LUT2 (Prop_lut2_I0_O)        0.124    25.205 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.135    26.339    L_reg/i__carry_i_13__1_0
    SLICE_X57Y20         LUT5 (Prop_lut5_I0_O)        0.150    26.489 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.788    27.277    L_reg/i__carry_i_23__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.326    27.603 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.586    28.189    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y17         LUT3 (Prop_lut3_I1_O)        0.118    28.307 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.088    29.395    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.326    29.721 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.721    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.254 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.254    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.371 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.371    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.686 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    31.329    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.307    31.636 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.788    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.124    31.912 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.058    32.970    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.124    33.094 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.833    33.926    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.124    34.050 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.492    35.542    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.124    35.666 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.242    37.908    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.418 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.418    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.120ns  (logic 12.190ns (33.747%)  route 23.931ns (66.253%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.170     7.839    L_reg/M_sm_pbc[6]
    SLICE_X52Y19         LUT5 (Prop_lut5_I3_O)        0.124     7.963 f  L_reg/L_3d37c0cf_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.960     8.923    L_reg/L_3d37c0cf_remainder0_carry_i_24__0_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.047 f  L_reg/L_3d37c0cf_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.955    10.003    L_reg/L_3d37c0cf_remainder0_carry__1_i_7__0_n_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I2_O)        0.152    10.155 f  L_reg/L_3d37c0cf_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.839    L_reg/L_3d37c0cf_remainder0_carry_i_20__0_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.374    11.213 r  L_reg/L_3d37c0cf_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.998    12.210    L_reg/L_3d37c0cf_remainder0_carry_i_10__0_n_0
    SLICE_X53Y20         LUT4 (Prop_lut4_I1_O)        0.328    12.538 r  L_reg/L_3d37c0cf_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.538    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.088 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.088    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.310 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.076    14.387    L_reg/L_3d37c0cf_remainder0_1[4]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.325    14.712 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.231    15.942    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.348    16.290 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.429    16.719    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I3_O)        0.118    16.837 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.105    17.942    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.352    18.294 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    19.110    L_reg/i__carry_i_19__1_n_0
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.350    19.460 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.990    20.450    L_reg/i__carry_i_11__1_n_0
    SLICE_X55Y18         LUT2 (Prop_lut2_I1_O)        0.328    20.778 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.692    21.470    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.990 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.990    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.107 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.107    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.422 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.979    23.401    L_reg/L_3d37c0cf_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.307    23.708 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    23.972    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.124    24.096 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.984    25.081    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y19         LUT2 (Prop_lut2_I0_O)        0.124    25.205 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.135    26.339    L_reg/i__carry_i_13__1_0
    SLICE_X57Y20         LUT5 (Prop_lut5_I0_O)        0.150    26.489 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.788    27.277    L_reg/i__carry_i_23__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.326    27.603 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.586    28.189    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y17         LUT3 (Prop_lut3_I1_O)        0.118    28.307 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.088    29.395    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.326    29.721 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.721    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.254 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.254    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.371 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.371    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.686 f  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    31.329    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.307    31.636 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.788    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.124    31.912 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.058    32.970    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.124    33.094 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.823    33.916    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124    34.040 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.342    35.382    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y33         LUT4 (Prop_lut4_I2_O)        0.152    35.534 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.984    37.518    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.271 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.271    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.974ns  (logic 11.922ns (33.141%)  route 24.052ns (66.859%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.170     7.839    L_reg/M_sm_pbc[6]
    SLICE_X52Y19         LUT5 (Prop_lut5_I3_O)        0.124     7.963 f  L_reg/L_3d37c0cf_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.960     8.923    L_reg/L_3d37c0cf_remainder0_carry_i_24__0_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.047 f  L_reg/L_3d37c0cf_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.955    10.003    L_reg/L_3d37c0cf_remainder0_carry__1_i_7__0_n_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I2_O)        0.152    10.155 f  L_reg/L_3d37c0cf_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.839    L_reg/L_3d37c0cf_remainder0_carry_i_20__0_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.374    11.213 r  L_reg/L_3d37c0cf_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.998    12.210    L_reg/L_3d37c0cf_remainder0_carry_i_10__0_n_0
    SLICE_X53Y20         LUT4 (Prop_lut4_I1_O)        0.328    12.538 r  L_reg/L_3d37c0cf_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.538    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.088 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.088    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.310 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.076    14.387    L_reg/L_3d37c0cf_remainder0_1[4]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.325    14.712 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.231    15.942    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.348    16.290 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.429    16.719    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I3_O)        0.118    16.837 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.105    17.942    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.352    18.294 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    19.110    L_reg/i__carry_i_19__1_n_0
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.350    19.460 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.990    20.450    L_reg/i__carry_i_11__1_n_0
    SLICE_X55Y18         LUT2 (Prop_lut2_I1_O)        0.328    20.778 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.692    21.470    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.990 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.990    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.107 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.107    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.422 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.979    23.401    L_reg/L_3d37c0cf_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.307    23.708 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    23.972    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.124    24.096 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.984    25.081    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y19         LUT2 (Prop_lut2_I0_O)        0.124    25.205 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.135    26.339    L_reg/i__carry_i_13__1_0
    SLICE_X57Y20         LUT5 (Prop_lut5_I0_O)        0.150    26.489 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.788    27.277    L_reg/i__carry_i_23__1_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.326    27.603 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.586    28.189    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y17         LUT3 (Prop_lut3_I1_O)        0.118    28.307 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.088    29.395    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.326    29.721 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.721    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.254 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.254    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.371 r  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.371    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.686 f  bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    31.329    bseg_driver/decimal_renderer/L_3d37c0cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.307    31.636 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.788    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.124    31.912 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.058    32.970    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.124    33.094 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.823    33.916    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124    34.040 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.342    35.382    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.124    35.506 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.106    37.612    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    41.126 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.126    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.430ns (66.121%)  route 0.733ns (33.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.733     2.378    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.667 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.667    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.431ns (65.843%)  route 0.742ns (34.157%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.555     1.499    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.362     2.001    bseg_driver/ctr/S[1]
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.045     2.046 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.381     2.427    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.672 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.672    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.433ns (65.134%)  route 0.767ns (34.866%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.555     1.499    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.363     2.002    bseg_driver/ctr/S[1]
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.045     2.047 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.452    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.699 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.699    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.475ns (66.333%)  route 0.749ns (33.667%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.555     1.499    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.363     2.002    bseg_driver/ctr/S[1]
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.049     2.051 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.437    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.722 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.722    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.409ns (61.843%)  route 0.869ns (38.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.869     2.512    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.780 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.780    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.433ns (62.664%)  route 0.854ns (37.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.854     2.520    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.789 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.789    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.407ns (61.157%)  route 0.894ns (38.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.555     1.499    display/clk_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.894     2.533    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.800 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.800    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.458ns (63.321%)  route 0.844ns (36.679%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.555     1.499    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.362     2.001    bseg_driver/ctr/S[1]
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.048     2.049 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.483     2.532    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.801 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.801    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.418ns (61.378%)  route 0.892ns (38.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.555     1.499    display/clk_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.892     2.532    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.808 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.808    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.420ns (58.493%)  route 1.008ns (41.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.008     2.649    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.929 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.929    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.853ns  (logic 1.643ns (33.854%)  route 3.210ns (66.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.407    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.531 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.322     4.853    reset_cond/M_reset_cond_in
    SLICE_X43Y15         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 1.643ns (36.419%)  route 2.868ns (63.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.407    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.531 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.980     4.511    reset_cond/M_reset_cond_in
    SLICE_X37Y20         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.434     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y20         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 1.643ns (37.998%)  route 2.681ns (62.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.407    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.531 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.793     4.324    reset_cond/M_reset_cond_in
    SLICE_X30Y20         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.434     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X30Y20         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 1.643ns (37.998%)  route 2.681ns (62.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.407    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.531 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.793     4.324    reset_cond/M_reset_cond_in
    SLICE_X30Y20         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.434     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X30Y20         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 1.641ns (38.892%)  route 2.579ns (61.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.579     4.096    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X31Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.220 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.220    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X31Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.446     4.851    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 1.653ns (43.477%)  route 2.149ns (56.523%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.149     3.678    forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.124     3.802 r  forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.802    forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X12Y2          FDRE                                         r  forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.451     4.856    forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.548ns  (logic 1.658ns (46.741%)  route 1.890ns (53.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.890     3.424    forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.548 r  forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.548    forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X12Y13         FDRE                                         r  forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445     4.850    forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 1.624ns (46.012%)  route 1.906ns (53.988%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.906     3.406    forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y8          LUT1 (Prop_lut1_I0_O)        0.124     3.530 r  forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.530    forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X12Y8          FDRE                                         r  forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.449     4.854    forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.512ns  (logic 1.630ns (46.421%)  route 1.882ns (53.579%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.882     3.388    forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.512 r  forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.512    forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X14Y13         FDRE                                         r  forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445     4.850    forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.163ns  (logic 1.640ns (51.852%)  route 1.523ns (48.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.523     3.039    forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.163 r  forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.163    forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X12Y13         FDRE                                         r  forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.445     4.850    forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_744700765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.327ns (33.201%)  route 0.658ns (66.799%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.658     0.940    forLoop_idx_0_744700765[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.985 r  forLoop_idx_0_744700765[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.985    forLoop_idx_0_744700765[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X14Y13         FDRE                                         r  forLoop_idx_0_744700765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.831     2.021    forLoop_idx_0_744700765[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  forLoop_idx_0_744700765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.329ns (32.973%)  route 0.668ns (67.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.668     0.952    forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.997 r  forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.997    forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X12Y13         FDRE                                         r  forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.831     2.021    forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  forLoop_idx_0_744700765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.319ns (29.132%)  route 0.776ns (70.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.776     1.050    forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.095 r  forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.095    forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X14Y13         FDRE                                         r  forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.831     2.021    forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  forLoop_idx_0_1669397235[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.313ns (28.144%)  route 0.799ns (71.856%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.799     1.067    forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.112 r  forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.112    forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X12Y8          FDRE                                         r  forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.835     2.025    forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  forLoop_idx_0_1669397235[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.347ns (30.699%)  route 0.783ns (69.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.783     1.084    forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.129 r  forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.129    forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X12Y13         FDRE                                         r  forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.831     2.021    forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  forLoop_idx_0_1669397235[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.341ns (27.545%)  route 0.898ns (72.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.898     1.194    forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.239 r  forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.239    forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X12Y2          FDRE                                         r  forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.837     2.027    forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  forLoop_idx_0_1669397235[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.330ns (22.351%)  route 1.146ns (77.649%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.146     1.431    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X31Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.476 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.476    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X31Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.331ns (22.327%)  route 1.153ns (77.673%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.851     1.137    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.182 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.302     1.484    reset_cond/M_reset_cond_in
    SLICE_X30Y20         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X30Y20         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.331ns (22.327%)  route 1.153ns (77.673%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.851     1.137    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.182 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.302     1.484    reset_cond/M_reset_cond_in
    SLICE_X30Y20         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X30Y20         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.331ns (21.191%)  route 1.232ns (78.809%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.851     1.137    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.182 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.381     1.564    reset_cond/M_reset_cond_in
    SLICE_X37Y20         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y20         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





