flow of HW and SW after soc wakes up from external interrupt
