/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [9:0] celloutsig_0_33z;
  wire [11:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [11:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_43z;
  reg [9:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire [19:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [5:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_0z[4] & celloutsig_1_2z);
  assign celloutsig_0_35z = !(celloutsig_0_12z[3] ? celloutsig_0_20z : celloutsig_0_26z[6]);
  assign celloutsig_0_4z = !(celloutsig_0_0z ? celloutsig_0_3z[3] : celloutsig_0_3z[0]);
  assign celloutsig_0_60z = !(celloutsig_0_23z[6] ? celloutsig_0_45z[7] : celloutsig_0_21z);
  assign celloutsig_0_63z = !(celloutsig_0_60z ? celloutsig_0_43z[0] : celloutsig_0_37z);
  assign celloutsig_1_18z = !(celloutsig_1_5z[2] ? celloutsig_1_5z[2] : celloutsig_1_7z[2]);
  assign celloutsig_0_19z = !(1'h1 ? celloutsig_0_18z : 1'h1);
  assign celloutsig_0_20z = !(1'h1 ? in_data[81] : celloutsig_0_7z[17]);
  assign celloutsig_0_21z = !(celloutsig_0_9z[5] ? celloutsig_0_7z[19] : celloutsig_0_5z[2]);
  assign celloutsig_0_25z = !(celloutsig_0_9z[2] ? celloutsig_0_23z[4] : celloutsig_0_0z);
  assign celloutsig_0_15z = ~((1'h1 | 1'h1) & (celloutsig_0_8z | celloutsig_0_5z[6]));
  assign celloutsig_0_27z = ~((celloutsig_0_6z | celloutsig_0_17z) & (celloutsig_0_22z[1] | celloutsig_0_2z[4]));
  assign celloutsig_0_18z = celloutsig_0_9z[5] | celloutsig_0_2z[4];
  assign celloutsig_1_6z = ~(celloutsig_1_4z ^ celloutsig_1_1z);
  assign celloutsig_0_13z = ~(celloutsig_0_7z[3] ^ celloutsig_0_10z[0]);
  assign celloutsig_0_24z = ~(celloutsig_0_22z[1] ^ celloutsig_0_21z);
  assign celloutsig_0_34z = { celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_26z } & { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } & { in_data[140:139], celloutsig_1_1z };
  assign celloutsig_0_12z = celloutsig_0_3z & celloutsig_0_5z[7:0];
  assign celloutsig_0_28z = { 2'h3, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_15z } / { 1'h1, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_0_31z = { celloutsig_0_29z[1:0], celloutsig_0_28z } / { 1'h1, celloutsig_0_10z[6:2], celloutsig_0_27z, 1'h1, celloutsig_0_0z };
  assign celloutsig_0_43z = { celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_21z } / { 1'h1, celloutsig_0_2z[3:2] };
  assign celloutsig_0_37z = { celloutsig_0_36z[3:2], celloutsig_0_19z } == celloutsig_0_10z[4:2];
  assign celloutsig_0_6z = celloutsig_0_5z[7:0] == { in_data[35:32], 2'h3, celloutsig_0_4z, 1'h1 };
  assign celloutsig_1_4z = in_data[138:122] == in_data[130:114];
  assign celloutsig_0_17z = celloutsig_0_9z[5:2] == { celloutsig_0_3z[4:3], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_5z[6:4], celloutsig_0_4z } <= in_data[73:70];
  assign celloutsig_0_14z = { celloutsig_0_12z[4:2], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, 1'h1 } <= celloutsig_0_7z[12:0];
  assign celloutsig_0_2z = in_data[13:9] % { 1'h1, in_data[59:56] };
  assign celloutsig_0_0z = in_data[68:56] !== in_data[66:54];
  assign celloutsig_0_64z = celloutsig_0_33z[9:5] !== { celloutsig_0_43z, celloutsig_0_63z, celloutsig_0_38z };
  assign celloutsig_0_38z = & { celloutsig_0_34z[11:2], celloutsig_0_18z };
  assign celloutsig_1_2z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[121:111] };
  assign celloutsig_0_33z = { in_data[40:33], celloutsig_0_0z, celloutsig_0_32z } >> { celloutsig_0_15z, celloutsig_0_31z };
  assign celloutsig_0_36z = { celloutsig_0_33z[5], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_11z } >> { celloutsig_0_7z[10:0], celloutsig_0_35z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } >> { celloutsig_0_2z[1:0], celloutsig_0_3z, 1'h1 };
  assign celloutsig_0_16z = { celloutsig_0_10z[5:3], celloutsig_0_2z } >> { celloutsig_0_12z[5:0], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_29z = celloutsig_0_26z[8:5] >> { celloutsig_0_9z[3:2], celloutsig_0_24z, 1'h1 };
  assign celloutsig_0_22z = { celloutsig_0_6z, celloutsig_0_6z, 1'h1 } >>> { celloutsig_0_10z[5:4], celloutsig_0_17z };
  assign celloutsig_0_3z = in_data[47:40] - in_data[75:68];
  assign celloutsig_0_10z = { in_data[68], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z } - { celloutsig_0_2z[4:2], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_16z[6:0], celloutsig_0_20z } - in_data[85:78];
  assign celloutsig_0_26z = { celloutsig_0_7z[17:16], 2'h3, celloutsig_0_7z[13], celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_0z } - { celloutsig_0_10z[6], celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[145:141] ^ in_data[191:187];
  assign celloutsig_1_7z = { celloutsig_1_0z[3:1], celloutsig_1_6z, celloutsig_1_1z } ^ celloutsig_1_0z;
  assign celloutsig_0_32z = ~((celloutsig_0_3z[4] & celloutsig_0_15z) | celloutsig_0_8z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[4] & in_data[171]) | in_data[139]);
  assign celloutsig_0_11z = ~((celloutsig_0_6z & celloutsig_0_6z) | celloutsig_0_4z);
  always_latch
    if (clkin_data[0]) celloutsig_0_45z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_45z = { celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_9z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_9z = { celloutsig_0_7z[7:3], celloutsig_0_0z };
  assign { celloutsig_0_7z[19:16], celloutsig_0_7z[13:0] } = { in_data[60:57], in_data[54:41] } | { celloutsig_0_2z[0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_7z[15:14] = 2'h3;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
