CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'D:\Programas\XILINX\ISE_DS\ISE\coregen\' [reloaded]
INFO:sim - Generating component instance 'Prescaler100to1' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   'D:\Programas\XILINX\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_cou
   nter_binary_v11_0\component.xml'.
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'Prescaler100to1' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'Prescaler100to1'...
WARNING:sim - A core named 'Prescaler100to1' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'Prescaler100to1'...
Delivering associated files for 'Prescaler100to1'...
Generating implementation netlist for 'Prescaler100to1'...
INFO:sim - Pre-processing HDL files for 'Prescaler100to1'...
Running synthesis for 'Prescaler100to1'
Writing VHO instantiation template for 'Prescaler100to1'...
Writing VHDL behavioral simulation model for 'Prescaler100to1'...
Delivered 2 files into directory
C:/Users/manuel/Desktop/final/Top_System/Top_System/ipcore_dir/tmp/_cg/Prescaler
100to1
Generating ASY schematic symbol...
Generating SYM schematic symbol for 'Prescaler100to1'...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Prescaler100to1'.
