m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHub/fpga_learing/VI_flip_flop/quartus_prj/simulation/modelsim
T_opt
Z1 !s110 1753517649
VVZnU5KCYgJoMKV7MkCaST1
04 12 4 work tb_flip_flop fast 0
=1-0068eb5799b6-68848e51-24c-46bc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vtb_flip_flop
R1
!i10b 1
!s100 KKdkJj47i433aUXLe_]gA1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I@7QNn4_MGM]:c2D81g<4c1
R0
w1753517138
8D:/GitHub/fpga_learing/VI_flip_flop/quartus_prj/../sim/tb_flip_flop.v
FD:/GitHub/fpga_learing/VI_flip_flop/quartus_prj/../sim/tb_flip_flop.v
!i122 1
L0 2 39
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1753517649.000000
!s107 D:/GitHub/fpga_learing/VI_flip_flop/quartus_prj/../sim/tb_flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub/fpga_learing/VI_flip_flop/quartus_prj/../sim|D:/GitHub/fpga_learing/VI_flip_flop/quartus_prj/../sim/tb_flip_flop.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/GitHub/fpga_learing/VI_flip_flop/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vVI_flip_flop
R1
!i10b 1
!s100 ;obN?8^PKbKALTKKTVgR:3
R3
IlKMlQRjfHnPfih?WlTHY@2
R0
w1753506776
8D:/GitHub/fpga_learing/VI_flip_flop/rtl/VI_flip_flop.v
FD:/GitHub/fpga_learing/VI_flip_flop/rtl/VI_flip_flop.v
!i122 0
L0 1 21
R4
R5
r1
!s85 0
31
R6
!s107 D:/GitHub/fpga_learing/VI_flip_flop/rtl/VI_flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub/fpga_learing/VI_flip_flop/rtl|D:/GitHub/fpga_learing/VI_flip_flop/rtl/VI_flip_flop.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/GitHub/fpga_learing/VI_flip_flop/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@v@i_flip_flop
