    INFO: Starting PRECISION_RTL for logic synthesis
precision: Setting MGC_HOME to /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home ...
precision: Executing on platform: (UNKNOWN and UNSUPPORTED) Linux ecetesla0 4.15.0-46-generic #49-Ubuntu SMP Wed Feb 6 09:33:07 UTC 2019 x86_64 x86_64 x86_64 GNU/Linux
//  Precision RTL Synthesis 64-bit 2015.2.16 (PS2015.2.1 Production Release) Tue Jan  5 23:04:49 PST 2016
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2016, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux y433wu@ecetesla0 #49-Ubuntu SMP Wed Feb 6 09:33:07 UTC 2019 4.15.0-46-generic x86_64
//  
//  Start time Tue Mar 26 14:08:26 2019
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: The Results Directory has been set to: uw_tmp
Info: Moving session transcript to file uw_tmp/precision.log
Info: Setting up the design to use synthesis library "cycloneii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Cyclone II.
Info: Setting Part to: "EP2C70F896I".
Info: Setting Process to: "8".
Info: Reading file: /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
Info: Loading library initialization file /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
Info: vhdlorder, Release 2015b.13
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2015b.13
INFO: Analyzing "util.vhd"
INFO: Analyzing "kirsch_synth_pkg.vhd"
INFO: Analyzing "mem.vhd"
INFO: Analyzing "kirsch.vhd"
Info: Current working directory: uw_tmp.
Info: RTLC-Driver, Release RTLC-Precision 2015b.13
Info: Last compiled on Dec 24 2015 14:33:45
Info: Initializing...
Info: Partitioning design ....
Info: RTLCompiler, Release RTLC-Precision 2015b.13
Info: Last compiled on Dec 24 2015 15:06:12
Info: Initializing...
Info: Root Module work.kirsch(main): Pre-processing...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
Info: Extracted FSM in module work.kirsch(main), with state variable = row_state[2:0], async set/reset state(s) = (none), number of states = 3.
Info: Re-encoding 3 state FSM as "binary".
Info: FSM: State encoding table.
Info: FSM:	Index	                            Literal	                      Encoding
Info: FSM:	    0	                                001	                            00
Info: FSM:	    1	                                010	                            01
Info: FSM:	    2	                                100	                            10
Info: The default branch of this FSM is being ignored to allow a more optimal implementation. To preserve it, please specify the attribute safe_fsm_type on the state variable
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: Root Module work.kirsch(main): Compiling...
Info: "kirsch.vhd", line 327: Sharing register sub1[13] with sub1[14]
Info: "kirsch.vhd", line 327: Sharing register sub1[13] with sub1[15]
Info: "kirsch.vhd", line 327: Sharing register reg8_val(14) with reg8_val(15)
Info: "kirsch.vhd", line 327: Sharing register sub1[13] with sub1[16]
Info: "kirsch.vhd", line 327: Sharing register reg8_val(14) with reg8_val(16)
Info: "kirsch.vhd", line 327: Sharing register sub1[12] with sub1[13]
Info: "kirsch.vhd", line 160: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "row_counter".
Info: "kirsch.vhd", line 179: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_0_8" inferred for node "col_counter".
Info: "kirsch.vhd", line 265: Optimizing state bit(s) reg7[16:12] to constant 0
Info: "kirsch.vhd", line 327: Optimizing state bit(s) add4[16:14] to constant 0
Info: "kirsch.vhd", line 251: Optimizing state bit(s) reg3_val[9] to constant 0
Info: "kirsch.vhd", line 296: Optimizing state bit(s) reg5_val[9] to constant 0
Info: "kirsch.vhd", line 251: Optimizing state bit(s) reg6_val[9] to constant 0
Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 2, Inferred (Modgen/Selcounter/AddSub) : 2 (2 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
Info: Total lines of RTL compiled: 470.
Info: Total CPU time for compilation: 0.0 secs.
Info: Overall running time for compilation: 1.0 secs.
Info: Current working directory: uw_tmp.
Info: Doing rtl optimizations.
Info: Finished compiling design.
Info: Writing file: uw_tmp/kirsch_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: *** synthesis to generic gates succeeded ***
Info: The Results Directory has been closed.
    INFO: generic-gate       netlist         written to uw_tmp/kirsch_gate.vhd
    INFO: 
    INFO: ***********************************************
    INFO: *
    INFO: * uw-synth to MODGEN was successful
    INFO: * log file stored in LOG/uw-synth.log
    INFO: *
    INFO: ***********************************************
