/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
pkrvmjbmru5nbw0
+ date
Fri Aug  8 17:19:53 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1754673593
+ CACTUS_STARTTIME=1754673593
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Aug 08 2025 (17:12:11)
Run date:          Aug 08 2025 (17:19:54+0000)
Run host:          pkrvmjbmru5nbw0 (pid=131455)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: pkrvmjbmru5nbw0
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=12a71857-f26a-6748-9050-c91bac26f4eb, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=02/27/2023, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=pkrvmjbmru5nbw0, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125982 sec
      iterations=10000000... time=0.0125684 sec
      iterations=100000000... time=0.124701 sec
      iterations=900000000... time=1.12159 sec
      iterations=900000000... time=0.840346 sec
      result: 6.40022 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198308 sec
      iterations=10000000... time=0.0198255 sec
      iterations=100000000... time=0.19821 sec
      iterations=600000000... time=1.18976 sec
      result: 16.1377 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00159505 sec
      iterations=10000000... time=0.0155359 sec
      iterations=100000000... time=0.155453 sec
      iterations=700000000... time=1.08843 sec
      result: 10.2901 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000126747 sec
      iterations=10000... time=0.00124491 sec
      iterations=100000... time=0.0124206 sec
      iterations=1000000... time=0.124274 sec
      iterations=9000000... time=1.1187 sec
      result: 1.243 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000623847 sec
      iterations=10000... time=0.00542749 sec
      iterations=100000... time=0.0561593 sec
      iterations=1000000... time=0.55369 sec
      iterations=2000000... time=1.10393 sec
      result: 5.51964 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=5.41e-07 sec
      iterations=10... time=4.388e-06 sec
      iterations=100... time=4.8631e-05 sec
      iterations=1000... time=0.000389578 sec
      iterations=10000... time=0.00269934 sec
      iterations=100000... time=0.0247105 sec
      iterations=1000000... time=0.245068 sec
      iterations=4000000... time=0.981725 sec
      iterations=8000000... time=1.95992 sec
      result: 100.314 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.1411e-05 sec
      iterations=10... time=5.4241e-05 sec
      iterations=100... time=0.000523679 sec
      iterations=1000... time=0.00483549 sec
      iterations=10000... time=0.0482686 sec
      iterations=100000... time=0.47636 sec
      iterations=200000... time=0.953801 sec
      iterations=400000... time=1.90818 sec
      result: 82.4272 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.156e-06 sec
      iterations=10000... time=3.193e-05 sec
      iterations=100000... time=0.000274784 sec
      iterations=1000000... time=0.00248894 sec
      iterations=10000000... time=0.0248948 sec
      iterations=100000000... time=0.248575 sec
      iterations=400000000... time=0.995015 sec
      iterations=800000000... time=1.98993 sec
      result: 0.310926 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.8405e-05 sec
      iterations=10000... time=0.000110978 sec
      iterations=100000... time=0.000985783 sec
      iterations=1000000... time=0.00989868 sec
      iterations=10000000... time=0.0956389 sec
      iterations=100000000... time=0.950628 sec
      iterations=200000000... time=1.90338 sec
      result: 1.18961 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.91e-07 sec
      iterations=10... time=3.536e-06 sec
      iterations=100... time=3.8442e-05 sec
      iterations=1000... time=0.0002944 sec
      iterations=10000... time=0.0027919 sec
      iterations=100000... time=0.0278062 sec
      iterations=1000000... time=0.28045 sec
      iterations=4000000... time=1.11336 sec
      result: 88.2948 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=9.788e-06 sec
      iterations=10... time=7.1744e-05 sec
      iterations=100... time=0.000559165 sec
      iterations=1000... time=0.00440696 sec
      iterations=10000... time=0.0434549 sec
      iterations=100000... time=0.435464 sec
      iterations=300000... time=1.30925 sec
      result: 90.101 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.3023e-05 sec
      iterations=10... time=0.000321671 sec
      iterations=100... time=0.00318054 sec
      iterations=1000... time=0.0311859 sec
      iterations=10000... time=0.31855 sec
      iterations=30000... time=0.982264 sec
      iterations=60000... time=1.95068 sec
      result: 0.0531508 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000155741 sec
      iterations=10... time=0.00160899 sec
      iterations=100... time=0.0156878 sec
      iterations=1000... time=0.165554 sec
      iterations=7000... time=1.14612 sec
      result: 0.148957 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00410231 sec
      iterations=10... time=0.0390812 sec
      iterations=100... time=0.386186 sec
      iterations=300... time=1.17358 sec
      result: 0.39901 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00136444 sec
      iterations=10000000... time=0.0124661 sec
      iterations=100000000... time=0.125169 sec
      iterations=900000000... time=1.12034 sec
      iterations=900000000... time=0.840755 sec
      result: 6.43801 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198352 sec
      iterations=10000000... time=0.0198155 sec
      iterations=100000000... time=0.198289 sec
      iterations=600000000... time=1.18981 sec
      result: 16.137 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157123 sec
      iterations=10000000... time=0.0155371 sec
      iterations=100000000... time=0.155515 sec
      iterations=700000000... time=1.11592 sec
      result: 10.0366 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000140047 sec
      iterations=10000... time=0.00132765 sec
      iterations=100000... time=0.0124332 sec
      iterations=1000000... time=0.124347 sec
      iterations=9000000... time=1.11933 sec
      result: 1.2437 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.00046546 sec
      iterations=10000... time=0.00516887 sec
      iterations=100000... time=0.0439056 sec
      iterations=1000000... time=0.436025 sec
      iterations=3000000... time=1.30848 sec
      result: 4.36159 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.66e-07 sec
      iterations=10... time=3.9625e-06 sec
      iterations=100... time=4.2134e-05 sec
      iterations=1000... time=0.000368254 sec
      iterations=10000... time=0.00281983 sec
      iterations=100000... time=0.0245304 sec
      iterations=1000000... time=0.244986 sec
      iterations=4000000... time=0.980793 sec
      iterations=8000000... time=1.96079 sec
      result: 100.27 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.941e-06 sec
      iterations=10... time=5.8038e-05 sec
      iterations=100... time=0.00050036 sec
      iterations=1000... time=0.00479422 sec
      iterations=10000... time=0.0474647 sec
      iterations=100000... time=0.471121 sec
      iterations=200000... time=0.95155 sec
      iterations=400000... time=1.90116 sec
      result: 82.7319 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.146e-06 sec
      iterations=10000... time=3.482e-05 sec
      iterations=100000... time=0.000294391 sec
      iterations=1000000... time=0.00260626 sec
      iterations=10000000... time=0.024888 sec
      iterations=100000000... time=0.248821 sec
      iterations=400000000... time=0.995186 sec
      iterations=800000000... time=1.99064 sec
      result: 0.311037 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.612e-05 sec
      iterations=10000... time=0.000102541 sec
      iterations=100000... time=0.000928745 sec
      iterations=1000000... time=0.00923518 sec
      iterations=10000000... time=0.0909634 sec
      iterations=100000000... time=0.90147 sec
      iterations=200000000... time=1.80024 sec
      result: 1.12515 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.11e-07 sec
      iterations=10... time=3.582e-06 sec
      iterations=100... time=3.5406e-05 sec
      iterations=1000... time=0.000307098 sec
      iterations=10000... time=0.00272684 sec
      iterations=100000... time=0.0270007 sec
      iterations=1000000... time=0.27014 sec
      iterations=4000000... time=1.08082 sec
      result: 90.9535 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.0219e-05 sec
      iterations=10... time=6.2061e-05 sec
      iterations=100... time=0.000536403 sec
      iterations=1000... time=0.00451348 sec
      iterations=10000... time=0.044419 sec
      iterations=100000... time=0.444173 sec
      iterations=200000... time=0.888396 sec
      iterations=400000... time=1.77337 sec
      result: 88.6933 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.4805e-06 sec
      iterations=10... time=8.4608e-05 sec
      iterations=100... time=0.000862221 sec
      iterations=1000... time=0.00857069 sec
      iterations=10000... time=0.0837637 sec
      iterations=100000... time=0.837756 sec
      iterations=200000... time=1.69257 sec
      result: 0.204187 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.1222e-05 sec
      iterations=10... time=0.000384735 sec
      iterations=100... time=0.00385447 sec
      iterations=1000... time=0.0402723 sec
      iterations=10000... time=0.403401 sec
      iterations=30000... time=1.17325 sec
      result: 0.623626 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000921198 sec
      iterations=10... time=0.0108324 sec
      iterations=100... time=0.109384 sec
      iterations=1000... time=1.08968 sec
      result: 1.43244 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Aug  8 17:21:00 UTC 2025
+ echo Done.
Done.
  Elapsed time: 67.2 s
