
*** Running vivado
    with args -log SQRT_CSLA_64bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SQRT_CSLA_64bit.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source SQRT_CSLA_64bit.tcl -notrace
Command: synth_design -top SQRT_CSLA_64bit -part xczu5ev-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8568
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1442.789 ; gain = 414.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SQRT_CSLA_64bit' [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/SQRT_CSLA_64bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ripple_Carry_Adder_4bit' [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Ripple_Carry_adder_4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Full_Adder' [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Full_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder' (0#1) [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Full_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ripple_Carry_Adder_4bit' (0#1) [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Ripple_Carry_adder_4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Carry_Select_Adder_4bit' [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Carry_Select_Adder_4bit' (0#1) [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Carry_Select_Adder_5bit' [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_5bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Carry_Select_Adder_5bit' (0#1) [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_5bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Carry_Select_Adder_6bit' [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_6bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Carry_Select_Adder_6bit' (0#1) [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_6bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Carry_Select_Adder_7bit' [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_7bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Carry_Select_Adder_7bit' (0#1) [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_7bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Carry_Select_Adder_8bit' [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Carry_Select_Adder_8bit' (0#1) [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_8bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Carry_Select_Adder_9bit' [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_9bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Carry_Select_Adder_9bit' (0#1) [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_9bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Carry_Select_Adder_10bit' [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_10bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Carry_Select_Adder_10bit' (0#1) [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_10bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Carry_Select_Adder_11bit' [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_11bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Carry_Select_Adder_11bit' (0#1) [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/Carry_Select_Adder_11bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SQRT_CSLA_64bit' (0#1) [C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.srcs/sources_1/new/SQRT_CSLA_64bit.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1532.402 ; gain = 504.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1532.402 ; gain = 504.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu5ev-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1532.402 ; gain = 504.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu5ev-sfvc784-1-i
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1532.402 ; gain = 504.375
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    1 Bit       Adders := 124   
+---XORs : 
	   3 Input      1 Bit         XORs := 124   
+---Muxes : 
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2344.309 ; gain = 1316.281
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2344.309 ; gain = 1316.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2344.309 ; gain = 1316.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2344.309 ; gain = 1316.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2344.309 ; gain = 1316.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2344.309 ; gain = 1316.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2344.309 ; gain = 1316.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2344.309 ; gain = 1316.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2344.309 ; gain = 1316.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |    42|
|3     |LUT4 |    16|
|4     |LUT5 |   100|
|5     |LUT6 |    29|
|6     |IBUF |   129|
|7     |OBUF |    65|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   382|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2344.309 ; gain = 1316.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2344.309 ; gain = 1316.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2344.309 ; gain = 1316.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2344.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2394.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 129 instances

Synth Design complete, checksum: 534a04a7
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2394.766 ; gain = 1391.598
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/Projects/SQRT_CLSA/SQRT_CLSA.runs/synth_1/SQRT_CSLA_64bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SQRT_CSLA_64bit_utilization_synth.rpt -pb SQRT_CSLA_64bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 13:57:34 2023...
