# 
# Synthesis run script generated by Vivado
# 

  set_param gui.test TreeTableDev
  set_param xicom.use_bs_reader 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
set_msg_config -id {Labtools 27-147} -limit 4294967295
create_project -in_memory -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
set_param project.compositeFile.enableAutoGeneration 0
set_property default_lib xil_defaultlib [current_project]
set_property ip_repo_paths C:/designs/leon3-digilent-nexys4/IP [current_fileset]
add_files C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/filtercoeff.coe
add_files -quiet C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp
set_property used_in_implementation false [get_files C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp]
add_files -quiet C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_1_synth_1/ila_1.dcp
set_property used_in_implementation false [get_files C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_1_synth_1/ila_1.dcp]
add_files -quiet C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_2_synth_1/ila_2.dcp
set_property used_in_implementation false [get_files C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_2_synth_1/ila_2.dcp]

read_ip C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_0_0/ila_0.xci
set_property used_in_implementation false [get_files -all c:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_0_0/constraints/ila.xdc]
set_property used_in_implementation false [get_files -all c:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_0_0/ila_0_ooc.xdc]
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property is_locked true [get_files C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_0_0/ila_0.xci]

read_vhdl -library grlib {
  C:/lib/grlib/stdlib/version.vhd
  C:/lib/grlib/stdlib/config_types.vhd
  C:/lib/grlib/stdlib/stdlib.vhd
  C:/lib/grlib/stdlib/config.vhd
  C:/lib/grlib/amba/amba.vhd
  C:/lib/grlib/sparc/sparc.vhd
  C:/lib/grlib/modgen/multlib.vhd
  C:/lib/grlib/modgen/leaves.vhd
  C:/lib/grlib/amba/devices.vhd
  C:/lib/grlib/amba/ahbmst.vhd
  C:/lib/grlib/amba/apbctrl.vhd
  C:/lib/grlib/amba/ahbctrl.vhd
}
read_vhdl -library techmap {
  C:/lib/techmap/gencomp/gencomp.vhd
  C:/lib/techmap/maps/allclkgen.vhd
  C:/lib/techmap/inferred/memory_inferred.vhd
  C:/lib/techmap/unisim/memory_unisim.vhd
  C:/lib/techmap/maps/grgates.vhd
  C:/lib/techmap/maps/allmem.vhd
  C:/lib/techmap/maps/syncram.vhd
  C:/lib/techmap/maps/syncram_2p.vhd
  C:/lib/techmap/maps/allmul.vhd
  C:/lib/techmap/inferred/mul_inferred.vhd
  C:/lib/techmap/maps/techmult.vhd
  C:/lib/techmap/maps/regfile_3p.vhd
  C:/lib/techmap/unisim/clkgen_unisim.vhd
  C:/lib/techmap/unisim/buffer_unisim.vhd
  C:/lib/techmap/maps/syncram_dp.vhd
  C:/lib/techmap/maps/syncram64.vhd
  C:/lib/techmap/maps/grlfpw_net.vhd
  C:/lib/techmap/maps/grfpw_net.vhd
  C:/lib/techmap/gencomp/netcomp.vhd
  C:/lib/techmap/unisim/tap_unisim.vhd
  C:/lib/techmap/maps/techbuf.vhd
  C:/lib/techmap/maps/clkmux.vhd
  C:/lib/techmap/maps/clkand.vhd
  C:/lib/techmap/maps/alltap.vhd
  C:/lib/techmap/unisim/pads_unisim.vhd
  C:/lib/techmap/maps/tap.vhd
  C:/lib/techmap/maps/syncreg.vhd
  C:/lib/techmap/maps/syncrambw.vhd
  C:/lib/techmap/maps/allpads.vhd
  C:/lib/techmap/maps/outpad.vhd
  C:/lib/techmap/maps/iopad.vhd
  C:/lib/techmap/maps/inpad.vhd
  C:/lib/techmap/maps/clkgen.vhd
}
read_vhdl -library gaisler {
  C:/lib/gaisler/srmmu/mmuconfig.vhd
  C:/lib/gaisler/srmmu/mmuiface.vhd
  C:/lib/gaisler/leon3/leon3.vhd
  C:/lib/gaisler/srmmu/mmulrue.vhd
  C:/lib/gaisler/srmmu/libmmu.vhd
  C:/lib/gaisler/leon3v3/libfpu.vhd
  C:/lib/gaisler/arith/arith.vhd
  C:/lib/gaisler/srmmu/mmutlbcam.vhd
  C:/lib/gaisler/srmmu/mmulru.vhd
  C:/lib/gaisler/leon3v3/libiu.vhd
  C:/lib/gaisler/srmmu/mmutw.vhd
  C:/lib/gaisler/srmmu/mmutlb.vhd
  C:/lib/gaisler/leon3v3/libcache.vhd
  C:/lib/gaisler/srmmu/mmu.vhd
  C:/lib/gaisler/leon3v3/mmu_icache.vhd
  C:/lib/gaisler/leon3v3/mmu_dcache.vhd
  C:/lib/gaisler/leon3v3/mmu_acache.vhd
  C:/lib/gaisler/leon3v3/libleon3.vhd
  C:/lib/gaisler/uart/uart.vhd
  C:/lib/gaisler/net/net.vhd
  C:/lib/gaisler/misc/misc.vhd
  C:/lib/gaisler/leon3v3/regfile_3p_l3.vhd
  C:/lib/gaisler/leon3v3/mmu_cache.vhd
  C:/lib/gaisler/leon3v3/iu3.vhd
  C:/lib/gaisler/arith/mul32.vhd
  C:/lib/gaisler/arith/div32.vhd
  C:/lib/gaisler/uart/libdcom.vhd
  C:/lib/gaisler/memctrl/memctrl.vhd
  C:/lib/gaisler/leon3v3/tbufmem.vhd
  C:/lib/gaisler/leon3v3/proc3.vhd
  C:/lib/gaisler/leon3v3/grlfpwx.vhd
  C:/lib/gaisler/leon3v3/grfpwxsh.vhd
  C:/lib/gaisler/leon3v3/grfpwx.vhd
  C:/lib/gaisler/leon3v3/cachemem.vhd
  C:/lib/gaisler/jtag/libjtagcom.vhd
  C:/lib/gaisler/greth/ethernet_mac.vhd
  C:/lib/gaisler/uart/dcom_uart.vhd
  C:/lib/gaisler/uart/dcom.vhd
  C:/lib/gaisler/memctrl/sdmctrl.vhd
  C:/lib/gaisler/leon3v3/leon3x.vhd
  C:/lib/gaisler/leon3v3/dsu3x.vhd
  C:/lib/gaisler/jtag/jtagcom2.vhd
  C:/lib/gaisler/jtag/jtagcom.vhd
  C:/lib/gaisler/jtag/jtag.vhd
  C:/lib/gaisler/greth/greth_gbit.vhd
  C:/lib/gaisler/greth/greth.vhd
  C:/lib/gaisler/uart/apbuart.vhd
  C:/lib/gaisler/uart/ahbuart.vhd
  C:/lib/gaisler/spi/spi.vhd
  C:/lib/gaisler/misc/rstgen.vhd
  C:/lib/gaisler/misc/gptimer.vhd
  C:/lib/gaisler/misc/ahbram.vhd
  C:/lib/gaisler/leon3v3/leon3s.vhd
  C:/lib/gaisler/leon3v3/dsu3.vhd
  C:/lib/gaisler/jtag/ahbjtag.vhd
  C:/lib/gaisler/irqmp/irqmp.vhd
  C:/lib/gaisler/greth/grethm.vhd
}
read_vhdl -library eth {
  C:/lib/eth/core/greth_pkg.vhd
  C:/lib/eth/core/eth_rstgen.vhd
  C:/lib/eth/core/greth_tx.vhd
  C:/lib/eth/core/greth_rx.vhd
  C:/lib/eth/core/eth_edcl_ahb_mst.vhd
  C:/lib/eth/core/eth_ahb_mst.vhd
  C:/lib/eth/core/grethc.vhd
  C:/lib/eth/comp/ethcomp.vhd
}
read_vhdl -library xil_defaultlib {
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/new/BCD_block.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/new/clk_div_seven_seg.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/new/bounce_filter.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/new/bin2bcd.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_SPI.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DAC_BUFFER.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/CLK_divide.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_buffer.vhd
  {C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/electronic system design/digitalfilter.vhd}
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/new/seven_seg_control.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/new/RGB_diode_controller.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/new/button_control.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/DACTOP.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/ADC_TOP.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/new/Button_and_hex_wrapper.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/dummyapb.vhd
  C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/imports/rtl/adder_pkg.vhd
  C:/designs/leon3-digilent-nexys4/config.vhd
  C:/designs/leon3-digilent-nexys4/ahbrom.vhd
  C:/designs/leon3-digilent-nexys4/leon3mp.vhd
}
read_vhdl -library esa {
  C:/lib/esa/memoryctrl/memoryctrl.vhd
  C:/lib/esa/memoryctrl/mctrl.vhd
}
read_xdc C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc
set_property used_in_implementation false [get_files C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
read_xdc dont_buffer.xdc
set_property used_in_implementation false [get_files dont_buffer.xdc]
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.cache/wt [current_project]
set_property parent.project_dir C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4 [current_project]
synth_design -top leon3mp -part xc7a100tcsg324-1
write_checkpoint leon3mp.dcp
report_utilization -file leon3mp_utilization_synth.rpt -pb leon3mp_utilization_synth.pb
