tarted
grid
device USCMMUX_TEST
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (

    );
    port
    (
// configuration_body_def_on
// configuration_body_def_end

        input SIG_FR_SRB[4:0] = 5'b1111_1,
        input CLK_IN_T[27:0] = 28'b1111_1111_1111_1111_1111_1111_1111,
        output CLK_TEST
    );
};
//grid device end

//grid device structure netlist started
structure netlist of USCMMUX_TEST
{

};
//grid device structure netlist end

timing uscmmux_test_tnl of USCMMUX_TEST
{
    wire nt_mux4_0_z;
    wire nt_mux4_1_z;
    wire nt_mux4_2_z;
    wire nt_mux4_3_z;
    wire nt_mux4_4_z;
    wire nt_mux4_5_z;
    wire nt_mux4_6_z;
    wire nt_mux4_7_z;
    wire nt_mux4_8_z;
    wire nt_mux4_9_z;

    operator V_MUX4 V_MUX4_0
        port map
        (
            I0    => 1'b1       ,
            I1    => CLK_IN_T[0],
            I2    => CLK_IN_T[1],
            I3    => CLK_IN_T[2],
            S0    => SIG_FR_SRB[0],
            S1    => SIG_FR_SRB[1],
            Z     => nt_mux4_0_z 
        );
    operator V_MUX4 V_MUX4_1
        port map
        (
            I0    => CLK_IN_T[3],
            I1    => CLK_IN_T[4],
            I2    => CLK_IN_T[5],
            I3    => CLK_IN_T[6],
            S0    => SIG_FR_SRB[0],
            S1    => SIG_FR_SRB[1],
            Z     => nt_mux4_1_z 
        );
    operator V_MUX4 V_MUX4_2
        port map
        (
            I0    => CLK_IN_T[7] ,
            I1    => CLK_IN_T[8] ,
            I2    => CLK_IN_T[9] ,
            I3    => CLK_IN_T[10],
            S0    => SIG_FR_SRB[0],
            S1    => SIG_FR_SRB[1],
            Z     => nt_mux4_2_z 
        );
    operator V_MUX4 V_MUX4_3
        port map
        (
            I0    => CLK_IN_T[11],
            I1    => CLK_IN_T[12],
            I2    => CLK_IN_T[13],
            I3    => CLK_IN_T[14],
            S0    => SIG_FR_SRB[0],
            S1    => SIG_FR_SRB[1],
            Z     => nt_mux4_3_z 
        );
    operator V_MUX4 V_MUX4_4
        port map
        (
            I0    => CLK_IN_T[15],
            I1    => CLK_IN_T[16],
            I2    => CLK_IN_T[17],
            I3    => CLK_IN_T[18],
            S0    => SIG_FR_SRB[0],
            S1    => SIG_FR_SRB[1],
            Z     => nt_mux4_4_z 
        );
    operator V_MUX4 V_MUX4_5
        port map
        (
            I0    => CLK_IN_T[19],
            I1    => CLK_IN_T[20],
            I2    => CLK_IN_T[21],
            I3    => CLK_IN_T[22],
            S0    => SIG_FR_SRB[0],
            S1    => SIG_FR_SRB[1],
            Z     => nt_mux4_5_z 
        );
    operator V_MUX4 V_MUX4_6
        port map
        (
            I0    => CLK_IN_T[23],
            I1    => CLK_IN_T[24],
            I2    => CLK_IN_T[25],
            I3    => CLK_IN_T[26],
            S0    => SIG_FR_SRB[0],
            S1    => SIG_FR_SRB[1],
            Z     => nt_mux4_6_z 
        );
    operator V_MUX4 V_MUX4_7
        port map
        (
            I0    => CLK_IN_T[27],
            I1    => 1'b1,
            I2    => 1'b1,
            I3    => 1'b1,
            S0    => SIG_FR_SRB[0],
            S1    => SIG_FR_SRB[1],
            Z     => nt_mux4_7_z 
        );
    operator V_MUX4 V_MUX4_8
        port map
        (
            I0    => nt_mux4_0_z,
            I1    => nt_mux4_1_z,
            I2    => nt_mux4_2_z,
            I3    => nt_mux4_3_z,
            S0    => SIG_FR_SRB[2],
            S1    => SIG_FR_SRB[3],
            Z     => nt_mux4_8_z 
        );
    operator V_MUX4 V_MUX4_9
        port map
        (
            I0    => nt_mux4_4_z,
            I1    => nt_mux4_5_z,
            I2    => nt_mux4_6_z,
            I3    => nt_mux4_7_z,
            S0    => SIG_FR_SRB[2],
            S1    => SIG_FR_SRB[3],
            Z     => nt_mux4_9_z 
        );
    operator V_MUX2 V_MUX2
        port map
        (
            I0    => nt_mux4_8_z,
            I1    => nt_mux4_9_z,
            SEL   => SIG_FR_SRB[4],
            Z     => CLK_TEST 
        );
};
